<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PROJECT_NAME: SysTick Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PROJECT_NAME
   &#160;<span id="projectnumber">PROJECT_NUMBER</span>
   </div>
   <div id="projectbrief">PROJECT_BRIEF</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SysTick Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___fpu_functions.html">FPU Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that configure the System.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SysTick Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group___c_m_s_i_s___core___sys_tick_functions.png" border="0" usemap="#group______c__m__s__i__s______core______sys__tick__functions" alt=""/></div>
<map name="group______c__m__s__i__s______core______sys__tick__functions" id="group______c__m__s__i__s______core______sys__tick__functions">
<area shape="rect" href="group___c_m_s_i_s___core___fpu_functions.html" title="Function that provides FPU type." alt="" coords="5,5,115,31"/>
<area shape="rect" title="Functions that configure the System." alt="" coords="163,5,293,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga1e1cab6200da1a518fcd7ac22439a57b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:28</td></tr>
<tr class="separator:ga1e1cab6200da1a518fcd7ac22439a57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6dafdcc7850f2f49e80f6aa1264feb"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga2d6dafdcc7850f2f49e80f6aa1264feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a14c11a56168b360f425e67444a2ac"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:ga23a14c11a56168b360f425e67444a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b3ddc50a75711c623fdbf1eaca431"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga584b3ddc50a75711c623fdbf1eaca431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a522c0d7663432112ad1b48efa97e6"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:ga36a522c0d7663432112ad1b48efa97e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f535beba1d2503c9f37cc4926a9557"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga1e1cab6200da1a518fcd7ac22439a57b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:28</td></tr>
<tr class="separator:ga1e1cab6200da1a518fcd7ac22439a57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6dafdcc7850f2f49e80f6aa1264feb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga2d6dafdcc7850f2f49e80f6aa1264feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a14c11a56168b360f425e67444a2ac"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:ga23a14c11a56168b360f425e67444a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b3ddc50a75711c623fdbf1eaca431"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga584b3ddc50a75711c623fdbf1eaca431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a522c0d7663432112ad1b48efa97e6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:ga36a522c0d7663432112ad1b48efa97e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f535beba1d2503c9f37cc4926a9557"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga36f535beba1d2503c9f37cc4926a9557">APSR_Type::b</a></td></tr>
<tr class="separator:ga36f535beba1d2503c9f37cc4926a9557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></td></tr>
<tr class="separator:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5208850b514ab96d38c97bbf9c1ad255"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:ga5208850b514ab96d38c97bbf9c1ad255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e0cb3a6755e8130f8d20e2ca64aa65"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:gac2e0cb3a6755e8130f8d20e2ca64aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6738b1ab59a3714cd7b29db5775d636"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga5208850b514ab96d38c97bbf9c1ad255"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:ga5208850b514ab96d38c97bbf9c1ad255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e0cb3a6755e8130f8d20e2ca64aa65"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:gac2e0cb3a6755e8130f8d20e2ca64aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6738b1ab59a3714cd7b29db5775d636"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa6738b1ab59a3714cd7b29db5775d636">IPSR_Type::b</a></td></tr>
<tr class="separator:gaa6738b1ab59a3714cd7b29db5775d636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></td></tr>
<tr class="separator:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ca6472d558ea3648451485900978d3"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gaf5ca6472d558ea3648451485900978d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc5f05a8af90f894cdd9dd6c787aef0"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:15</td></tr>
<tr class="separator:ga5cc5f05a8af90f894cdd9dd6c787aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6a03e1ab2e524843e3e514f346df6"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga5ad6a03e1ab2e524843e3e514f346df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c77c5c445917ed4ca2af231552690"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:3</td></tr>
<tr class="separator:gaf76c77c5c445917ed4ca2af231552690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8de53e9c4d26e6bbdf6c1024cbe24c6"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:gaf8de53e9c4d26e6bbdf6c1024cbe24c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b732b33fbfa67ced89a452c21d8f8f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:gaf0b732b33fbfa67ced89a452c21d8f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa323899298d000d9c790fe49f14aa9"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:gacaa323899298d000d9c790fe49f14aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abdb052c0fa270662f323e14253751e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga9abdb052c0fa270662f323e14253751e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045067fff08aa47c3b5dea8629b40e8d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaf5ca6472d558ea3648451485900978d3"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gaf5ca6472d558ea3648451485900978d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc5f05a8af90f894cdd9dd6c787aef0"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:15</td></tr>
<tr class="separator:ga5cc5f05a8af90f894cdd9dd6c787aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6a03e1ab2e524843e3e514f346df6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga5ad6a03e1ab2e524843e3e514f346df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c77c5c445917ed4ca2af231552690"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:3</td></tr>
<tr class="separator:gaf76c77c5c445917ed4ca2af231552690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8de53e9c4d26e6bbdf6c1024cbe24c6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:gaf8de53e9c4d26e6bbdf6c1024cbe24c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b732b33fbfa67ced89a452c21d8f8f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:gaf0b732b33fbfa67ced89a452c21d8f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa323899298d000d9c790fe49f14aa9"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:gacaa323899298d000d9c790fe49f14aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abdb052c0fa270662f323e14253751e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga9abdb052c0fa270662f323e14253751e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045067fff08aa47c3b5dea8629b40e8d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga045067fff08aa47c3b5dea8629b40e8d">xPSR_Type::b</a></td></tr>
<tr class="separator:ga045067fff08aa47c3b5dea8629b40e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></td></tr>
<tr class="separator:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37521a7fcc7ecbabf6edc7779cfae74"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:1</td></tr>
<tr class="separator:gaa37521a7fcc7ecbabf6edc7779cfae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9c6ad93e92fd8618386be2a26c775b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:gacd9c6ad93e92fd8618386be2a26c775b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3207175b8d53af1764933cc1119cd517"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:30</td></tr>
<tr class="separator:ga3207175b8d53af1764933cc1119cd517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf490386edc43d79d99658b9969ac2c39"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaa37521a7fcc7ecbabf6edc7779cfae74"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:1</td></tr>
<tr class="separator:gaa37521a7fcc7ecbabf6edc7779cfae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9c6ad93e92fd8618386be2a26c775b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:gacd9c6ad93e92fd8618386be2a26c775b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3207175b8d53af1764933cc1119cd517"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:30</td></tr>
<tr class="separator:ga3207175b8d53af1764933cc1119cd517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf490386edc43d79d99658b9969ac2c39"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf490386edc43d79d99658b9969ac2c39">CONTROL_Type::b</a></td></tr>
<tr class="separator:gaf490386edc43d79d99658b9969ac2c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></td></tr>
<tr class="separator:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17884aed6e39725317b060c7c40f42a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga17884aed6e39725317b060c7c40f42a9">NVIC_Type::ISER</a> [1U]</td></tr>
<tr class="separator:ga17884aed6e39725317b060c7c40f42a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad504dfc7be52ee065fe2d9e0e73726f7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad504dfc7be52ee065fe2d9e0e73726f7">NVIC_Type::RESERVED0</a> [31U]</td></tr>
<tr class="separator:gad504dfc7be52ee065fe2d9e0e73726f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38dec0d5655780891414e3bcbd44d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad38dec0d5655780891414e3bcbd44d8f">NVIC_Type::ICER</a> [1U]</td></tr>
<tr class="separator:gad38dec0d5655780891414e3bcbd44d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b263654b2095d8de798dc0da3cc72b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga8b263654b2095d8de798dc0da3cc72b7">NVIC_Type::RSERVED1</a> [31U]</td></tr>
<tr class="separator:ga8b263654b2095d8de798dc0da3cc72b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c06852af00dd52ec34a9a5356130fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga50c06852af00dd52ec34a9a5356130fb">NVIC_Type::ISPR</a> [1U]</td></tr>
<tr class="separator:ga50c06852af00dd52ec34a9a5356130fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d56aa1401183977fe32fdc3e499ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf8d56aa1401183977fe32fdc3e499ba2">NVIC_Type::RESERVED2</a> [31U]</td></tr>
<tr class="separator:gaf8d56aa1401183977fe32fdc3e499ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c1e1ee4c01050cbb16a6606c771f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga50c1e1ee4c01050cbb16a6606c771f57">NVIC_Type::ICPR</a> [1U]</td></tr>
<tr class="separator:ga50c1e1ee4c01050cbb16a6606c771f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb47e646010985b4230bfa72ccf8d70c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacb47e646010985b4230bfa72ccf8d70c">NVIC_Type::RESERVED3</a> [31U]</td></tr>
<tr class="separator:gacb47e646010985b4230bfa72ccf8d70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd95b8a9b22cd293881a933f96b25c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5bd95b8a9b22cd293881a933f96b25c8">NVIC_Type::RESERVED4</a> [64U]</td></tr>
<tr class="separator:ga5bd95b8a9b22cd293881a933f96b25c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abaeeeafdf19245d7128d0e38408a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7abaeeeafdf19245d7128d0e38408a87">NVIC_Type::IP</a> [8U]</td></tr>
<tr class="separator:ga7abaeeeafdf19245d7128d0e38408a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></td></tr>
<tr class="separator:ga21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></td></tr>
<tr class="separator:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10960cdc703f661c83a237d9c69db23c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga10960cdc703f661c83a237d9c69db23c">SCB_Type::RESERVED0</a></td></tr>
<tr class="separator:ga10960cdc703f661c83a237d9c69db23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></td></tr>
<tr class="separator:gad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></td></tr>
<tr class="separator:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></td></tr>
<tr class="separator:ga2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gadddd65958c1c4c0301f62ede0a9bf12e">SCB_Type::RESERVED1</a></td></tr>
<tr class="separator:gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f716f2a3f6473b4785b468152a852f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad5f716f2a3f6473b4785b468152a852f">SCB_Type::SHP</a> [2U]</td></tr>
<tr class="separator:gad5f716f2a3f6473b4785b468152a852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></td></tr>
<tr class="separator:ga7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></td></tr>
<tr class="separator:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></td></tr>
<tr class="separator:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></td></tr>
<tr class="separator:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcadb0c6d35b21cdc0018658a13942de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></td></tr>
<tr class="separator:gafcadb0c6d35b21cdc0018658a13942de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure the System. </p>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gafbce95646fd514c10aa85ec0a33db728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbce95646fd514c10aa85ec0a33db728">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00203">203</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga1e1cab6200da1a518fcd7ac22439a57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1cab6200da1a518fcd7ac22439a57b">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00203">203</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gac2e0cb3a6755e8130f8d20e2ca64aa65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2e0cb3a6755e8130f8d20e2ca64aa65">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00234">234</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad2eb0a06de4f03f58874a727716aa9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2eb0a06de4f03f58874a727716aa9aa">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00234">234</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf438e0f407357e914a70b5bd4d6a97c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf438e0f407357e914a70b5bd4d6a97c5">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00252">252</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga5cc5f05a8af90f894cdd9dd6c787aef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc5f05a8af90f894cdd9dd6c787aef0">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00252">252</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf8c314273a1e4970a5671bd7f8184f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c314273a1e4970a5671bd7f8184f50">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00290">290</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaa37521a7fcc7ecbabf6edc7779cfae74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa37521a7fcc7ecbabf6edc7779cfae74">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00290">290</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga790056bb6f20ea16cecc784b0dd19ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790056bb6f20ea16cecc784b0dd19ad6">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00254">254</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf76c77c5c445917ed4ca2af231552690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76c77c5c445917ed4ca2af231552690">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00254">254</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaa7a5662079a447f801034d108f80ce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a5662079a447f801034d108f80ce49">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00292">292</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3207175b8d53af1764933cc1119cd517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3207175b8d53af1764933cc1119cd517">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00292">292</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad3e5b8934c647eb1b7383c1894f01380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e5b8934c647eb1b7383c1894f01380">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00346">346</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga36f535beba1d2503c9f37cc4926a9557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f535beba1d2503c9f37cc4926a9557">&#9670;&nbsp;</a></span>b <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  APSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="gaa6738b1ab59a3714cd7b29db5775d636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6738b1ab59a3714cd7b29db5775d636">&#9670;&nbsp;</a></span>b <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  IPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga045067fff08aa47c3b5dea8629b40e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045067fff08aa47c3b5dea8629b40e8d">&#9670;&nbsp;</a></span>b <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  xPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="gaf490386edc43d79d99658b9969ac2c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf490386edc43d79d99658b9969ac2c39">&#9670;&nbsp;</a></span>b <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CONTROL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga86e2c5b891ecef1ab55b1edac0da79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e2c5b891ecef1ab55b1edac0da79a6">&#9670;&nbsp;</a></span>C <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00205">205</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga23a14c11a56168b360f425e67444a2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a14c11a56168b360f425e67444a2ac">&#9670;&nbsp;</a></span>C <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00205">205</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga40213a6b5620410cac83b0d89564609d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40213a6b5620410cac83b0d89564609d">&#9670;&nbsp;</a></span>C <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00256">256</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf0b732b33fbfa67ced89a452c21d8f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b732b33fbfa67ced89a452c21d8f8f">&#9670;&nbsp;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00256">256</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gafcadb0c6d35b21cdc0018658a13942de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcadb0c6d35b21cdc0018658a13942de">&#9670;&nbsp;</a></span>CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SysTick_Type::CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/ ) SysTick Calibration Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00453">453</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga2d6653b0b70faac936046a02809b577f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6653b0b70faac936046a02809b577f">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00348">348</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga21e08d546d8b641bee298a459ea73e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e08d546d8b641bee298a459ea73e46">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00343">343</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga875e7afa5c4fd43997fb544a4ac6e37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875e7afa5c4fd43997fb544a4ac6e37e">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) SysTick Control and Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00450">450</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad38dec0d5655780891414e3bcbd44d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38dec0d5655780891414e3bcbd44d8f">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICER[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00318">318</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga50c1e1ee4c01050cbb16a6606c771f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c1e1ee4c01050cbb16a6606c771f57">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICPR[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00322">322</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga0ca18ef984d132c6bf4d9b61cd00f05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca18ef984d132c6bf4d9b61cd00f05a">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00344">344</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7abaeeeafdf19245d7128d0e38408a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7abaeeeafdf19245d7128d0e38408a87">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::IP[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00325">325</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga17884aed6e39725317b060c7c40f42a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17884aed6e39725317b060c7c40f42a9">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISER[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00316">316</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga50c06852af00dd52ec34a9a5356130fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c06852af00dd52ec34a9a5356130fb">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISPR[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00320">320</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00233">233</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga5208850b514ab96d38c97bbf9c1ad255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5208850b514ab96d38c97bbf9c1ad255">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00233">233</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3e9120dcf1a829fc8d2302b4d0673970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9120dcf1a829fc8d2302b4d0673970">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00251">251</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf5ca6472d558ea3648451485900978d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5ca6472d558ea3648451485900978d3">&#9670;&nbsp;</a></span>ISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00251">251</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4780a489256bb9f54d0ba8ed4de191cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4780a489256bb9f54d0ba8ed4de191cd">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) SysTick Reload Value Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00451">451</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7e7bbba9b00b0bb3283dc07f1abe37e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">&#9670;&nbsp;</a></span>N <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00207">207</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga36a522c0d7663432112ad1b48efa97e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a522c0d7663432112ad1b48efa97e6">&#9670;&nbsp;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00207">207</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga2db9a52f6d42809627d1a7a607c5dbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db9a52f6d42809627d1a7a607c5dbc5">&#9670;&nbsp;</a></span>N <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00258">258</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga9abdb052c0fa270662f323e14253751e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9abdb052c0fa270662f323e14253751e">&#9670;&nbsp;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00258">258</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad504dfc7be52ee065fe2d9e0e73726f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad504dfc7be52ee065fe2d9e0e73726f7">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED0[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00317">317</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga10960cdc703f661c83a237d9c69db23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10960cdc703f661c83a237d9c69db23c">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00345">345</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gadddd65958c1c4c0301f62ede0a9bf12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadddd65958c1c4c0301f62ede0a9bf12e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00349">349</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf8d56aa1401183977fe32fdc3e499ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d56aa1401183977fe32fdc3e499ba2">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED2[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00321">321</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gacb47e646010985b4230bfa72ccf8d70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb47e646010985b4230bfa72ccf8d70c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED3[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00323">323</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga5bd95b8a9b22cd293881a933f96b25c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd95b8a9b22cd293881a933f96b25c8">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED4[64U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00324">324</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8b263654b2095d8de798dc0da3cc72b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b263654b2095d8de798dc0da3cc72b7">&#9670;&nbsp;</a></span>RSERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RSERVED1[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00319">319</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3a4840c6fa4d1ee75544f4032c88ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4840c6fa4d1ee75544f4032c88ec34">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00347">347</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7b5ae9741a99808043394c4743b635c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ae9741a99808043394c4743b635c4">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00351">351</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad5f716f2a3f6473b4785b468152a852f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f716f2a3f6473b4785b468152a852f">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SHP[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00350">350</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8cc085fea1c50a8bd9adea63931ee8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc085fea1c50a8bd9adea63931ee8e2">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00291">291</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gacd9c6ad93e92fd8618386be2a26c775b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9c6ad93e92fd8618386be2a26c775b">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00291">291</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga5ad6a03e1ab2e524843e3e514f346df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad6a03e1ab2e524843e3e514f346df6">&#9670;&nbsp;</a></span>T <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00253">253</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7eed9fe24ae8d354cd76ae1c1110a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eed9fe24ae8d354cd76ae1c1110a658">&#9670;&nbsp;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00253">253</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8004d224aacb78ca37774c35f9156e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8004d224aacb78ca37774c35f9156e7e">&#9670;&nbsp;</a></span>V <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00204">204</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga2d6dafdcc7850f2f49e80f6aa1264feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6dafdcc7850f2f49e80f6aa1264feb">&#9670;&nbsp;</a></span>V <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00204">204</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf8de53e9c4d26e6bbdf6c1024cbe24c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8de53e9c4d26e6bbdf6c1024cbe24c6">&#9670;&nbsp;</a></span>V <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00255">255</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf14df16ea0690070c45b95f2116b7a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf14df16ea0690070c45b95f2116b7a0a">&#9670;&nbsp;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00255">255</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga9b5420d17e8e43104ddd4ae5a610af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5420d17e8e43104ddd4ae5a610af93">&#9670;&nbsp;</a></span>VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) SysTick Current Value Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00452">452</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gae4c2ef8c9430d7b7bef5cbfbbaed3a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">&#9670;&nbsp;</a></span>w <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00209">209</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4adca999d3a0bc1ae682d73ea7cfa879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adca999d3a0bc1ae682d73ea7cfa879">&#9670;&nbsp;</a></span>w <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00236">236</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga1a47176768f45f79076c4f5b1b534bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a47176768f45f79076c4f5b1b534bc2">&#9670;&nbsp;</a></span>w <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00260">260</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga6b642cca3d96da660b1198c133ca2a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b642cca3d96da660b1198c133ca2a1f">&#9670;&nbsp;</a></span>w <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00294">294</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga584b3ddc50a75711c623fdbf1eaca431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga584b3ddc50a75711c623fdbf1eaca431">&#9670;&nbsp;</a></span>Z <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00206">206</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3b04d58738b66a28ff13f23d8b0ba7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">&#9670;&nbsp;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00206">206</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gacaa323899298d000d9c790fe49f14aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa323899298d000d9c790fe49f14aa9">&#9670;&nbsp;</a></span>Z <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00257">257</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga1e5d9801013d5146f2e02d9b7b3da562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5d9801013d5146f2e02d9b7b3da562">&#9670;&nbsp;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00257">257</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
