
stm32_nand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003bcc  0800dcf8  0800dcf8  0001dcf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118c4  080118c4  0003011c  2**0
                  CONTENTS
  4 .ARM          00000008  080118c4  080118c4  000218c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080118cc  080118cc  0003011c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080118cc  080118cc  000218cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080118d0  080118d0  000218d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000011c  20000000  080118d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003011c  2**0
                  CONTENTS
 10 .bss          00006184  20000120  20000120  00030120  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  200062a4  200062a4  00030120  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a3c0  00000000  00000000  0003014c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a15  00000000  00000000  0005a50c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020e8  00000000  00000000  0005ef28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000073e0  00000000  00000000  00061010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025d98  00000000  00000000  000683f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e74e9  00000000  00000000  0008e188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00175671  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00002158  00000000  00000000  001756c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009a78  00000000  00000000  00177820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000120 	.word	0x20000120
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dce0 	.word	0x0800dce0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000124 	.word	0x20000124
 80001cc:	0800dce0 	.word	0x0800dce0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_ldivmod>:
 800088c:	b97b      	cbnz	r3, 80008ae <__aeabi_ldivmod+0x22>
 800088e:	b972      	cbnz	r2, 80008ae <__aeabi_ldivmod+0x22>
 8000890:	2900      	cmp	r1, #0
 8000892:	bfbe      	ittt	lt
 8000894:	2000      	movlt	r0, #0
 8000896:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800089a:	e006      	blt.n	80008aa <__aeabi_ldivmod+0x1e>
 800089c:	bf08      	it	eq
 800089e:	2800      	cmpeq	r0, #0
 80008a0:	bf1c      	itt	ne
 80008a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80008a6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008aa:	f000 b9bf 	b.w	8000c2c <__aeabi_idiv0>
 80008ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008b6:	2900      	cmp	r1, #0
 80008b8:	db09      	blt.n	80008ce <__aeabi_ldivmod+0x42>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db1a      	blt.n	80008f4 <__aeabi_ldivmod+0x68>
 80008be:	f000 f84d 	bl	800095c <__udivmoddi4>
 80008c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ca:	b004      	add	sp, #16
 80008cc:	4770      	bx	lr
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db1b      	blt.n	8000910 <__aeabi_ldivmod+0x84>
 80008d8:	f000 f840 	bl	800095c <__udivmoddi4>
 80008dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e4:	b004      	add	sp, #16
 80008e6:	4240      	negs	r0, r0
 80008e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ec:	4252      	negs	r2, r2
 80008ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f2:	4770      	bx	lr
 80008f4:	4252      	negs	r2, r2
 80008f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fa:	f000 f82f 	bl	800095c <__udivmoddi4>
 80008fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000906:	b004      	add	sp, #16
 8000908:	4240      	negs	r0, r0
 800090a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800090e:	4770      	bx	lr
 8000910:	4252      	negs	r2, r2
 8000912:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000916:	f000 f821 	bl	800095c <__udivmoddi4>
 800091a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000922:	b004      	add	sp, #16
 8000924:	4252      	negs	r2, r2
 8000926:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800092a:	4770      	bx	lr

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800093c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 b974 	b.w	8000c2c <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	4604      	mov	r4, r0
 8000964:	468e      	mov	lr, r1
 8000966:	2b00      	cmp	r3, #0
 8000968:	d14d      	bne.n	8000a06 <__udivmoddi4+0xaa>
 800096a:	428a      	cmp	r2, r1
 800096c:	4694      	mov	ip, r2
 800096e:	d969      	bls.n	8000a44 <__udivmoddi4+0xe8>
 8000970:	fab2 f282 	clz	r2, r2
 8000974:	b152      	cbz	r2, 800098c <__udivmoddi4+0x30>
 8000976:	fa01 f302 	lsl.w	r3, r1, r2
 800097a:	f1c2 0120 	rsb	r1, r2, #32
 800097e:	fa20 f101 	lsr.w	r1, r0, r1
 8000982:	fa0c fc02 	lsl.w	ip, ip, r2
 8000986:	ea41 0e03 	orr.w	lr, r1, r3
 800098a:	4094      	lsls	r4, r2
 800098c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000990:	0c21      	lsrs	r1, r4, #16
 8000992:	fbbe f6f8 	udiv	r6, lr, r8
 8000996:	fa1f f78c 	uxth.w	r7, ip
 800099a:	fb08 e316 	mls	r3, r8, r6, lr
 800099e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009a2:	fb06 f107 	mul.w	r1, r6, r7
 80009a6:	4299      	cmp	r1, r3
 80009a8:	d90a      	bls.n	80009c0 <__udivmoddi4+0x64>
 80009aa:	eb1c 0303 	adds.w	r3, ip, r3
 80009ae:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80009b2:	f080 811f 	bcs.w	8000bf4 <__udivmoddi4+0x298>
 80009b6:	4299      	cmp	r1, r3
 80009b8:	f240 811c 	bls.w	8000bf4 <__udivmoddi4+0x298>
 80009bc:	3e02      	subs	r6, #2
 80009be:	4463      	add	r3, ip
 80009c0:	1a5b      	subs	r3, r3, r1
 80009c2:	b2a4      	uxth	r4, r4
 80009c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80009c8:	fb08 3310 	mls	r3, r8, r0, r3
 80009cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009d0:	fb00 f707 	mul.w	r7, r0, r7
 80009d4:	42a7      	cmp	r7, r4
 80009d6:	d90a      	bls.n	80009ee <__udivmoddi4+0x92>
 80009d8:	eb1c 0404 	adds.w	r4, ip, r4
 80009dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80009e0:	f080 810a 	bcs.w	8000bf8 <__udivmoddi4+0x29c>
 80009e4:	42a7      	cmp	r7, r4
 80009e6:	f240 8107 	bls.w	8000bf8 <__udivmoddi4+0x29c>
 80009ea:	4464      	add	r4, ip
 80009ec:	3802      	subs	r0, #2
 80009ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f2:	1be4      	subs	r4, r4, r7
 80009f4:	2600      	movs	r6, #0
 80009f6:	b11d      	cbz	r5, 8000a00 <__udivmoddi4+0xa4>
 80009f8:	40d4      	lsrs	r4, r2
 80009fa:	2300      	movs	r3, #0
 80009fc:	e9c5 4300 	strd	r4, r3, [r5]
 8000a00:	4631      	mov	r1, r6
 8000a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a06:	428b      	cmp	r3, r1
 8000a08:	d909      	bls.n	8000a1e <__udivmoddi4+0xc2>
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	f000 80ef 	beq.w	8000bee <__udivmoddi4+0x292>
 8000a10:	2600      	movs	r6, #0
 8000a12:	e9c5 0100 	strd	r0, r1, [r5]
 8000a16:	4630      	mov	r0, r6
 8000a18:	4631      	mov	r1, r6
 8000a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a1e:	fab3 f683 	clz	r6, r3
 8000a22:	2e00      	cmp	r6, #0
 8000a24:	d14a      	bne.n	8000abc <__udivmoddi4+0x160>
 8000a26:	428b      	cmp	r3, r1
 8000a28:	d302      	bcc.n	8000a30 <__udivmoddi4+0xd4>
 8000a2a:	4282      	cmp	r2, r0
 8000a2c:	f200 80f9 	bhi.w	8000c22 <__udivmoddi4+0x2c6>
 8000a30:	1a84      	subs	r4, r0, r2
 8000a32:	eb61 0303 	sbc.w	r3, r1, r3
 8000a36:	2001      	movs	r0, #1
 8000a38:	469e      	mov	lr, r3
 8000a3a:	2d00      	cmp	r5, #0
 8000a3c:	d0e0      	beq.n	8000a00 <__udivmoddi4+0xa4>
 8000a3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a42:	e7dd      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000a44:	b902      	cbnz	r2, 8000a48 <__udivmoddi4+0xec>
 8000a46:	deff      	udf	#255	; 0xff
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	f040 8092 	bne.w	8000b76 <__udivmoddi4+0x21a>
 8000a52:	eba1 010c 	sub.w	r1, r1, ip
 8000a56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a5a:	fa1f fe8c 	uxth.w	lr, ip
 8000a5e:	2601      	movs	r6, #1
 8000a60:	0c20      	lsrs	r0, r4, #16
 8000a62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a66:	fb07 1113 	mls	r1, r7, r3, r1
 8000a6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a6e:	fb0e f003 	mul.w	r0, lr, r3
 8000a72:	4288      	cmp	r0, r1
 8000a74:	d908      	bls.n	8000a88 <__udivmoddi4+0x12c>
 8000a76:	eb1c 0101 	adds.w	r1, ip, r1
 8000a7a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000a7e:	d202      	bcs.n	8000a86 <__udivmoddi4+0x12a>
 8000a80:	4288      	cmp	r0, r1
 8000a82:	f200 80cb 	bhi.w	8000c1c <__udivmoddi4+0x2c0>
 8000a86:	4643      	mov	r3, r8
 8000a88:	1a09      	subs	r1, r1, r0
 8000a8a:	b2a4      	uxth	r4, r4
 8000a8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a90:	fb07 1110 	mls	r1, r7, r0, r1
 8000a94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a98:	fb0e fe00 	mul.w	lr, lr, r0
 8000a9c:	45a6      	cmp	lr, r4
 8000a9e:	d908      	bls.n	8000ab2 <__udivmoddi4+0x156>
 8000aa0:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000aa8:	d202      	bcs.n	8000ab0 <__udivmoddi4+0x154>
 8000aaa:	45a6      	cmp	lr, r4
 8000aac:	f200 80bb 	bhi.w	8000c26 <__udivmoddi4+0x2ca>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	eba4 040e 	sub.w	r4, r4, lr
 8000ab6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000aba:	e79c      	b.n	80009f6 <__udivmoddi4+0x9a>
 8000abc:	f1c6 0720 	rsb	r7, r6, #32
 8000ac0:	40b3      	lsls	r3, r6
 8000ac2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ac6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000aca:	fa20 f407 	lsr.w	r4, r0, r7
 8000ace:	fa01 f306 	lsl.w	r3, r1, r6
 8000ad2:	431c      	orrs	r4, r3
 8000ad4:	40f9      	lsrs	r1, r7
 8000ad6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ada:	fa00 f306 	lsl.w	r3, r0, r6
 8000ade:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ae2:	0c20      	lsrs	r0, r4, #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000af0:	fb08 f00e 	mul.w	r0, r8, lr
 8000af4:	4288      	cmp	r0, r1
 8000af6:	fa02 f206 	lsl.w	r2, r2, r6
 8000afa:	d90b      	bls.n	8000b14 <__udivmoddi4+0x1b8>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b04:	f080 8088 	bcs.w	8000c18 <__udivmoddi4+0x2bc>
 8000b08:	4288      	cmp	r0, r1
 8000b0a:	f240 8085 	bls.w	8000c18 <__udivmoddi4+0x2bc>
 8000b0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b12:	4461      	add	r1, ip
 8000b14:	1a09      	subs	r1, r1, r0
 8000b16:	b2a4      	uxth	r4, r4
 8000b18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000b20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b28:	458e      	cmp	lr, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x1e2>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000b34:	d26c      	bcs.n	8000c10 <__udivmoddi4+0x2b4>
 8000b36:	458e      	cmp	lr, r1
 8000b38:	d96a      	bls.n	8000c10 <__udivmoddi4+0x2b4>
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b42:	fba0 9402 	umull	r9, r4, r0, r2
 8000b46:	eba1 010e 	sub.w	r1, r1, lr
 8000b4a:	42a1      	cmp	r1, r4
 8000b4c:	46c8      	mov	r8, r9
 8000b4e:	46a6      	mov	lr, r4
 8000b50:	d356      	bcc.n	8000c00 <__udivmoddi4+0x2a4>
 8000b52:	d053      	beq.n	8000bfc <__udivmoddi4+0x2a0>
 8000b54:	b15d      	cbz	r5, 8000b6e <__udivmoddi4+0x212>
 8000b56:	ebb3 0208 	subs.w	r2, r3, r8
 8000b5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b62:	fa22 f306 	lsr.w	r3, r2, r6
 8000b66:	40f1      	lsrs	r1, r6
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b6e:	2600      	movs	r6, #0
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	f1c2 0320 	rsb	r3, r2, #32
 8000b7a:	40d8      	lsrs	r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	fa21 f303 	lsr.w	r3, r1, r3
 8000b84:	4091      	lsls	r1, r2
 8000b86:	4301      	orrs	r1, r0
 8000b88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8c:	fa1f fe8c 	uxth.w	lr, ip
 8000b90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b94:	fb07 3610 	mls	r6, r7, r0, r3
 8000b98:	0c0b      	lsrs	r3, r1, #16
 8000b9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000ba2:	429e      	cmp	r6, r3
 8000ba4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ba8:	d908      	bls.n	8000bbc <__udivmoddi4+0x260>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000bb2:	d22f      	bcs.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb4:	429e      	cmp	r6, r3
 8000bb6:	d92d      	bls.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1b9b      	subs	r3, r3, r6
 8000bbe:	b289      	uxth	r1, r1
 8000bc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000bc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x28a>
 8000bd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000bdc:	d216      	bcs.n	8000c0c <__udivmoddi4+0x2b0>
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d914      	bls.n	8000c0c <__udivmoddi4+0x2b0>
 8000be2:	3e02      	subs	r6, #2
 8000be4:	4461      	add	r1, ip
 8000be6:	1ac9      	subs	r1, r1, r3
 8000be8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bec:	e738      	b.n	8000a60 <__udivmoddi4+0x104>
 8000bee:	462e      	mov	r6, r5
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	e705      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	e6e3      	b.n	80009c0 <__udivmoddi4+0x64>
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	e6f8      	b.n	80009ee <__udivmoddi4+0x92>
 8000bfc:	454b      	cmp	r3, r9
 8000bfe:	d2a9      	bcs.n	8000b54 <__udivmoddi4+0x1f8>
 8000c00:	ebb9 0802 	subs.w	r8, r9, r2
 8000c04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c08:	3801      	subs	r0, #1
 8000c0a:	e7a3      	b.n	8000b54 <__udivmoddi4+0x1f8>
 8000c0c:	4646      	mov	r6, r8
 8000c0e:	e7ea      	b.n	8000be6 <__udivmoddi4+0x28a>
 8000c10:	4620      	mov	r0, r4
 8000c12:	e794      	b.n	8000b3e <__udivmoddi4+0x1e2>
 8000c14:	4640      	mov	r0, r8
 8000c16:	e7d1      	b.n	8000bbc <__udivmoddi4+0x260>
 8000c18:	46d0      	mov	r8, sl
 8000c1a:	e77b      	b.n	8000b14 <__udivmoddi4+0x1b8>
 8000c1c:	3b02      	subs	r3, #2
 8000c1e:	4461      	add	r1, ip
 8000c20:	e732      	b.n	8000a88 <__udivmoddi4+0x12c>
 8000c22:	4630      	mov	r0, r6
 8000c24:	e709      	b.n	8000a3a <__udivmoddi4+0xde>
 8000c26:	4464      	add	r4, ip
 8000c28:	3802      	subs	r0, #2
 8000c2a:	e742      	b.n	8000ab2 <__udivmoddi4+0x156>

08000c2c <__aeabi_idiv0>:
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c34:	f3bf 8f4f 	dsb	sy
}
 8000c38:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000c42:	4904      	ldr	r1, [pc, #16]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_SystemReset+0x28>)
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c4a:	f3bf 8f4f 	dsb	sy
}
 8000c4e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <__NVIC_SystemReset+0x20>
 8000c54:	e000ed00 	.word	0xe000ed00
 8000c58:	05fa0004 	.word	0x05fa0004

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c62:	f003 fe91 	bl	8004988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c66:	f000 f885 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6a:	f000 fa31 	bl	80010d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6e:	f000 f9f9 	bl	8001064 <MX_DMA_Init>
  MX_TIM2_Init();
 8000c72:	f000 f981 	bl	8000f78 <MX_TIM2_Init>
  MX_RTC_Init();
 8000c76:	f000 f8e7 	bl	8000e48 <MX_RTC_Init>
  MX_FSMC_Init();
 8000c7a:	f000 facf 	bl	800121c <MX_FSMC_Init>
  MX_USART3_UART_Init();
 8000c7e:	f000 f9c7 	bl	8001010 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8000c82:	f000 f943 	bl	8000f0c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  for (uint8_t i = 0; i < 4; i++) {
 8000c86:	2300      	movs	r3, #0
 8000c88:	71fb      	strb	r3, [r7, #7]
 8000c8a:	e01e      	b.n	8000cca <main+0x6e>
	  HAL_Delay(150);
 8000c8c:	2096      	movs	r0, #150	; 0x96
 8000c8e:	f003 febd 	bl	8004a0c <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2180      	movs	r1, #128	; 0x80
 8000c96:	4829      	ldr	r0, [pc, #164]	; (8000d3c <main+0xe0>)
 8000c98:	f004 fd5c 	bl	8005754 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca2:	4827      	ldr	r0, [pc, #156]	; (8000d40 <main+0xe4>)
 8000ca4:	f004 fd56 	bl	8005754 <HAL_GPIO_WritePin>
	  HAL_Delay(150);
 8000ca8:	2096      	movs	r0, #150	; 0x96
 8000caa:	f003 feaf 	bl	8004a0c <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2180      	movs	r1, #128	; 0x80
 8000cb2:	4822      	ldr	r0, [pc, #136]	; (8000d3c <main+0xe0>)
 8000cb4:	f004 fd4e 	bl	8005754 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	4820      	ldr	r0, [pc, #128]	; (8000d40 <main+0xe4>)
 8000cc0:	f004 fd48 	bl	8005754 <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 4; i++) {
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d9dd      	bls.n	8000c8c <main+0x30>
  }

  // start timer2 + interrupt
  HAL_TIM_Base_Start_IT(timePort);
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	; (8000d44 <main+0xe8>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f006 fd13 	bl	8007700 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(logPort, &rxByte, 1);
 8000cda:	4b1b      	ldr	r3, [pc, #108]	; (8000d48 <main+0xec>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	491a      	ldr	r1, [pc, #104]	; (8000d4c <main+0xf0>)
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f007 f98b 	bl	8007ffe <HAL_UART_Receive_IT>

  //set_Date(epoch);

  ST7789_Reset();
 8000ce8:	f003 f816 	bl	8003d18 <ST7789_Reset>
  ST7789_Init(back_color);
 8000cec:	4b18      	ldr	r3, [pc, #96]	; (8000d50 <main+0xf4>)
 8000cee:	881b      	ldrh	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f003 f82b 	bl	8003d4c <ST7789_Init>

#if defined(SET_FS_TEST) || defined(SET_NAND_TEST)
  dbg = logDump;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <main+0xf8>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	701a      	strb	r2, [r3, #0]
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000cfc:	f008 fb0c 	bl	8009318 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binSem */
  binSemHandle = osSemaphoreNew(1, 1, &binSem_attributes);
 8000d00:	4a15      	ldr	r2, [pc, #84]	; (8000d58 <main+0xfc>)
 8000d02:	2101      	movs	r1, #1
 8000d04:	2001      	movs	r0, #1
 8000d06:	f008 fc00 	bl	800950a <osSemaphoreNew>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4a13      	ldr	r2, [pc, #76]	; (8000d5c <main+0x100>)
 8000d0e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQue */
  myQueHandle = osMessageQueueNew (16, sizeof(s_qcmd), &myQue_attributes);
 8000d10:	4a13      	ldr	r2, [pc, #76]	; (8000d60 <main+0x104>)
 8000d12:	2102      	movs	r1, #2
 8000d14:	2010      	movs	r0, #16
 8000d16:	f008 fc81 	bl	800961c <osMessageQueueNew>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	4a11      	ldr	r2, [pc, #68]	; (8000d64 <main+0x108>)
 8000d1e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(defThread, NULL, &defTask_attributes);
 8000d20:	4a11      	ldr	r2, [pc, #68]	; (8000d68 <main+0x10c>)
 8000d22:	2100      	movs	r1, #0
 8000d24:	4811      	ldr	r0, [pc, #68]	; (8000d6c <main+0x110>)
 8000d26:	f008 fb43 	bl	80093b0 <osThreadNew>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4a10      	ldr	r2, [pc, #64]	; (8000d70 <main+0x114>)
 8000d2e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000d30:	f008 fb18 	bl	8009364 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    LOOP_FOREVER();
 8000d34:	2001      	movs	r0, #1
 8000d36:	f003 fe69 	bl	8004a0c <HAL_Delay>
 8000d3a:	e7fb      	b.n	8000d34 <main+0xd8>
 8000d3c:	40020800 	.word	0x40020800
 8000d40:	40020c00 	.word	0x40020c00
 8000d44:	2000006c 	.word	0x2000006c
 8000d48:	20000070 	.word	0x20000070
 8000d4c:	20001360 	.word	0x20001360
 8000d50:	20001366 	.word	0x20001366
 8000d54:	20000062 	.word	0x20000062
 8000d58:	080116b8 	.word	0x080116b8
 8000d5c:	20000348 	.word	0x20000348
 8000d60:	080116a0 	.word	0x080116a0
 8000d64:	20000344 	.word	0x20000344
 8000d68:	0801167c 	.word	0x0801167c
 8000d6c:	080029f1 	.word	0x080029f1
 8000d70:	20000340 	.word	0x20000340

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	; 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2230      	movs	r2, #48	; 0x30
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f00b fdb0 	bl	800c8e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	4b28      	ldr	r3, [pc, #160]	; (8000e40 <SystemClock_Config+0xcc>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da0:	4a27      	ldr	r2, [pc, #156]	; (8000e40 <SystemClock_Config+0xcc>)
 8000da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da6:	6413      	str	r3, [r2, #64]	; 0x40
 8000da8:	4b25      	ldr	r3, [pc, #148]	; (8000e40 <SystemClock_Config+0xcc>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	4b22      	ldr	r3, [pc, #136]	; (8000e44 <SystemClock_Config+0xd0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a21      	ldr	r2, [pc, #132]	; (8000e44 <SystemClock_Config+0xd0>)
 8000dbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dc2:	6013      	str	r3, [r2, #0]
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <SystemClock_Config+0xd0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000de2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000de4:	2308      	movs	r3, #8
 8000de6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000de8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000dec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000df2:	2307      	movs	r3, #7
 8000df4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df6:	f107 0320 	add.w	r3, r7, #32
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f004 fe96 	bl	8005b2c <HAL_RCC_OscConfig>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e06:	f002 fde7 	bl	80039d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0a:	230f      	movs	r3, #15
 8000e0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000e16:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e22:	f107 030c 	add.w	r3, r7, #12
 8000e26:	2105      	movs	r1, #5
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f005 f8f7 	bl	800601c <HAL_RCC_ClockConfig>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e34:	f002 fdd0 	bl	80039d8 <Error_Handler>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	3750      	adds	r7, #80	; 0x50
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40007000 	.word	0x40007000

08000e48 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e60:	4b27      	ldr	r3, [pc, #156]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e62:	4a28      	ldr	r2, [pc, #160]	; (8000f04 <MX_RTC_Init+0xbc>)
 8000e64:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e66:	4b26      	ldr	r3, [pc, #152]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e6c:	4b24      	ldr	r3, [pc, #144]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e6e:	227f      	movs	r2, #127	; 0x7f
 8000e70:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 2499;
 8000e72:	4b23      	ldr	r3, [pc, #140]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e74:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000e78:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e7a:	4b21      	ldr	r3, [pc, #132]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e80:	4b1f      	ldr	r3, [pc, #124]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e86:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e8c:	481c      	ldr	r0, [pc, #112]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000e8e:	f005 fbf9 	bl	8006684 <HAL_RTC_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000e98:	f002 fd9e 	bl	80039d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 8000e9c:	2315      	movs	r3, #21
 8000e9e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 52;
 8000ea0:	2334      	movs	r3, #52	; 0x34
 8000ea2:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 12;
 8000ea4:	230c      	movs	r3, #12
 8000ea6:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4812      	ldr	r0, [pc, #72]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000eb8:	f005 fc5a 	bl	8006770 <HAL_RTC_SetTime>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8000ec2:	f002 fd89 	bl	80039d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	4619      	mov	r1, r3
 8000edc:	4808      	ldr	r0, [pc, #32]	; (8000f00 <MX_RTC_Init+0xb8>)
 8000ede:	f005 fd3f 	bl	8006960 <HAL_RTC_SetDate>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8000ee8:	f002 fd76 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  set_Date(epoch);
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_RTC_Init+0xc0>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f001 f887 	bl	8002004 <set_Date>

  /* USER CODE END RTC_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	2000013c 	.word	0x2000013c
 8000f04:	40002800 	.word	0x40002800
 8000f08:	20000064 	.word	0x20000064

08000f0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f10:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f12:	4a18      	ldr	r2, [pc, #96]	; (8000f74 <MX_SPI1_Init+0x68>)
 8000f14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f16:	4b16      	ldr	r3, [pc, #88]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f44:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f4a:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f56:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f58:	220a      	movs	r2, #10
 8000f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f5c:	4804      	ldr	r0, [pc, #16]	; (8000f70 <MX_SPI1_Init+0x64>)
 8000f5e:	f005 fe8f 	bl	8006c80 <HAL_SPI_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f68:	f002 fd36 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	2000015c 	.word	0x2000015c
 8000f74:	40013000 	.word	0x40013000

08000f78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f8c:	463b      	mov	r3, r7
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  	  //  APB1 - 42MHz
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f94:	4b1d      	ldr	r3, [pc, #116]	; (800100c <MX_TIM2_Init+0x94>)
 8000f96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_TIM2_Init+0x94>)
 8000f9e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000fa2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <MX_TIM2_Init+0x94>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_TIM2_Init+0x94>)
 8000fac:	22f9      	movs	r2, #249	; 0xf9
 8000fae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_TIM2_Init+0x94>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_TIM2_Init+0x94>)
 8000fb8:	2280      	movs	r2, #128	; 0x80
 8000fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fbc:	4813      	ldr	r0, [pc, #76]	; (800100c <MX_TIM2_Init+0x94>)
 8000fbe:	f006 fb4f 	bl	8007660 <HAL_TIM_Base_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fc8:	f002 fd06 	bl	80039d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480c      	ldr	r0, [pc, #48]	; (800100c <MX_TIM2_Init+0x94>)
 8000fda:	f006 fd09 	bl	80079f0 <HAL_TIM_ConfigClockSource>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fe4:	f002 fcf8 	bl	80039d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fe8:	2320      	movs	r3, #32
 8000fea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_TIM2_Init+0x94>)
 8000ff6:	f006 ff25 	bl	8007e44 <HAL_TIMEx_MasterConfigSynchronization>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001000:	f002 fcea 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	3718      	adds	r7, #24
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000214 	.word	0x20000214

08001010 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001014:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001016:	4a12      	ldr	r2, [pc, #72]	; (8001060 <MX_USART3_UART_Init+0x50>)
 8001018:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <MX_USART3_UART_Init+0x4c>)
 800101c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001020:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <MX_USART3_UART_Init+0x4c>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001036:	220c      	movs	r2, #12
 8001038:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <MX_USART3_UART_Init+0x4c>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001046:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_USART3_UART_Init+0x4c>)
 8001048:	f006 ff8c 	bl	8007f64 <HAL_UART_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001052:	f002 fcc1 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000025c 	.word	0x2000025c
 8001060:	40004800 	.word	0x40004800

08001064 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <MX_DMA_Init+0x68>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a16      	ldr	r2, [pc, #88]	; (80010cc <MX_DMA_Init+0x68>)
 8001074:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b14      	ldr	r3, [pc, #80]	; (80010cc <MX_DMA_Init+0x68>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <MX_DMA_Init+0x68>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	4a0f      	ldr	r2, [pc, #60]	; (80010cc <MX_DMA_Init+0x68>)
 8001090:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001094:	6313      	str	r3, [r2, #48]	; 0x30
 8001096:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <MX_DMA_Init+0x68>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2105      	movs	r1, #5
 80010a6:	200e      	movs	r0, #14
 80010a8:	f003 fd8c 	bl	8004bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80010ac:	200e      	movs	r0, #14
 80010ae:	f003 fda5 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2103      	movs	r1, #3
 80010b6:	203b      	movs	r0, #59	; 0x3b
 80010b8:	f003 fd84 	bl	8004bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010bc:	203b      	movs	r0, #59	; 0x3b
 80010be:	f003 fd9d 	bl	8004bfc <HAL_NVIC_EnableIRQ>

}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023800 	.word	0x40023800

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08c      	sub	sp, #48	; 0x30
 80010d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 031c 	add.w	r3, r7, #28
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	4b48      	ldr	r3, [pc, #288]	; (800120c <MX_GPIO_Init+0x13c>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a47      	ldr	r2, [pc, #284]	; (800120c <MX_GPIO_Init+0x13c>)
 80010f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b45      	ldr	r3, [pc, #276]	; (800120c <MX_GPIO_Init+0x13c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010fe:	61bb      	str	r3, [r7, #24]
 8001100:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	4b41      	ldr	r3, [pc, #260]	; (800120c <MX_GPIO_Init+0x13c>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a40      	ldr	r2, [pc, #256]	; (800120c <MX_GPIO_Init+0x13c>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b3e      	ldr	r3, [pc, #248]	; (800120c <MX_GPIO_Init+0x13c>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	617b      	str	r3, [r7, #20]
 800111c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	4b3a      	ldr	r3, [pc, #232]	; (800120c <MX_GPIO_Init+0x13c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a39      	ldr	r2, [pc, #228]	; (800120c <MX_GPIO_Init+0x13c>)
 8001128:	f043 0310 	orr.w	r3, r3, #16
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b37      	ldr	r3, [pc, #220]	; (800120c <MX_GPIO_Init+0x13c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0310 	and.w	r3, r3, #16
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	4b33      	ldr	r3, [pc, #204]	; (800120c <MX_GPIO_Init+0x13c>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a32      	ldr	r2, [pc, #200]	; (800120c <MX_GPIO_Init+0x13c>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b30      	ldr	r3, [pc, #192]	; (800120c <MX_GPIO_Init+0x13c>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	4b2c      	ldr	r3, [pc, #176]	; (800120c <MX_GPIO_Init+0x13c>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a2b      	ldr	r2, [pc, #172]	; (800120c <MX_GPIO_Init+0x13c>)
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b29      	ldr	r3, [pc, #164]	; (800120c <MX_GPIO_Init+0x13c>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0308 	and.w	r3, r3, #8
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	4b25      	ldr	r3, [pc, #148]	; (800120c <MX_GPIO_Init+0x13c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a24      	ldr	r2, [pc, #144]	; (800120c <MX_GPIO_Init+0x13c>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b22      	ldr	r3, [pc, #136]	; (800120c <MX_GPIO_Init+0x13c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_SET);
 800118e:	2201      	movs	r2, #1
 8001190:	210e      	movs	r1, #14
 8001192:	481f      	ldr	r0, [pc, #124]	; (8001210 <MX_GPIO_Init+0x140>)
 8001194:	f004 fade 	bl	8005754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800119e:	481d      	ldr	r0, [pc, #116]	; (8001214 <MX_GPIO_Init+0x144>)
 80011a0:	f004 fad8 	bl	8005754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2180      	movs	r1, #128	; 0x80
 80011a8:	481b      	ldr	r0, [pc, #108]	; (8001218 <MX_GPIO_Init+0x148>)
 80011aa:	f004 fad3 	bl	8005754 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IPS_RES_Pin IPS_DC_Pin IPS_BLK_Pin */
  GPIO_InitStruct.Pin = IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin;
 80011ae:	230e      	movs	r3, #14
 80011b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b6:	2301      	movs	r3, #1
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011ba:	2301      	movs	r3, #1
 80011bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	4812      	ldr	r0, [pc, #72]	; (8001210 <MX_GPIO_Init+0x140>)
 80011c6:	f004 f929 	bl	800541c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 80011ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d0:	2301      	movs	r3, #1
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d8:	2302      	movs	r3, #2
 80011da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 031c 	add.w	r3, r7, #28
 80011e0:	4619      	mov	r1, r3
 80011e2:	480c      	ldr	r0, [pc, #48]	; (8001214 <MX_GPIO_Init+0x144>)
 80011e4:	f004 f91a 	bl	800541c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TIK_Pin */
  GPIO_InitStruct.Pin = LED_TIK_Pin;
 80011e8:	2380      	movs	r3, #128	; 0x80
 80011ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011f0:	2302      	movs	r3, #2
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011f4:	2301      	movs	r3, #1
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_TIK_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4806      	ldr	r0, [pc, #24]	; (8001218 <MX_GPIO_Init+0x148>)
 8001200:	f004 f90c 	bl	800541c <HAL_GPIO_Init>

}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	; 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40023800 	.word	0x40023800
 8001210:	40020000 	.word	0x40020000
 8001214:	40020c00 	.word	0x40020c00
 8001218:	40020800 	.word	0x40020800

0800121c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800121c:	b5b0      	push	{r4, r5, r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

	cb_nandCounter = 0;
 8001222:	4b65      	ldr	r3, [pc, #404]	; (80013b8 <MX_FSMC_Init+0x19c>)
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
//	#define NAND_DEVICE MY_NAND_DEVICE// 0x70000000L
//#endif

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 8001236:	463b      	mov	r3, r7
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
*/
  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 8001242:	4b5e      	ldr	r3, [pc, #376]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001244:	4a5e      	ldr	r2, [pc, #376]	; (80013c0 <MX_FSMC_Init+0x1a4>)
 8001246:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8001248:	4b5c      	ldr	r3, [pc, #368]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800124a:	2210      	movs	r2, #16
 800124c:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 800124e:	4b5b      	ldr	r3, [pc, #364]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001250:	2202      	movs	r2, #2
 8001252:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 8001254:	4b59      	ldr	r3, [pc, #356]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_DISABLE;
 800125a:	4b58      	ldr	r3, [pc, #352]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_256BYTE;
 8001260:	4b56      	ldr	r3, [pc, #344]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 8001266:	4b55      	ldr	r3, [pc, #340]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 800126c:	4b53      	ldr	r3, [pc, #332]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 8001272:	4b52      	ldr	r3, [pc, #328]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001274:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001278:	625a      	str	r2, [r3, #36]	; 0x24
  hnand1.Config.SpareAreaSize = 16;
 800127a:	4b50      	ldr	r3, [pc, #320]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800127c:	2210      	movs	r2, #16
 800127e:	629a      	str	r2, [r3, #40]	; 0x28
  hnand1.Config.BlockSize = 64;//131072; (in pages)
 8001280:	4b4e      	ldr	r3, [pc, #312]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001282:	2240      	movs	r2, #64	; 0x40
 8001284:	62da      	str	r2, [r3, #44]	; 0x2c
  hnand1.Config.BlockNbr = 1024;
 8001286:	4b4d      	ldr	r3, [pc, #308]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001288:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800128c:	631a      	str	r2, [r3, #48]	; 0x30
  hnand1.Config.PlaneNbr = 1;
 800128e:	4b4b      	ldr	r3, [pc, #300]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001290:	2201      	movs	r2, #1
 8001292:	635a      	str	r2, [r3, #52]	; 0x34
  hnand1.Config.PlaneSize = 134217728;
 8001294:	4b49      	ldr	r3, [pc, #292]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001296:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800129a:	639a      	str	r2, [r3, #56]	; 0x38
  hnand1.Config.ExtraCommandEnable = DISABLE;
 800129c:	4b47      	ldr	r3, [pc, #284]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 9;//18;//252;
 80012a4:	2309      	movs	r3, #9
 80012a6:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 6;//12;//252;
 80012a8:	2306      	movs	r3, #6
 80012aa:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 6;//12;//252;
 80012ac:	2306      	movs	r3, #6
 80012ae:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 3;//6;//252;
 80012b0:	2303      	movs	r3, #3
 80012b2:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 9;//18;//252;
 80012b4:	2309      	movs	r3, #9
 80012b6:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 6;//12;//252;
 80012b8:	2306      	movs	r3, #6
 80012ba:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 6;//12;//252;
 80012bc:	2306      	movs	r3, #6
 80012be:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 3;//6;//252;
 80012c0:	2303      	movs	r3, #3
 80012c2:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 80012c4:	463a      	mov	r2, r7
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4619      	mov	r1, r3
 80012cc:	483b      	ldr	r0, [pc, #236]	; (80013bc <MX_FSMC_Init+0x1a0>)
 80012ce:	f004 fa74 	bl	80057ba <HAL_NAND_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_FSMC_Init+0xc0>
  {
    Error_Handler( );
 80012d8:	f002 fb7e 	bl	80039d8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

    if (HAL_NAND_ECC_Disable(&hnand1) != HAL_OK) devError |= devNAND;
 80012dc:	4837      	ldr	r0, [pc, #220]	; (80013bc <MX_FSMC_Init+0x1a0>)
 80012de:	f004 fbc8 	bl	8005a72 <HAL_NAND_ECC_Disable>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d006      	beq.n	80012f6 <MX_FSMC_Init+0xda>
 80012e8:	4b36      	ldr	r3, [pc, #216]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	f043 0320 	orr.w	r3, r3, #32
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b34      	ldr	r3, [pc, #208]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 80012f4:	801a      	strh	r2, [r3, #0]

#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    if (HAL_NAND_RegisterCallback(&hnand1, HAL_NAND_IT_CB_ID, HAL_NAND_ITCallback) == HAL_ERROR) devError |= devNAND;
#endif

    if (NAND_Read_ID(&hnand1, &nandID) == HAL_OK) {//read ID information from chip
 80012f6:	4934      	ldr	r1, [pc, #208]	; (80013c8 <MX_FSMC_Init+0x1ac>)
 80012f8:	4830      	ldr	r0, [pc, #192]	; (80013bc <MX_FSMC_Init+0x1a0>)
 80012fa:	f000 f873 	bl	80013e4 <NAND_Read_ID>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d154      	bne.n	80013ae <MX_FSMC_Init+0x192>

    	nandState = HAL_NAND_GetState(&hnand1);
 8001304:	482d      	ldr	r0, [pc, #180]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001306:	f004 fbdd 	bl	8005ac4 <HAL_NAND_GetState>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b2f      	ldr	r3, [pc, #188]	; (80013cc <MX_FSMC_Init+0x1b0>)
 8001310:	701a      	strb	r2, [r3, #0]
nand->cfg.block_number  = hwnand->Config.BlockNbr; // Total Number of block in plane (1024 K9GAG08U0E )
nand->cfg.block_size    = hwnand->Config.BlockSize; // Block size (In page) (64 K9GAG08U0E )
nand->cfg.plane_number  = hwnand->Config.PlaneNbr;  // Number of plane (1 K9GAG08U0E )
nand->cfg.plane_size    = hwnand->Config.PlaneSize * nand->cfg.block_number; // Plane size (In Page)
*/
    	memcpy((uint8_t *)&chipConf, (uint8_t *)&hnand1.Config, sizeof(s_chipConf));
 8001312:	4a2f      	ldr	r2, [pc, #188]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 8001314:	4b29      	ldr	r3, [pc, #164]	; (80013bc <MX_FSMC_Init+0x1a0>)
 8001316:	4615      	mov	r5, r2
 8001318:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800131c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800131e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001320:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001324:	e885 0003 	stmia.w	r5, {r0, r1}

    	total_pages = chipConf.PlaneSize / chipConf.PageSize;
 8001328:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 800132a:	695a      	ldr	r2, [r3, #20]
 800132c:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	fbb2 f3f3 	udiv	r3, r2, r3
 8001334:	4a27      	ldr	r2, [pc, #156]	; (80013d4 <MX_FSMC_Init+0x1b8>)
 8001336:	6013      	str	r3, [r2, #0]
    	total_bytes = chipConf.PlaneSize;
 8001338:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	4a26      	ldr	r2, [pc, #152]	; (80013d8 <MX_FSMC_Init+0x1bc>)
 800133e:	6013      	str	r3, [r2, #0]


    	if ((chipConf.PageSize > 0) && (chipConf.PageSize <= MAX_NAND_BUF)) {
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d02b      	beq.n	80013a0 <MX_FSMC_Init+0x184>
 8001348:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001350:	d826      	bhi.n	80013a0 <MX_FSMC_Init+0x184>
    		rdBuf = (uint8_t *)calloc(1, chipConf.PageSize);
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4619      	mov	r1, r3
 8001358:	2001      	movs	r0, #1
 800135a:	f00b f8d7 	bl	800c50c <calloc>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <MX_FSMC_Init+0x1c0>)
 8001364:	601a      	str	r2, [r3, #0]
    		wrBuf = (uint8_t *)calloc(1, chipConf.PageSize);
 8001366:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <MX_FSMC_Init+0x1b4>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4619      	mov	r1, r3
 800136c:	2001      	movs	r0, #1
 800136e:	f00b f8cd 	bl	800c50c <calloc>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <MX_FSMC_Init+0x1c4>)
 8001378:	601a      	str	r2, [r3, #0]

    		if (!rdBuf || !wrBuf) devError |= devMEM;
 800137a:	4b18      	ldr	r3, [pc, #96]	; (80013dc <MX_FSMC_Init+0x1c0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <MX_FSMC_Init+0x16e>
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <MX_FSMC_Init+0x1c4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d106      	bne.n	8001398 <MX_FSMC_Init+0x17c>
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	f043 0302 	orr.w	r3, r3, #2
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 8001396:	801a      	strh	r2, [r3, #0]

    		HAL_NAND_Reset(&hnand1);
 8001398:	4808      	ldr	r0, [pc, #32]	; (80013bc <MX_FSMC_Init+0x1a0>)
 800139a:	f004 fb30 	bl	80059fe <HAL_NAND_Reset>

    }


  /* USER CODE END FSMC_Init 2 */
}
 800139e:	e006      	b.n	80013ae <MX_FSMC_Init+0x192>
    		devError |= devNAND;
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	f043 0320 	orr.w	r3, r3, #32
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_FSMC_Init+0x1a8>)
 80013ac:	801a      	strh	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3720      	adds	r7, #32
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bdb0      	pop	{r4, r5, r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20001384 	.word	0x20001384
 80013bc:	20000300 	.word	0x20000300
 80013c0:	a0000060 	.word	0xa0000060
 80013c4:	2000034c 	.word	0x2000034c
 80013c8:	20001388 	.word	0x20001388
 80013cc:	20000081 	.word	0x20000081
 80013d0:	20001390 	.word	0x20001390
 80013d4:	20001368 	.word	0x20001368
 80013d8:	2000136c 	.word	0x2000136c
 80013dc:	200013a8 	.word	0x200013a8
 80013e0:	200013ac 	.word	0x200013ac

080013e4 <NAND_Read_ID>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------

HAL_StatusTypeDef NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDsTypeDef *pNAND_ID)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]

	if (hnand->State == HAL_NAND_STATE_BUSY) {
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d101      	bne.n	80013fe <NAND_Read_ID+0x1a>

		return HAL_BUSY;
 80013fa:	2302      	movs	r3, #2
 80013fc:	e059      	b.n	80014b2 <NAND_Read_ID+0xce>

	} else if (hnand->State == HAL_NAND_STATE_READY) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b01      	cmp	r3, #1
 8001408:	d152      	bne.n	80014b0 <NAND_Read_ID+0xcc>

		__HAL_LOCK(hnand);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d101      	bne.n	8001418 <NAND_Read_ID+0x34>
 8001414:	2302      	movs	r3, #2
 8001416:	e04c      	b.n	80014b2 <NAND_Read_ID+0xce>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2201      	movs	r2, #1
 800141c:	f883 2020 	strb.w	r2, [r3, #32]
	    hnand->State = HAL_NAND_STATE_BUSY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2202      	movs	r2, #2
 8001424:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    	devAdr = NAND_DEVICE1;
	    } else {
	    	devAdr = NAND_DEVICE2;
	    }
#else
	    devAdr = NAND_DEVICE;//MY_NAND_DEVICE;
 8001428:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <NAND_Read_ID+0xdc>)
 800142a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800142e:	601a      	str	r2, [r3, #0]
#endif

	    /* Send Read ID command sequence */
	    *(__IO uint8_t *)((uint32_t)(devAdr | CMD_AREA))  = NAND_CMD_READID;
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <NAND_Read_ID+0xdc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001438:	2290      	movs	r2, #144	; 0x90
 800143a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800143c:	f3bf 8f4f 	dsb	sy
}
 8001440:	bf00      	nop
	    __DSB();
	    *(__IO uint8_t *)((uint32_t)(devAdr | ADDR_AREA)) = 0x00;
 8001442:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <NAND_Read_ID+0xdc>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800144e:	f3bf 8f4f 	dsb	sy
}
 8001452:	bf00      	nop
	    __DSB();

	    /* Read the electronic signature from NAND flash */
	    if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) {
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d123      	bne.n	80014a4 <NAND_Read_ID+0xc0>
	    	__IO uint32_t data  = *(__IO uint32_t *)devAdr;
 800145c:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <NAND_Read_ID+0xdc>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	60fb      	str	r3, [r7, #12]
	    	__IO uint32_t data1 = *((__IO uint32_t *)devAdr + 4);
 8001464:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <NAND_Read_ID+0xdc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	3310      	adds	r3, #16
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	60bb      	str	r3, [r7, #8]

	    	pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	701a      	strb	r2, [r3, #0]
	    	pNAND_ID->Device_Id  = ADDR_2ND_CYCLE(data);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b2da      	uxtb	r2, r3
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	705a      	strb	r2, [r3, #1]
	    	pNAND_ID->Third_Id   = ADDR_3RD_CYCLE(data);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	0c1b      	lsrs	r3, r3, #16
 8001484:	b2da      	uxtb	r2, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	709a      	strb	r2, [r3, #2]
	    	pNAND_ID->Fourth_Id  = ADDR_4TH_CYCLE(data);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	0e1b      	lsrs	r3, r3, #24
 800148e:	b2da      	uxtb	r2, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	70da      	strb	r2, [r3, #3]
	    	pNAND_ID->Plane_Id   = ADDR_1ST_CYCLE(data1);
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	711a      	strb	r2, [r3, #4]

	    	hnand->State = HAL_NAND_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    }

	    __HAL_UNLOCK(hnand);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2020 	strb.w	r2, [r3, #32]

	} else {
	    return HAL_ERROR;
	}

	return HAL_OK;
 80014ac:	2300      	movs	r3, #0
 80014ae:	e000      	b.n	80014b2 <NAND_Read_ID+0xce>
	    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20001370 	.word	0x20001370

080014c4 <pageIsEmpty>:
}
//-----------------------------------------------------------------------------
//      Check: page is empty ?
//
bool pageIsEmpty(uint32_t page)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
bool ret = false;
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]

	io_nand_read(page, rdBuf, chipConf.PageSize, 0)	;
 80014d0:	4b14      	ldr	r3, [pc, #80]	; (8001524 <pageIsEmpty+0x60>)
 80014d2:	6819      	ldr	r1, [r3, #0]
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <pageIsEmpty+0x64>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	2300      	movs	r3, #0
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 fb80 	bl	8001be0 <io_nand_read>
	if (!(devError & devNAND)) {
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <pageIsEmpty+0x68>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	f003 0320 	and.w	r3, r3, #32
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d116      	bne.n	800151a <pageIsEmpty+0x56>
		ret = true;
 80014ec:	2301      	movs	r3, #1
 80014ee:	73fb      	strb	r3, [r7, #15]
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 80014f0:	2300      	movs	r3, #0
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	e00c      	b.n	8001510 <pageIsEmpty+0x4c>
			if (*(uint8_t *)(rdBuf + i) != EMPTY) {
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <pageIsEmpty+0x60>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	4413      	add	r3, r2
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2bff      	cmp	r3, #255	; 0xff
 8001502:	d002      	beq.n	800150a <pageIsEmpty+0x46>
				ret = false;
 8001504:	2300      	movs	r3, #0
 8001506:	73fb      	strb	r3, [r7, #15]
				break;
 8001508:	e007      	b.n	800151a <pageIsEmpty+0x56>
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	3301      	adds	r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <pageIsEmpty+0x64>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	429a      	cmp	r2, r3
 8001518:	d3ed      	bcc.n	80014f6 <pageIsEmpty+0x32>
			}
		}
	}

	return ret;
 800151a:	7bfb      	ldrb	r3, [r7, #15]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200013a8 	.word	0x200013a8
 8001528:	20001390 	.word	0x20001390
 800152c:	2000034c 	.word	0x2000034c

08001530 <_write>:
	return NAND_Erase_Block(nandPort, &nans, 0);
}
*/
#ifdef SET_SMALL_FS
int _write(int file, char *buf, int len)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
	Report(0, "%.*s", len, buf);
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	4904      	ldr	r1, [pc, #16]	; (8001554 <_write+0x24>)
 8001542:	2000      	movs	r0, #0
 8001544:	f000 fe58 	bl	80021f8 <Report>
	return len;
 8001548:	687b      	ldr	r3, [r7, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	0800de74 	.word	0x0800de74

08001558 <io_uint32_to_flash_adr>:
{
	return  ((adr->Plane * chipConf.PlaneSize) + (adr->Block * chipConf.BlockSize) + adr->Page);
}
//-----------------------------------------------------------------------------
NAND_AddressTypeDef io_uint32_to_flash_adr(uint32_t addr)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
NAND_AddressTypeDef a;

	a.Plane = addr / chipConf.PlaneSize;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <io_uint32_to_flash_adr+0x7c>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	fbb2 f3f3 	udiv	r3, r2, r3
 800156c:	b29b      	uxth	r3, r3
 800156e:	817b      	strh	r3, [r7, #10]
	a.Block = (addr - a.Plane * chipConf.PlaneSize) / chipConf.BlockSize;
 8001570:	897b      	ldrh	r3, [r7, #10]
 8001572:	461a      	mov	r2, r3
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <io_uint32_to_flash_adr+0x7c>)
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	1ad2      	subs	r2, r2, r3
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <io_uint32_to_flash_adr+0x7c>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	fbb2 f3f3 	udiv	r3, r2, r3
 8001588:	b29b      	uxth	r3, r3
 800158a:	81bb      	strh	r3, [r7, #12]
	a.Page  = addr - (a.Plane * chipConf.PlaneSize) - (a.Block * chipConf.BlockSize);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	b29a      	uxth	r2, r3
 8001590:	8979      	ldrh	r1, [r7, #10]
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <io_uint32_to_flash_adr+0x7c>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	b29b      	uxth	r3, r3
 8001598:	fb11 f303 	smulbb	r3, r1, r3
 800159c:	b29b      	uxth	r3, r3
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	89b9      	ldrh	r1, [r7, #12]
 80015a4:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <io_uint32_to_flash_adr+0x7c>)
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	fb11 f303 	smulbb	r3, r1, r3
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	813b      	strh	r3, [r7, #8]

	return a;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	461a      	mov	r2, r3
 80015ba:	f107 0308 	add.w	r3, r7, #8
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	6010      	str	r0, [r2, #0]
 80015c2:	889b      	ldrh	r3, [r3, #4]
 80015c4:	8093      	strh	r3, [r2, #4]
}
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20001390 	.word	0x20001390

080015d8 <io_nand_read_8b>:
//-----------------------------------------------------------------------------
uint32_t io_nand_read_8b (uint32_t addr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b090      	sub	sp, #64	; 0x40
 80015dc:	af04      	add	r7, sp, #16
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	68f9      	ldr	r1, [r7, #12]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ffb3 	bl	8001558 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 80015f2:	4b8d      	ldr	r3, [pc, #564]	; (8001828 <io_nand_read_8b+0x250>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d101      	bne.n	8001604 <io_nand_read_8b+0x2c>
 8001600:	2302      	movs	r3, #2
 8001602:	e10c      	b.n	800181e <io_nand_read_8b+0x246>

    __HAL_LOCK(nandPort);
 8001604:	4b88      	ldr	r3, [pc, #544]	; (8001828 <io_nand_read_8b+0x250>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f893 3020 	ldrb.w	r3, [r3, #32]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <io_nand_read_8b+0x3c>
 8001610:	2302      	movs	r3, #2
 8001612:	e104      	b.n	800181e <io_nand_read_8b+0x246>
 8001614:	4b84      	ldr	r3, [pc, #528]	; (8001828 <io_nand_read_8b+0x250>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 800161e:	4b82      	ldr	r3, [pc, #520]	; (8001828 <io_nand_read_8b+0x250>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2202      	movs	r2, #2
 8001624:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 8001628:	4b80      	ldr	r3, [pc, #512]	; (800182c <io_nand_read_8b+0x254>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 800162e:	8abb      	ldrh	r3, [r7, #20]
 8001630:	4619      	mov	r1, r3
 8001632:	8b3b      	ldrh	r3, [r7, #24]
 8001634:	461a      	mov	r2, r3
 8001636:	8afb      	ldrh	r3, [r7, #22]
 8001638:	4618      	mov	r0, r3
 800163a:	4b7b      	ldr	r3, [pc, #492]	; (8001828 <io_nand_read_8b+0x250>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001640:	fb00 f303 	mul.w	r3, r0, r3
 8001644:	4413      	add	r3, r2
 8001646:	4a78      	ldr	r2, [pc, #480]	; (8001828 <io_nand_read_8b+0x250>)
 8001648:	6812      	ldr	r2, [r2, #0]
 800164a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800164c:	fb02 f303 	mul.w	r3, r2, r3
 8001650:	440b      	add	r3, r1
 8001652:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 8001654:	4b76      	ldr	r3, [pc, #472]	; (8001830 <io_nand_read_8b+0x258>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d911      	bls.n	8001680 <io_nand_read_8b+0xa8>
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
    	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 800165c:	8abb      	ldrh	r3, [r7, #20]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 800165e:	461a      	mov	r2, r3
    	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 8001660:	8afb      	ldrh	r3, [r7, #22]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 8001662:	4619      	mov	r1, r3
    	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 8001664:	8b3b      	ldrh	r3, [r7, #24]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 8001666:	4618      	mov	r0, r3
 8001668:	4b72      	ldr	r3, [pc, #456]	; (8001834 <io_nand_read_8b+0x25c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	9303      	str	r3, [sp, #12]
 800166e:	9002      	str	r0, [sp, #8]
 8001670:	9101      	str	r1, [sp, #4]
 8001672:	9200      	str	r2, [sp, #0]
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	4a70      	ldr	r2, [pc, #448]	; (8001838 <io_nand_read_8b+0x260>)
 8001678:	4970      	ldr	r1, [pc, #448]	; (800183c <io_nand_read_8b+0x264>)
 800167a:	2001      	movs	r0, #1
 800167c:	f000 fdbc 	bl	80021f8 <Report>


    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8001680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001682:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800168a:	f3bf 8f4f 	dsb	sy
}
 800168e:	bf00      	nop
    __DSB();

    // Cards with page size <= 512 bytes
    if ((nandPort->Config.PageSize) <= 512U) {
 8001690:	4b65      	ldr	r3, [pc, #404]	; (8001828 <io_nand_read_8b+0x250>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800169a:	d830      	bhi.n	80016fe <io_nand_read_8b+0x126>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016a8:	f3bf 8f4f 	dsb	sy
}
 80016ac:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b4:	6a3a      	ldr	r2, [r7, #32]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016ba:	f3bf 8f4f 	dsb	sy
}
 80016be:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80016c0:	6a3b      	ldr	r3, [r7, #32]
 80016c2:	0a1a      	lsrs	r2, r3, #8
 80016c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016ce:	f3bf 8f4f 	dsb	sy
}
 80016d2:	bf00      	nop
    	__DSB();
        if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 80016d4:	4b54      	ldr	r3, [pc, #336]	; (8001828 <io_nand_read_8b+0x250>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016da:	4a53      	ldr	r2, [pc, #332]	; (8001828 <io_nand_read_8b+0x250>)
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016e0:	fb02 f303 	mul.w	r3, r2, r3
 80016e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e8:	d344      	bcc.n	8001774 <io_nand_read_8b+0x19c>
			*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	0c1a      	lsrs	r2, r3, #16
 80016ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016f8:	f3bf 8f4f 	dsb	sy
}
 80016fc:	e03a      	b.n	8001774 <io_nand_read_8b+0x19c>
			__DSB();
        }
    } else {// (hnand->Config.PageSize) > 512
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 80016fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800170a:	f3bf 8f4f 	dsb	sy
}
 800170e:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	0a1a      	lsrs	r2, r3, #8
 8001714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001716:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800171e:	f3bf 8f4f 	dsb	sy
}
 8001722:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800172a:	6a3a      	ldr	r2, [r7, #32]
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001730:	f3bf 8f4f 	dsb	sy
}
 8001734:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	0a1a      	lsrs	r2, r3, #8
 800173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001744:	f3bf 8f4f 	dsb	sy
}
 8001748:	bf00      	nop
    	__DSB();
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 800174a:	4b37      	ldr	r3, [pc, #220]	; (8001828 <io_nand_read_8b+0x250>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001750:	4a35      	ldr	r2, [pc, #212]	; (8001828 <io_nand_read_8b+0x250>)
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001756:	fb02 f303 	mul.w	r3, r2, r3
 800175a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800175e:	d309      	bcc.n	8001774 <io_nand_read_8b+0x19c>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001760:	6a3b      	ldr	r3, [r7, #32]
 8001762:	0c1a      	lsrs	r2, r3, #16
 8001764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800176e:	f3bf 8f4f 	dsb	sy
}
 8001772:	bf00      	nop
    		__DSB();
    	}
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177a:	2230      	movs	r2, #48	; 0x30
 800177c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800177e:	f3bf 8f4f 	dsb	sy
}
 8001782:	bf00      	nop
    __DSB();

    uint32_t tickstart = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]
    // Check if an extra command is needed for reading pages
    if (nandPort->Config.ExtraCommandEnable == ENABLE) {
 8001788:	4b27      	ldr	r3, [pc, #156]	; (8001828 <io_nand_read_8b+0x250>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001790:	2b01      	cmp	r3, #1
 8001792:	d127      	bne.n	80017e4 <io_nand_read_8b+0x20c>
        tickstart = HAL_GetTick();
 8001794:	f003 f92e 	bl	80049f4 <HAL_GetTick>
 8001798:	61f8      	str	r0, [r7, #28]
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 800179a:	e013      	b.n	80017c4 <io_nand_read_8b+0x1ec>
            if((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 800179c:	f003 f92a 	bl	80049f4 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017aa:	d90b      	bls.n	80017c4 <io_nand_read_8b+0x1ec>
            	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 80017ac:	4b1e      	ldr	r3, [pc, #120]	; (8001828 <io_nand_read_8b+0x250>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2203      	movs	r2, #3
 80017b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            	__HAL_UNLOCK(nandPort);
 80017b6:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <io_nand_read_8b+0x250>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2020 	strb.w	r2, [r3, #32]
            	return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e02c      	b.n	800181e <io_nand_read_8b+0x246>
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 80017c4:	4b18      	ldr	r3, [pc, #96]	; (8001828 <io_nand_read_8b+0x250>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f004 f989 	bl	8005ae0 <HAL_NAND_Read_Status>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b40      	cmp	r3, #64	; 0x40
 80017d2:	d1e3      	bne.n	800179c <io_nand_read_8b+0x1c4>
            }
        }

        // Go back to read mode
        *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80017d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80017de:	f3bf 8f4f 	dsb	sy
}
 80017e2:	bf00      	nop
        __DSB();
    }

    // Get Data into Buffer
    uint8_t *buff = pBuffer;
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) *buff++ = *(uint8_t *)deviceaddress;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80017ec:	e008      	b.n	8001800 <io_nand_read_8b+0x228>
 80017ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f2:	1c59      	adds	r1, r3, #1
 80017f4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80017f6:	7812      	ldrb	r2, [r2, #0]
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017fc:	3301      	adds	r3, #1
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	429a      	cmp	r2, r3
 8001806:	d3f2      	bcc.n	80017ee <io_nand_read_8b+0x216>

    nandPort->State = HAL_NAND_STATE_READY;
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <io_nand_read_8b+0x250>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2201      	movs	r2, #1
 800180e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 8001812:	4b05      	ldr	r3, [pc, #20]	; (8001828 <io_nand_read_8b+0x250>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2200      	movs	r2, #0
 8001818:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3730      	adds	r7, #48	; 0x30
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000074 	.word	0x20000074
 800182c:	20001370 	.word	0x20001370
 8001830:	20000062 	.word	0x20000062
 8001834:	20000004 	.word	0x20000004
 8001838:	080116c8 	.word	0x080116c8
 800183c:	0800de40 	.word	0x0800de40

08001840 <io_nand_write_8b>:
//-----------------------------------------------------------------------------
uint32_t io_nand_write_8b(uint32_t addr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b090      	sub	sp, #64	; 0x40
 8001844:	af04      	add	r7, sp, #16
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	68f9      	ldr	r1, [r7, #12]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fe7f 	bl	8001558 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 800185a:	4b8a      	ldr	r3, [pc, #552]	; (8001a84 <io_nand_write_8b+0x244>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d101      	bne.n	800186c <io_nand_write_8b+0x2c>
 8001868:	2302      	movs	r3, #2
 800186a:	e107      	b.n	8001a7c <io_nand_write_8b+0x23c>

    __HAL_LOCK(nandPort);
 800186c:	4b85      	ldr	r3, [pc, #532]	; (8001a84 <io_nand_write_8b+0x244>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d101      	bne.n	800187c <io_nand_write_8b+0x3c>
 8001878:	2302      	movs	r3, #2
 800187a:	e0ff      	b.n	8001a7c <io_nand_write_8b+0x23c>
 800187c:	4b81      	ldr	r3, [pc, #516]	; (8001a84 <io_nand_write_8b+0x244>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2201      	movs	r2, #1
 8001882:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 8001886:	4b7f      	ldr	r3, [pc, #508]	; (8001a84 <io_nand_write_8b+0x244>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2202      	movs	r2, #2
 800188c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 8001890:	4b7d      	ldr	r3, [pc, #500]	; (8001a88 <io_nand_write_8b+0x248>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 8001896:	8abb      	ldrh	r3, [r7, #20]
 8001898:	4619      	mov	r1, r3
 800189a:	8b3b      	ldrh	r3, [r7, #24]
 800189c:	461a      	mov	r2, r3
 800189e:	8afb      	ldrh	r3, [r7, #22]
 80018a0:	4618      	mov	r0, r3
 80018a2:	4b78      	ldr	r3, [pc, #480]	; (8001a84 <io_nand_write_8b+0x244>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a8:	fb00 f303 	mul.w	r3, r0, r3
 80018ac:	4413      	add	r3, r2
 80018ae:	4a75      	ldr	r2, [pc, #468]	; (8001a84 <io_nand_write_8b+0x244>)
 80018b0:	6812      	ldr	r2, [r2, #0]
 80018b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80018b4:	fb02 f303 	mul.w	r3, r2, r3
 80018b8:	440b      	add	r3, r1
 80018ba:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 80018bc:	4b73      	ldr	r3, [pc, #460]	; (8001a8c <io_nand_write_8b+0x24c>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d911      	bls.n	80018e8 <io_nand_write_8b+0xa8>
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
    	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 80018c4:	8abb      	ldrh	r3, [r7, #20]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 80018c6:	461a      	mov	r2, r3
    	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 80018c8:	8afb      	ldrh	r3, [r7, #22]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 80018ca:	4619      	mov	r1, r3
    	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, eol);
 80018cc:	8b3b      	ldrh	r3, [r7, #24]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu%s",
 80018ce:	4618      	mov	r0, r3
 80018d0:	4b6f      	ldr	r3, [pc, #444]	; (8001a90 <io_nand_write_8b+0x250>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	9303      	str	r3, [sp, #12]
 80018d6:	9002      	str	r0, [sp, #8]
 80018d8:	9101      	str	r1, [sp, #4]
 80018da:	9200      	str	r2, [sp, #0]
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	4a6d      	ldr	r2, [pc, #436]	; (8001a94 <io_nand_write_8b+0x254>)
 80018e0:	496d      	ldr	r1, [pc, #436]	; (8001a98 <io_nand_write_8b+0x258>)
 80018e2:	2001      	movs	r0, #1
 80018e4:	f000 fc88 	bl	80021f8 <Report>

    /* Send write page command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80018e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018f2:	f3bf 8f4f 	dsb	sy
}
 80018f6:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
 80018f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018fe:	2280      	movs	r2, #128	; 0x80
 8001900:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001902:	f3bf 8f4f 	dsb	sy
}
 8001906:	bf00      	nop
    __DSB();

    /* Cards with page size <= 512 bytes */
    if (nandPort->Config.PageSize <= 512U) {
 8001908:	4b5e      	ldr	r3, [pc, #376]	; (8001a84 <io_nand_write_8b+0x244>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001912:	d830      	bhi.n	8001976 <io_nand_write_8b+0x136>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001920:	f3bf 8f4f 	dsb	sy
}
 8001924:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192c:	6a3a      	ldr	r2, [r7, #32]
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001932:	f3bf 8f4f 	dsb	sy
}
 8001936:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001938:	6a3b      	ldr	r3, [r7, #32]
 800193a:	0a1a      	lsrs	r2, r3, #8
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
    	__DSB();
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 800194c:	4b4d      	ldr	r3, [pc, #308]	; (8001a84 <io_nand_write_8b+0x244>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001952:	4a4c      	ldr	r2, [pc, #304]	; (8001a84 <io_nand_write_8b+0x244>)
 8001954:	6812      	ldr	r2, [r2, #0]
 8001956:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001958:	fb02 f303 	mul.w	r3, r2, r3
 800195c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001960:	d344      	bcc.n	80019ec <io_nand_write_8b+0x1ac>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001962:	6a3b      	ldr	r3, [r7, #32]
 8001964:	0c1a      	lsrs	r2, r3, #16
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001970:	f3bf 8f4f 	dsb	sy
}
 8001974:	e03a      	b.n	80019ec <io_nand_write_8b+0x1ac>
    		__DSB();
        }
    } else {/* (hnand->Config.PageSize) > 512 */
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001982:	f3bf 8f4f 	dsb	sy
}
 8001986:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	0a1a      	lsrs	r2, r3, #8
 800198c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001996:	f3bf 8f4f 	dsb	sy
}
 800199a:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a2:	6a3a      	ldr	r2, [r7, #32]
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019a8:	f3bf 8f4f 	dsb	sy
}
 80019ac:	bf00      	nop
    	__DSB();
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	0a1a      	lsrs	r2, r3, #8
 80019b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019bc:	f3bf 8f4f 	dsb	sy
}
 80019c0:	bf00      	nop
    	__DSB();
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 80019c2:	4b30      	ldr	r3, [pc, #192]	; (8001a84 <io_nand_write_8b+0x244>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c8:	4a2e      	ldr	r2, [pc, #184]	; (8001a84 <io_nand_write_8b+0x244>)
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019ce:	fb02 f303 	mul.w	r3, r2, r3
 80019d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019d6:	d309      	bcc.n	80019ec <io_nand_write_8b+0x1ac>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80019d8:	6a3b      	ldr	r3, [r7, #32]
 80019da:	0c1a      	lsrs	r2, r3, #16
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019e6:	f3bf 8f4f 	dsb	sy
}
 80019ea:	bf00      	nop
        }
    }


    /* Write data to memory */
    uint8_t *buff = pBuffer;
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) {
 80019f0:	2300      	movs	r3, #0
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80019f4:	e00b      	b.n	8001a0e <io_nand_write_8b+0x1ce>
    	*(__IO uint8_t *)deviceaddress = *buff++;
 80019f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a02:	f3bf 8f4f 	dsb	sy
}
 8001a06:	bf00      	nop
    for (uint32_t index = 0; index < size; index++) {
 8001a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d3ef      	bcc.n	80019f6 <io_nand_write_8b+0x1b6>
    	__DSB();
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1c:	2210      	movs	r2, #16
 8001a1e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a20:	f3bf 8f4f 	dsb	sy
}
 8001a24:	bf00      	nop
    __DSB();

    /* Read status until NAND is ready */
    uint32_t tickstart;
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 8001a26:	e016      	b.n	8001a56 <io_nand_write_8b+0x216>
        tickstart = HAL_GetTick();
 8001a28:	f002 ffe4 	bl	80049f4 <HAL_GetTick>
 8001a2c:	61f8      	str	r0, [r7, #28]
        if ((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 8001a2e:	f002 ffe1 	bl	80049f4 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a3c:	d90b      	bls.n	8001a56 <io_nand_write_8b+0x216>
        	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 8001a3e:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <io_nand_write_8b+0x244>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2203      	movs	r2, #3
 8001a44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        	__HAL_UNLOCK(nandPort);
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <io_nand_write_8b+0x244>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2020 	strb.w	r2, [r3, #32]
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e012      	b.n	8001a7c <io_nand_write_8b+0x23c>
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <io_nand_write_8b+0x244>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 f840 	bl	8005ae0 <HAL_NAND_Read_Status>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b40      	cmp	r3, #64	; 0x40
 8001a64:	d1e0      	bne.n	8001a28 <io_nand_write_8b+0x1e8>
        }
    }

    nandPort->State = HAL_NAND_STATE_READY;
 8001a66:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <io_nand_write_8b+0x244>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 8001a70:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <io_nand_write_8b+0x244>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3730      	adds	r7, #48	; 0x30
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000074 	.word	0x20000074
 8001a88:	20001370 	.word	0x20001370
 8001a8c:	20000062 	.word	0x20000062
 8001a90:	20000004 	.word	0x20000004
 8001a94:	080116d8 	.word	0x080116d8
 8001a98:	0800de40 	.word	0x0800de40

08001a9c <io_nand_erase_block>:
//-----------------------------------------------------------------------------
HAL_StatusTypeDef io_nand_erase_block(NAND_AddressTypeDef *pAddress)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af04      	add	r7, sp, #16
 8001aa2:	6078      	str	r0, [r7, #4]

	if (nandPort->State == HAL_NAND_STATE_BUSY) {
 8001aa4:	4b48      	ldr	r3, [pc, #288]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d101      	bne.n	8001ab6 <io_nand_erase_block+0x1a>

		return HAL_BUSY;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e084      	b.n	8001bc0 <io_nand_erase_block+0x124>

	} else if (nandPort->State == HAL_NAND_STATE_READY) {
 8001ab6:	4b44      	ldr	r3, [pc, #272]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d17c      	bne.n	8001bbe <io_nand_erase_block+0x122>

		__HAL_LOCK(nandPort);
 8001ac4:	4b40      	ldr	r3, [pc, #256]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d101      	bne.n	8001ad4 <io_nand_erase_block+0x38>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	e075      	b.n	8001bc0 <io_nand_erase_block+0x124>
 8001ad4:	4b3c      	ldr	r3, [pc, #240]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2020 	strb.w	r2, [r3, #32]
		nandPort->State = HAL_NAND_STATE_BUSY;
 8001ade:	4b3a      	ldr	r3, [pc, #232]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		uint32_t deviceaddress = devAdr;
 8001ae8:	4b38      	ldr	r3, [pc, #224]	; (8001bcc <io_nand_erase_block+0x130>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	60fb      	str	r3, [r7, #12]
		uint32_t nandaddress = ARRAY_ADDRESS(pAddress, nandPort);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	4619      	mov	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	889b      	ldrh	r3, [r3, #4]
 8001af8:	461a      	mov	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	885b      	ldrh	r3, [r3, #2]
 8001afe:	4618      	mov	r0, r3
 8001b00:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b06:	fb00 f303 	mul.w	r3, r0, r3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a2e      	ldr	r2, [pc, #184]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b12:	fb02 f303 	mul.w	r3, r2, r3
 8001b16:	440b      	add	r3, r1
 8001b18:	60bb      	str	r3, [r7, #8]


		if (dbg > logOn)
 8001b1a:	4b2d      	ldr	r3, [pc, #180]	; (8001bd0 <io_nand_erase_block+0x134>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d914      	bls.n	8001b4c <io_nand_erase_block+0xb0>
			Report(1, "[%s] nand_adr:0x%X page:%lu block:%lu plane:%lu%s",
					  __func__, nandaddress, pAddress->Page, pAddress->Block, pAddress->Plane, eol);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	881b      	ldrh	r3, [r3, #0]
			Report(1, "[%s] nand_adr:0x%X page:%lu block:%lu plane:%lu%s",
 8001b26:	461a      	mov	r2, r3
					  __func__, nandaddress, pAddress->Page, pAddress->Block, pAddress->Plane, eol);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	889b      	ldrh	r3, [r3, #4]
			Report(1, "[%s] nand_adr:0x%X page:%lu block:%lu plane:%lu%s",
 8001b2c:	4619      	mov	r1, r3
					  __func__, nandaddress, pAddress->Page, pAddress->Block, pAddress->Plane, eol);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	885b      	ldrh	r3, [r3, #2]
			Report(1, "[%s] nand_adr:0x%X page:%lu block:%lu plane:%lu%s",
 8001b32:	4618      	mov	r0, r3
 8001b34:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <io_nand_erase_block+0x138>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	9303      	str	r3, [sp, #12]
 8001b3a:	9002      	str	r0, [sp, #8]
 8001b3c:	9101      	str	r1, [sp, #4]
 8001b3e:	9200      	str	r2, [sp, #0]
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	4a25      	ldr	r2, [pc, #148]	; (8001bd8 <io_nand_erase_block+0x13c>)
 8001b44:	4925      	ldr	r1, [pc, #148]	; (8001bdc <io_nand_erase_block+0x140>)
 8001b46:	2001      	movs	r0, #1
 8001b48:	f000 fb56 	bl	80021f8 <Report>

		/* Send Erase block command sequence */
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b52:	2260      	movs	r2, #96	; 0x60
 8001b54:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b56:	f3bf 8f4f 	dsb	sy
}
 8001b5a:	bf00      	nop
		__DSB();
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b68:	f3bf 8f4f 	dsb	sy
}
 8001b6c:	bf00      	nop
		__DSB();
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	0a1a      	lsrs	r2, r3, #8
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b7c:	f3bf 8f4f 	dsb	sy
}
 8001b80:	bf00      	nop
		__DSB();
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	0c1a      	lsrs	r2, r3, #16
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b90:	f3bf 8f4f 	dsb	sy
}
 8001b94:	bf00      	nop
		__DSB();
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b9c:	22d0      	movs	r2, #208	; 0xd0
 8001b9e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba0:	f3bf 8f4f 	dsb	sy
}
 8001ba4:	bf00      	nop
		__DSB();

		nandPort->State = HAL_NAND_STATE_READY;
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		__HAL_UNLOCK(nandPort);
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <io_nand_erase_block+0x12c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2020 	strb.w	r2, [r3, #32]

		return HAL_ERROR;

	}

	return HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e000      	b.n	8001bc0 <io_nand_erase_block+0x124>
		return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000074 	.word	0x20000074
 8001bcc:	20001370 	.word	0x20001370
 8001bd0:	20000062 	.word	0x20000062
 8001bd4:	20000004 	.word	0x20000004
 8001bd8:	080116ec 	.word	0x080116ec
 8001bdc:	0800de7c 	.word	0x0800de7c

08001be0 <io_nand_read>:
//-----------------------------------------------------------------------------
uint32_t io_nand_read(uint32_t addr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]

	if (io_nand_read_8b(addr, buffer, size, 0) != HAL_OK) devError |= devNAND;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	68b9      	ldr	r1, [r7, #8]
 8001bf4:	68f8      	ldr	r0, [r7, #12]
 8001bf6:	f7ff fcef 	bl	80015d8 <io_nand_read_8b>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <io_nand_read+0x2e>
 8001c00:	4b05      	ldr	r3, [pc, #20]	; (8001c18 <io_nand_read+0x38>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	f043 0320 	orr.w	r3, r3, #32
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	4b03      	ldr	r3, [pc, #12]	; (8001c18 <io_nand_read+0x38>)
 8001c0c:	801a      	strh	r2, [r3, #0]
	//NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);
	//if (NAND_Read_Page_8b(nandPort, &Address, buffer, size, offset) != HAL_OK) devError |= devNAND;

    return 0;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000034c 	.word	0x2000034c

08001c1c <io_nand_write>:
//-----------------------------------------------------------------------------
uint32_t io_nand_write(uint32_t addr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]

	if (io_nand_write_8b(addr, buffer, size, offset) != HAL_OK) devError |= devNAND;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f7ff fe05 	bl	8001840 <io_nand_write_8b>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d006      	beq.n	8001c4a <io_nand_write+0x2e>
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <io_nand_write+0x38>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	f043 0320 	orr.w	r3, r3, #32
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <io_nand_write+0x38>)
 8001c48:	801a      	strh	r2, [r3, #0]

	return 0;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	2000034c 	.word	0x2000034c

08001c58 <io_nand_block_erase>:
//-----------------------------------------------------------------------------
void io_nand_block_erase(uint32_t addr)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
NAND_AddressTypeDef nans = io_uint32_to_flash_adr(addr);
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	6879      	ldr	r1, [r7, #4]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fc76 	bl	8001558 <io_uint32_to_flash_adr>

	if (io_nand_erase_block(&nans) != HAL_OK) devError |= devNAND;
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff13 	bl	8001a9c <io_nand_erase_block>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d006      	beq.n	8001c8a <io_nand_block_erase+0x32>
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <io_nand_block_erase+0x3c>)
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	f043 0320 	orr.w	r3, r3, #32
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <io_nand_block_erase+0x3c>)
 8001c88:	801a      	strh	r2, [r3, #0]
}
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2000034c 	.word	0x2000034c

08001c98 <get_qStat>:
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
static const char *get_qStat(osStatus_t osStat)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	switch (osStat) {
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	dc18      	bgt.n	8001cd8 <get_qStat+0x40>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f113 0f06 	cmn.w	r3, #6
 8001cac:	db2a      	blt.n	8001d04 <get_qStat+0x6c>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3306      	adds	r3, #6
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d826      	bhi.n	8001d04 <get_qStat+0x6c>
 8001cb6:	a201      	add	r2, pc, #4	; (adr r2, 8001cbc <get_qStat+0x24>)
 8001cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cbc:	08001cfd 	.word	0x08001cfd
 8001cc0:	08001cf9 	.word	0x08001cf9
 8001cc4:	08001cf5 	.word	0x08001cf5
 8001cc8:	08001cf1 	.word	0x08001cf1
 8001ccc:	08001ced 	.word	0x08001ced
 8001cd0:	08001ce9 	.word	0x08001ce9
 8001cd4:	08001ce5 	.word	0x08001ce5
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00e      	beq.n	8001d00 <get_qStat+0x68>
 8001ce2:	e00f      	b.n	8001d04 <get_qStat+0x6c>
		case 0:
			return "osOK";//                      =  0,         ///< Operation completed successfully.
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <get_qStat+0x7c>)
 8001ce6:	e00e      	b.n	8001d06 <get_qStat+0x6e>
		case -1:
			return "osError";//                   = -1,         ///< Unspecified RTOS error: run-time error but no other error message fits.
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <get_qStat+0x80>)
 8001cea:	e00c      	b.n	8001d06 <get_qStat+0x6e>
		case -2:
			return "osErrorTimeout";//            = -2,         ///< Operation not completed within the timeout period.
 8001cec:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <get_qStat+0x84>)
 8001cee:	e00a      	b.n	8001d06 <get_qStat+0x6e>
		case -3:
			return "osErrorResource";//           = -3,         ///< Resource not available.
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <get_qStat+0x88>)
 8001cf2:	e008      	b.n	8001d06 <get_qStat+0x6e>
		case -4:
			return "osErrorParameter";//          = -4,         ///< Parameter error.
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <get_qStat+0x8c>)
 8001cf6:	e006      	b.n	8001d06 <get_qStat+0x6e>
		case -5:
			return "osErrorNoMemory";//           = -5,         ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <get_qStat+0x90>)
 8001cfa:	e004      	b.n	8001d06 <get_qStat+0x6e>
		case -6:
			return "osErrorISR";//                = -6,         ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <get_qStat+0x94>)
 8001cfe:	e002      	b.n	8001d06 <get_qStat+0x6e>
		case 0x7FFFFFFF:
			return "osStatusReserved";//          = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <get_qStat+0x98>)
 8001d02:	e000      	b.n	8001d06 <get_qStat+0x6e>
	}

	return "UnknownError";
 8001d04:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <get_qStat+0x9c>)
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	0800deb0 	.word	0x0800deb0
 8001d18:	0800deb8 	.word	0x0800deb8
 8001d1c:	0800dec0 	.word	0x0800dec0
 8001d20:	0800ded0 	.word	0x0800ded0
 8001d24:	0800dee0 	.word	0x0800dee0
 8001d28:	0800def4 	.word	0x0800def4
 8001d2c:	0800df04 	.word	0x0800df04
 8001d30:	0800df10 	.word	0x0800df10
 8001d34:	0800df24 	.word	0x0800df24

08001d38 <get_logName>:
//-----------------------------------------------------------------------------
static const char *get_logName(uint8_t lg)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	switch (lg) {
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d00a      	beq.n	8001d5e <get_logName+0x26>
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	dc0a      	bgt.n	8001d62 <get_logName+0x2a>
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d002      	beq.n	8001d56 <get_logName+0x1e>
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d002      	beq.n	8001d5a <get_logName+0x22>
 8001d54:	e005      	b.n	8001d62 <get_logName+0x2a>
		case logOff:
			return "logOff";
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <get_logName+0x38>)
 8001d58:	e004      	b.n	8001d64 <get_logName+0x2c>
		case logOn:
			return "logOn";
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <get_logName+0x3c>)
 8001d5c:	e002      	b.n	8001d64 <get_logName+0x2c>
		case logDump:
			return "logDump";
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <get_logName+0x40>)
 8001d60:	e000      	b.n	8001d64 <get_logName+0x2c>
	}

	return "???";
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <get_logName+0x44>)
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	0800df34 	.word	0x0800df34
 8001d74:	0800df3c 	.word	0x0800df3c
 8001d78:	0800df44 	.word	0x0800df44
 8001d7c:	0800df4c 	.word	0x0800df4c

08001d80 <hex2bin>:
//-----------------------------------------------------------------------------
//        hex-     uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 8001d8c:	2330      	movs	r3, #48	; 0x30
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	2300      	movs	r3, #0
 8001d96:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 8001d9c:	78fb      	ldrb	r3, [r7, #3]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <hex2bin+0x28>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d101      	bne.n	8001dac <hex2bin+0x2c>
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	e0b2      	b.n	8001f12 <hex2bin+0x192>
    if (len > 8) len = 8;
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	d901      	bls.n	8001db6 <hex2bin+0x36>
 8001db2:	2308      	movs	r3, #8
 8001db4:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 8001db6:	78fb      	ldrb	r3, [r7, #3]
 8001db8:	f1c3 0308 	rsb	r3, r3, #8
 8001dbc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 8001dc0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dc4:	f107 0210 	add.w	r2, r7, #16
 8001dc8:	4413      	add	r3, r2
 8001dca:	78fa      	ldrb	r2, [r7, #3]
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f00a fd7c 	bl	800c8cc <memcpy>

    k = j = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001dda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001dde:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 8001de2:	e090      	b.n	8001f06 <hex2bin+0x186>
        jk = j + 2;
 8001de4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001de8:	3302      	adds	r3, #2
 8001dea:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 8001dec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001df0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001df4:	e066      	b.n	8001ec4 <hex2bin+0x144>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 8001df6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dfa:	3328      	adds	r3, #40	; 0x28
 8001dfc:	443b      	add	r3, r7
 8001dfe:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e02:	2b2f      	cmp	r3, #47	; 0x2f
 8001e04:	d918      	bls.n	8001e38 <hex2bin+0xb8>
 8001e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e0a:	3328      	adds	r3, #40	; 0x28
 8001e0c:	443b      	add	r3, r7
 8001e0e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e12:	2b39      	cmp	r3, #57	; 0x39
 8001e14:	d810      	bhi.n	8001e38 <hex2bin+0xb8>
 8001e16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e1a:	3328      	adds	r3, #40	; 0x28
 8001e1c:	443b      	add	r3, r7
 8001e1e:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001e22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	3a30      	subs	r2, #48	; 0x30
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	3328      	adds	r3, #40	; 0x28
 8001e30:	443b      	add	r3, r7
 8001e32:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8001e36:	e040      	b.n	8001eba <hex2bin+0x13a>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 8001e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e3c:	3328      	adds	r3, #40	; 0x28
 8001e3e:	443b      	add	r3, r7
 8001e40:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e44:	2b60      	cmp	r3, #96	; 0x60
 8001e46:	d918      	bls.n	8001e7a <hex2bin+0xfa>
 8001e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e4c:	3328      	adds	r3, #40	; 0x28
 8001e4e:	443b      	add	r3, r7
 8001e50:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e54:	2b66      	cmp	r3, #102	; 0x66
 8001e56:	d810      	bhi.n	8001e7a <hex2bin+0xfa>
 8001e58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e5c:	3328      	adds	r3, #40	; 0x28
 8001e5e:	443b      	add	r3, r7
 8001e60:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001e64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	3a57      	subs	r2, #87	; 0x57
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	3328      	adds	r3, #40	; 0x28
 8001e72:	443b      	add	r3, r7
 8001e74:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8001e78:	e01f      	b.n	8001eba <hex2bin+0x13a>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 8001e7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e7e:	3328      	adds	r3, #40	; 0x28
 8001e80:	443b      	add	r3, r7
 8001e82:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e86:	2b40      	cmp	r3, #64	; 0x40
 8001e88:	d917      	bls.n	8001eba <hex2bin+0x13a>
 8001e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e8e:	3328      	adds	r3, #40	; 0x28
 8001e90:	443b      	add	r3, r7
 8001e92:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e96:	2b46      	cmp	r3, #70	; 0x46
 8001e98:	d80f      	bhi.n	8001eba <hex2bin+0x13a>
 8001e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e9e:	3328      	adds	r3, #40	; 0x28
 8001ea0:	443b      	add	r3, r7
 8001ea2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	3a37      	subs	r2, #55	; 0x37
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	3328      	adds	r3, #40	; 0x28
 8001eb4:	443b      	add	r3, r7
 8001eb6:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 8001eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ec4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001ec8:	7ffb      	ldrb	r3, [r7, #31]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d393      	bcc.n	8001df6 <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 8001ece:	7b3b      	ldrb	r3, [r7, #12]
 8001ed0:	011a      	lsls	r2, r3, #4
 8001ed2:	7b7b      	ldrb	r3, [r7, #13]
 8001ed4:	f003 030f 	and.w	r3, r3, #15
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 8001edc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001ee0:	f1c3 0303 	rsb	r3, r3, #3
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	6a3a      	ldr	r2, [r7, #32]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	623b      	str	r3, [r7, #32]
        k++;
 8001ef2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 8001efc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001f00:	3302      	adds	r3, #2
 8001f02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 8001f06:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	f67f af6a 	bls.w	8001de4 <hex2bin+0x64>
    }

    return ret;
 8001f10:	6a3b      	ldr	r3, [r7, #32]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3728      	adds	r7, #40	; 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
	if (on)
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <errLedOn+0x1e>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);//LED ON
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f32:	4807      	ldr	r0, [pc, #28]	; (8001f50 <errLedOn+0x34>)
 8001f34:	f003 fc0e 	bl	8005754 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
}
 8001f38:	e005      	b.n	8001f46 <errLedOn+0x2a>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f40:	4803      	ldr	r0, [pc, #12]	; (8001f50 <errLedOn+0x34>)
 8001f42:	f003 fc07 	bl	8005754 <HAL_GPIO_WritePin>
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40020c00 	.word	0x40020c00

08001f54 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
	return secCounter;
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <get_secCounter+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000350 	.word	0x20000350

08001f6c <inc_secCounter>:
//-----------------------------------------------------------------------------
void inc_secCounter()
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
	secCounter++;
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <inc_secCounter+0x18>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	3301      	adds	r3, #1
 8001f76:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <inc_secCounter+0x18>)
 8001f78:	6013      	str	r3, [r2, #0]
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	20000350 	.word	0x20000350

08001f88 <get_msCounter>:
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	return msCounter;
 8001f8c:	4b04      	ldr	r3, [pc, #16]	; (8001fa0 <get_msCounter+0x18>)
 8001f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	20000358 	.word	0x20000358

08001fa4 <inc_msCounter>:
//-----------------------------------------------------------------------------
void inc_msCounter()
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
	msCounter++;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <inc_msCounter+0x20>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	1c50      	adds	r0, r2, #1
 8001fb0:	f143 0100 	adc.w	r1, r3, #0
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <inc_msCounter+0x20>)
 8001fb6:	e9c3 0100 	strd	r0, r1, [r3]
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	20000358 	.word	0x20000358

08001fc8 <get_tmr>:
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8001fd0:	f7ff ffc0 	bl	8001f54 <get_secCounter>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 8001fea:	f7ff ffb3 	bl	8001f54 <get_secCounter>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	bf94      	ite	ls
 8001ff6:	2301      	movls	r3, #1
 8001ff8:	2300      	movhi	r3, #0
 8001ffa:	b2db      	uxtb	r3, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <set_Date>:
{
	return (get_msCounter() >= hs ? true : false);
}
//-----------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b094      	sub	sp, #80	; 0x50
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	2000      	movs	r0, #0
 8002010:	460a      	mov	r2, r1
 8002012:	4603      	mov	r3, r0
 8002014:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8002018:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800201c:	f107 0320 	add.w	r3, r7, #32
 8002020:	4611      	mov	r1, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f00a fb76 	bl	800c714 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8002028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800202a:	b2db      	uxtb	r3, r3
 800202c:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 800202e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002030:	b2db      	uxtb	r3, r3
 8002032:	3301      	adds	r3, #1
 8002034:	b2db      	uxtb	r3, r3
 8002036:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8002038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800203a:	b2db      	uxtb	r3, r3
 800203c:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 800203e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002040:	b2db      	uxtb	r3, r3
 8002042:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8002044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002046:	b2da      	uxtb	r2, r3
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <set_Date+0xb0>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4413      	add	r3, r2
 800204e:	b2db      	uxtb	r3, r3
 8002050:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8002052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002054:	b2db      	uxtb	r3, r3
 8002056:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8002058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800205a:	b2db      	uxtb	r3, r3
 800205c:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800205e:	f107 030c 	add.w	r3, r7, #12
 8002062:	2200      	movs	r2, #0
 8002064:	4619      	mov	r1, r3
 8002066:	4814      	ldr	r0, [pc, #80]	; (80020b8 <set_Date+0xb4>)
 8002068:	f004 fb82 	bl	8006770 <HAL_RTC_SetTime>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <set_Date+0x7e>
 8002072:	4b12      	ldr	r3, [pc, #72]	; (80020bc <set_Date+0xb8>)
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	f043 0308 	orr.w	r3, r3, #8
 800207a:	b29a      	uxth	r2, r3
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <set_Date+0xb8>)
 800207e:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8002080:	e014      	b.n	80020ac <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002082:	f107 0308 	add.w	r3, r7, #8
 8002086:	2200      	movs	r2, #0
 8002088:	4619      	mov	r1, r3
 800208a:	480b      	ldr	r0, [pc, #44]	; (80020b8 <set_Date+0xb4>)
 800208c:	f004 fc68 	bl	8006960 <HAL_RTC_SetDate>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d007      	beq.n	80020a6 <set_Date+0xa2>
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <set_Date+0xb8>)
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	f043 0308 	orr.w	r3, r3, #8
 800209e:	b29a      	uxth	r2, r3
 80020a0:	4b06      	ldr	r3, [pc, #24]	; (80020bc <set_Date+0xb8>)
 80020a2:	801a      	strh	r2, [r3, #0]
}
 80020a4:	e002      	b.n	80020ac <set_Date+0xa8>
			setDate = true;
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <set_Date+0xbc>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	3750      	adds	r7, #80	; 0x50
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20001365 	.word	0x20001365
 80020b8:	2000013c 	.word	0x2000013c
 80020bc:	2000034c 	.word	0x2000034c
 80020c0:	20001364 	.word	0x20001364

080020c4 <sec2str>:

	return ep;
}
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b093      	sub	sp, #76	; 0x4c
 80020c8:	af04      	add	r7, sp, #16
 80020ca:	6078      	str	r0, [r7, #4]
int ret = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 80020d0:	4b40      	ldr	r3, [pc, #256]	; (80021d4 <sec2str+0x110>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	f083 0301 	eor.w	r3, r3, #1
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d040      	beq.n	8002160 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 80020de:	f7ff ff39 	bl	8001f54 <get_secCounter>
 80020e2:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 80020e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e6:	4a3c      	ldr	r2, [pc, #240]	; (80021d8 <sec2str+0x114>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	0c1b      	lsrs	r3, r3, #16
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 80020f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f2:	4a39      	ldr	r2, [pc, #228]	; (80021d8 <sec2str+0x114>)
 80020f4:	fba2 1203 	umull	r1, r2, r2, r3
 80020f8:	0c12      	lsrs	r2, r2, #16
 80020fa:	4938      	ldr	r1, [pc, #224]	; (80021dc <sec2str+0x118>)
 80020fc:	fb01 f202 	mul.w	r2, r1, r2
 8002100:	1a9b      	subs	r3, r3, r2
 8002102:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8002104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002106:	4a36      	ldr	r2, [pc, #216]	; (80021e0 <sec2str+0x11c>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	0adb      	lsrs	r3, r3, #11
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8002110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002112:	4a33      	ldr	r2, [pc, #204]	; (80021e0 <sec2str+0x11c>)
 8002114:	fba2 1203 	umull	r1, r2, r2, r3
 8002118:	0ad2      	lsrs	r2, r2, #11
 800211a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800211e:	fb01 f202 	mul.w	r2, r1, r2
 8002122:	1a9b      	subs	r3, r3, r2
 8002124:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8002126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002128:	4a2e      	ldr	r2, [pc, #184]	; (80021e4 <sec2str+0x120>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	095b      	lsrs	r3, r3, #5
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8002132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002134:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <sec2str+0x120>)
 8002136:	fba3 1302 	umull	r1, r3, r3, r2
 800213a:	0959      	lsrs	r1, r3, #5
 800213c:	460b      	mov	r3, r1
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	1a5b      	subs	r3, r3, r1
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002152:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002154:	4924      	ldr	r1, [pc, #144]	; (80021e8 <sec2str+0x124>)
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f00b f844 	bl	800d1e4 <siprintf>
 800215c:	6378      	str	r0, [r7, #52]	; 0x34
 800215e:	e034      	b.n	80021ca <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8002160:	f107 030c 	add.w	r3, r7, #12
 8002164:	2200      	movs	r2, #0
 8002166:	4619      	mov	r1, r3
 8002168:	4820      	ldr	r0, [pc, #128]	; (80021ec <sec2str+0x128>)
 800216a:	f004 fc7d 	bl	8006a68 <HAL_RTC_GetDate>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d007      	beq.n	8002184 <sec2str+0xc0>
 8002174:	4b1e      	ldr	r3, [pc, #120]	; (80021f0 <sec2str+0x12c>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	f043 0308 	orr.w	r3, r3, #8
 800217c:	b29a      	uxth	r2, r3
 800217e:	4b1c      	ldr	r3, [pc, #112]	; (80021f0 <sec2str+0x12c>)
 8002180:	801a      	strh	r2, [r3, #0]
 8002182:	e022      	b.n	80021ca <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8002184:	f107 0310 	add.w	r3, r7, #16
 8002188:	2200      	movs	r2, #0
 800218a:	4619      	mov	r1, r3
 800218c:	4817      	ldr	r0, [pc, #92]	; (80021ec <sec2str+0x128>)
 800218e:	f004 fb89 	bl	80068a4 <HAL_RTC_GetTime>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d007      	beq.n	80021a8 <sec2str+0xe4>
 8002198:	4b15      	ldr	r3, [pc, #84]	; (80021f0 <sec2str+0x12c>)
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <sec2str+0x12c>)
 80021a4:	801a      	strh	r2, [r3, #0]
 80021a6:	e010      	b.n	80021ca <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 80021a8:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80021aa:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 80021ac:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80021ae:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 80021b0:	7c3b      	ldrb	r3, [r7, #16]
 80021b2:	7c7a      	ldrb	r2, [r7, #17]
 80021b4:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80021b6:	9102      	str	r1, [sp, #8]
 80021b8:	9201      	str	r2, [sp, #4]
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	4623      	mov	r3, r4
 80021be:	4602      	mov	r2, r0
 80021c0:	490c      	ldr	r1, [pc, #48]	; (80021f4 <sec2str+0x130>)
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f00b f80e 	bl	800d1e4 <siprintf>
 80021c8:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 80021ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	373c      	adds	r7, #60	; 0x3c
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd90      	pop	{r4, r7, pc}
 80021d4:	20001364 	.word	0x20001364
 80021d8:	c22e4507 	.word	0xc22e4507
 80021dc:	00015180 	.word	0x00015180
 80021e0:	91a2b3c5 	.word	0x91a2b3c5
 80021e4:	88888889 	.word	0x88888889
 80021e8:	0800df50 	.word	0x0800df50
 80021ec:	2000013c 	.word	0x2000013c
 80021f0:	2000034c 	.word	0x2000034c
 80021f4:	0800df68 	.word	0x0800df68

080021f8 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(const uint8_t addTime, const char *fmt, ...)
{
 80021f8:	b40e      	push	{r1, r2, r3}
 80021fa:	b590      	push	{r4, r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	71fb      	strb	r3, [r7, #7]
va_list args;
size_t len = MAX_UART_BUF;
 8002204:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002208:	613b      	str	r3, [r7, #16]
int dl = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
char *buf = &txBuf[0];
 800220e:	4b27      	ldr	r3, [pc, #156]	; (80022ac <Report+0xb4>)
 8002210:	60fb      	str	r3, [r7, #12]

	*buf = '\0';
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d010      	beq.n	8002240 <Report+0x48>
		dl = sec2str(buf);
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f7ff ff50 	bl	80020c4 <sec2str>
 8002224:	6178      	str	r0, [r7, #20]
		strcat(buf, " | ");
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f7fd ffd2 	bl	80001d0 <strlen>
 800222c:	4603      	mov	r3, r0
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4413      	add	r3, r2
 8002234:	4a1e      	ldr	r2, [pc, #120]	; (80022b0 <Report+0xb8>)
 8002236:	6810      	ldr	r0, [r2, #0]
 8002238:	6018      	str	r0, [r3, #0]
		dl += 3;
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	3303      	adds	r3, #3
 800223e:	617b      	str	r3, [r7, #20]
	}

	va_start(args, fmt);
 8002240:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002244:	60bb      	str	r3, [r7, #8]
	vsnprintf(buf + dl, len - dl, fmt, args);
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	18d0      	adds	r0, r2, r3
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	1ad1      	subs	r1, r2, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002256:	f00b f92d 	bl	800d4b4 <vsniprintf>

	uartRdy = false;
 800225a:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <Report+0xbc>)
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(logPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8002260:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <Report+0xc0>)
 8002262:	681c      	ldr	r4, [r3, #0]
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f7fd ffb3 	bl	80001d0 <strlen>
 800226a:	4603      	mov	r3, r0
 800226c:	b29b      	uxth	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	68f9      	ldr	r1, [r7, #12]
 8002272:	4620      	mov	r0, r4
 8002274:	f005 fef4 	bl	8008060 <HAL_UART_Transmit_DMA>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d006      	beq.n	800228c <Report+0x94>
 800227e:	4b0f      	ldr	r3, [pc, #60]	; (80022bc <Report+0xc4>)
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <Report+0xc4>)
 800228a:	801a      	strh	r2, [r3, #0]
	while (!uartRdy) {} //HAL_Delay(1)
 800228c:	bf00      	nop
 800228e:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <Report+0xbc>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	f083 0301 	eor.w	r3, r3, #1
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f8      	bne.n	800228e <Report+0x96>

	va_end(args);

	return 0;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80022a8:	b003      	add	sp, #12
 80022aa:	4770      	bx	lr
 80022ac:	20000360 	.word	0x20000360
 80022b0:	0800df84 	.word	0x0800df84
 80022b4:	20000060 	.word	0x20000060
 80022b8:	20000070 	.word	0x20000070
 80022bc:	2000034c 	.word	0x2000034c

080022c0 <HAL_UART_RxCpltCallback>:


#endif
//------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b090      	sub	sp, #64	; 0x40
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// logPort - log
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4aad      	ldr	r2, [pc, #692]	; (8002584 <HAL_UART_RxCpltCallback+0x2c4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	f040 8265 	bne.w	800279e <HAL_UART_RxCpltCallback+0x4de>

		rxBuf[ruk++] = (char)rxByte;
 80022d4:	4bac      	ldr	r3, [pc, #688]	; (8002588 <HAL_UART_RxCpltCallback+0x2c8>)
 80022d6:	881b      	ldrh	r3, [r3, #0]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	b291      	uxth	r1, r2
 80022dc:	4aaa      	ldr	r2, [pc, #680]	; (8002588 <HAL_UART_RxCpltCallback+0x2c8>)
 80022de:	8011      	strh	r1, [r2, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4baa      	ldr	r3, [pc, #680]	; (800258c <HAL_UART_RxCpltCallback+0x2cc>)
 80022e4:	7819      	ldrb	r1, [r3, #0]
 80022e6:	4baa      	ldr	r3, [pc, #680]	; (8002590 <HAL_UART_RxCpltCallback+0x2d0>)
 80022e8:	5499      	strb	r1, [r3, r2]

		if (rxByte == 0x0a) {//end of line
 80022ea:	4ba8      	ldr	r3, [pc, #672]	; (800258c <HAL_UART_RxCpltCallback+0x2cc>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b0a      	cmp	r3, #10
 80022f0:	f040 8250 	bne.w	8002794 <HAL_UART_RxCpltCallback+0x4d4>
			rxBuf[--ruk] = '\0';
 80022f4:	4ba4      	ldr	r3, [pc, #656]	; (8002588 <HAL_UART_RxCpltCallback+0x2c8>)
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4ba2      	ldr	r3, [pc, #648]	; (8002588 <HAL_UART_RxCpltCallback+0x2c8>)
 80022fe:	801a      	strh	r2, [r3, #0]
 8002300:	4ba1      	ldr	r3, [pc, #644]	; (8002588 <HAL_UART_RxCpltCallback+0x2c8>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	4ba2      	ldr	r3, [pc, #648]	; (8002590 <HAL_UART_RxCpltCallback+0x2d0>)
 8002308:	2100      	movs	r1, #0
 800230a:	5499      	strb	r1, [r3, r2]
			char *uk = NULL;
 800230c:	2300      	movs	r3, #0
 800230e:	63fb      	str	r3, [r7, #60]	; 0x3c
			bool check = false;
 8002310:	2300      	movs	r3, #0
 8002312:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			cmd_flag = 0;
 8002316:	4b9f      	ldr	r3, [pc, #636]	; (8002594 <HAL_UART_RxCpltCallback+0x2d4>)
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
			s_qcmd qcmd = {0};
 800231c:	2300      	movs	r3, #0
 800231e:	83bb      	strh	r3, [r7, #28]
			if (strlen(rxBuf) >= 4) {
 8002320:	489b      	ldr	r0, [pc, #620]	; (8002590 <HAL_UART_RxCpltCallback+0x2d0>)
 8002322:	f7fd ff55 	bl	80001d0 <strlen>
 8002326:	4603      	mov	r3, r0
 8002328:	2b03      	cmp	r3, #3
 800232a:	f240 822d 	bls.w	8002788 <HAL_UART_RxCpltCallback+0x4c8>
				int8_t idx = -1;
 800232e:	23ff      	movs	r3, #255	; 0xff
 8002330:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8002334:	2300      	movs	r3, #0
 8002336:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800233a:	e018      	b.n	800236e <HAL_UART_RxCpltCallback+0xae>
					if ((uk = strstr(rxBuf, s_cmds[i]))) {//const char *s_cmds ="restart"
 800233c:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002340:	4a95      	ldr	r2, [pc, #596]	; (8002598 <HAL_UART_RxCpltCallback+0x2d8>)
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	4619      	mov	r1, r3
 8002348:	4891      	ldr	r0, [pc, #580]	; (8002590 <HAL_UART_RxCpltCallback+0x2d0>)
 800234a:	f00a ffe5 	bl	800d318 <strstr>
 800234e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002352:	2b00      	cmp	r3, #0
 8002354:	d004      	beq.n	8002360 <HAL_UART_RxCpltCallback+0xa0>
														  //"erase:"
														  //"check:"
														  //"log:"
														  //"info"
						  	  	  	  	  	  	  	  	  //"help"
						idx = i;
 8002356:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800235a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
						break;
 800235e:	e00a      	b.n	8002376 <HAL_UART_RxCpltCallback+0xb6>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8002360:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002364:	b2db      	uxtb	r3, r3
 8002366:	3301      	adds	r3, #1
 8002368:	b2db      	uxtb	r3, r3
 800236a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800236e:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002372:	2b0a      	cmp	r3, #10
 8002374:	dde2      	ble.n	800233c <HAL_UART_RxCpltCallback+0x7c>
					}
				}
				if ((uk == rxBuf) && (idx != -1)) {
 8002376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002378:	4a85      	ldr	r2, [pc, #532]	; (8002590 <HAL_UART_RxCpltCallback+0x2d0>)
 800237a:	4293      	cmp	r3, r2
 800237c:	f040 8204 	bne.w	8002788 <HAL_UART_RxCpltCallback+0x4c8>
 8002380:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002388:	f000 81fe 	beq.w	8002788 <HAL_UART_RxCpltCallback+0x4c8>
					nandLen = MAX_LEN_DATA;//256;
 800238c:	4b83      	ldr	r3, [pc, #524]	; (800259c <HAL_UART_RxCpltCallback+0x2dc>)
 800238e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002392:	801a      	strh	r2, [r3, #0]
					uk += strlen(s_cmds[idx]);
 8002394:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002398:	4a7f      	ldr	r2, [pc, #508]	; (8002598 <HAL_UART_RxCpltCallback+0x2d8>)
 800239a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fd ff16 	bl	80001d0 <strlen>
 80023a4:	4602      	mov	r2, r0
 80023a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023a8:	4413      	add	r3, r2
 80023aa:	63fb      	str	r3, [r7, #60]	; 0x3c
					char *uki = NULL, *uke = NULL, *ukb = NULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	637b      	str	r3, [r7, #52]	; 0x34
 80023b0:	2300      	movs	r3, #0
 80023b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80023b4:	2300      	movs	r3, #0
 80023b6:	633b      	str	r3, [r7, #48]	; 0x30
					switch (idx) {
 80023b8:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 80023bc:	2b0a      	cmp	r3, #10
 80023be:	f200 81a6 	bhi.w	800270e <HAL_UART_RxCpltCallback+0x44e>
 80023c2:	a201      	add	r2, pc, #4	; (adr r2, 80023c8 <HAL_UART_RxCpltCallback+0x108>)
 80023c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c8:	080023f5 	.word	0x080023f5
 80023cc:	080023fd 	.word	0x080023fd
 80023d0:	08002455 	.word	0x08002455
 80023d4:	080024d1 	.word	0x080024d1
 80023d8:	080024f1 	.word	0x080024f1
 80023dc:	0800265d 	.word	0x0800265d
 80023e0:	08002693 	.word	0x08002693
 80023e4:	080026b5 	.word	0x080026b5
 80023e8:	080023f5 	.word	0x080023f5
 80023ec:	080023f5 	.word	0x080023f5
 80023f0:	080023f5 	.word	0x080023f5
						case cmdHelp:
						case cmdInfo:
						case cmdRestart:
						case cmdMem:
							cmd_flag = 1;
 80023f4:	4b67      	ldr	r3, [pc, #412]	; (8002594 <HAL_UART_RxCpltCallback+0x2d4>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	701a      	strb	r2, [r3, #0]
						break;
 80023fa:	e188      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						case cmdEpoch:
							if (strlen(uk) < 10) {
 80023fc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80023fe:	f7fd fee7 	bl	80001d0 <strlen>
 8002402:	4603      	mov	r3, r0
 8002404:	2b09      	cmp	r3, #9
 8002406:	d802      	bhi.n	800240e <HAL_UART_RxCpltCallback+0x14e>
								qcmd.attr = 1;
 8002408:	2301      	movs	r3, #1
 800240a:	777b      	strb	r3, [r7, #29]
 800240c:	e01e      	b.n	800244c <HAL_UART_RxCpltCallback+0x18c>
							} else {
								uki = strchr(uk, ':');
 800240e:	213a      	movs	r1, #58	; 0x3a
 8002410:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002412:	f00a ff59 	bl	800d2c8 <strchr>
 8002416:	6378      	str	r0, [r7, #52]	; 0x34
								if (uki) {
 8002418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00c      	beq.n	8002438 <HAL_UART_RxCpltCallback+0x178>
									tZone = (uint8_t)atol(uki + 1);
 800241e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002420:	3301      	adds	r3, #1
 8002422:	4618      	mov	r0, r3
 8002424:	f00a f86e 	bl	800c504 <atol>
 8002428:	4603      	mov	r3, r0
 800242a:	b2da      	uxtb	r2, r3
 800242c:	4b5c      	ldr	r3, [pc, #368]	; (80025a0 <HAL_UART_RxCpltCallback+0x2e0>)
 800242e:	701a      	strb	r2, [r3, #0]
									*uki = '\0';
 8002430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e002      	b.n	800243e <HAL_UART_RxCpltCallback+0x17e>
								} else {
									tZone = 0;
 8002438:	4b59      	ldr	r3, [pc, #356]	; (80025a0 <HAL_UART_RxCpltCallback+0x2e0>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
								}
								epoch = (uint32_t)atol(uk);
 800243e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002440:	f00a f860 	bl	800c504 <atol>
 8002444:	4603      	mov	r3, r0
 8002446:	461a      	mov	r2, r3
 8002448:	4b56      	ldr	r3, [pc, #344]	; (80025a4 <HAL_UART_RxCpltCallback+0x2e4>)
 800244a:	601a      	str	r2, [r3, #0]
							}
							cmd_flag = 1;
 800244c:	4b51      	ldr	r3, [pc, #324]	; (8002594 <HAL_UART_RxCpltCallback+0x2d4>)
 800244e:	2201      	movs	r2, #1
 8002450:	701a      	strb	r2, [r3, #0]
						break;
 8002452:	e15c      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						case cmdRead://"read:0x4549ABBB:256";
							uki = strchr(uk, ':');
 8002454:	213a      	movs	r1, #58	; 0x3a
 8002456:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002458:	f00a ff36 	bl	800d2c8 <strchr>
 800245c:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 800245e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00b      	beq.n	800247c <HAL_UART_RxCpltCallback+0x1bc>
								nandLen = atol(uki + 1);
 8002464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002466:	3301      	adds	r3, #1
 8002468:	4618      	mov	r0, r3
 800246a:	f00a f84b 	bl	800c504 <atol>
 800246e:	4603      	mov	r3, r0
 8002470:	b29a      	uxth	r2, r3
 8002472:	4b4a      	ldr	r3, [pc, #296]	; (800259c <HAL_UART_RxCpltCallback+0x2dc>)
 8002474:	801a      	strh	r2, [r3, #0]
								*uki = '\0';
 8002476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002478:	2200      	movs	r2, #0
 800247a:	701a      	strb	r2, [r3, #0]
							}
							uki = strstr(uk, "0x");
 800247c:	494a      	ldr	r1, [pc, #296]	; (80025a8 <HAL_UART_RxCpltCallback+0x2e8>)
 800247e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002480:	f00a ff4a 	bl	800d318 <strstr>
 8002484:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00f      	beq.n	80024ac <HAL_UART_RxCpltCallback+0x1ec>
								uki += 2;
 800248c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800248e:	3302      	adds	r3, #2
 8002490:	637b      	str	r3, [r7, #52]	; 0x34
								nandAdr = hex2bin(uki, strlen(uki));
 8002492:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002494:	f7fd fe9c 	bl	80001d0 <strlen>
 8002498:	4603      	mov	r3, r0
 800249a:	b2db      	uxtb	r3, r3
 800249c:	4619      	mov	r1, r3
 800249e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80024a0:	f7ff fc6e 	bl	8001d80 <hex2bin>
 80024a4:	4603      	mov	r3, r0
 80024a6:	4a41      	ldr	r2, [pc, #260]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e006      	b.n	80024ba <HAL_UART_RxCpltCallback+0x1fa>
							} else {
								nandAdr = atol(uk);
 80024ac:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80024ae:	f00a f829 	bl	800c504 <atol>
 80024b2:	4603      	mov	r3, r0
 80024b4:	461a      	mov	r2, r3
 80024b6:	4b3d      	ldr	r3, [pc, #244]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024b8:	601a      	str	r2, [r3, #0]
							}
							nandAdr += devAdr;
 80024ba:	4b3c      	ldr	r3, [pc, #240]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4b3c      	ldr	r3, [pc, #240]	; (80025b0 <HAL_UART_RxCpltCallback+0x2f0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	4a39      	ldr	r2, [pc, #228]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024c6:	6013      	str	r3, [r2, #0]
							check = true;
 80024c8:	2301      	movs	r3, #1
 80024ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
						break;
 80024ce:	e11e      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						case cmdNext://"next";
							//if (nandAdr < devAdr) nandAdr = devAdr;
							nandLen = 512;
 80024d0:	4b32      	ldr	r3, [pc, #200]	; (800259c <HAL_UART_RxCpltCallback+0x2dc>)
 80024d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024d6:	801a      	strh	r2, [r3, #0]
							nandAdr += nandLen;
 80024d8:	4b30      	ldr	r3, [pc, #192]	; (800259c <HAL_UART_RxCpltCallback+0x2dc>)
 80024da:	881b      	ldrh	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4413      	add	r3, r2
 80024e4:	4a31      	ldr	r2, [pc, #196]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 80024e6:	6013      	str	r3, [r2, #0]
							check = true;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
						break;
 80024ee:	e10e      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						case cmdWrite://"write:'0x0:0x55:256'" //adr:byte:len
						{
							bool hex = false;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							uki = strstr(uk, "0x");
 80024f6:	492c      	ldr	r1, [pc, #176]	; (80025a8 <HAL_UART_RxCpltCallback+0x2e8>)
 80024f8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80024fa:	f00a ff0d 	bl	800d318 <strstr>
 80024fe:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_UART_RxCpltCallback+0x25c>
								if (uki == uk) {
 8002506:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002508:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800250a:	429a      	cmp	r2, r3
 800250c:	d108      	bne.n	8002520 <HAL_UART_RxCpltCallback+0x260>
									uki += 2;
 800250e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002510:	3302      	adds	r3, #2
 8002512:	637b      	str	r3, [r7, #52]	; 0x34
									hex = true;
 8002514:	2301      	movs	r3, #1
 8002516:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800251a:	e001      	b.n	8002520 <HAL_UART_RxCpltCallback+0x260>
								}
							} else uki = uk;
 800251c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800251e:	637b      	str	r3, [r7, #52]	; 0x34
							uke = strchr(uki, ':');//adr:byte
 8002520:	213a      	movs	r1, #58	; 0x3a
 8002522:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002524:	f00a fed0 	bl	800d2c8 <strchr>
 8002528:	62b8      	str	r0, [r7, #40]	; 0x28
							if (uke) {
 800252a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80eb 	beq.w	8002708 <HAL_UART_RxCpltCallback+0x448>
								ukb = uke + 1;
 8002532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002534:	3301      	adds	r3, #1
 8002536:	633b      	str	r3, [r7, #48]	; 0x30
								char tmp[16];
								memset(tmp, 0, 16);
 8002538:	f107 030c 	add.w	r3, r7, #12
 800253c:	2210      	movs	r2, #16
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f00a f9d1 	bl	800c8e8 <memset>
								memcpy(tmp, uki, uke - uki);
 8002546:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	461a      	mov	r2, r3
 800254e:	f107 030c 	add.w	r3, r7, #12
 8002552:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002554:	4618      	mov	r0, r3
 8002556:	f00a f9b9 	bl	800c8cc <memcpy>
								if (hex) nandAdr = hex2bin(tmp, strlen(tmp));
 800255a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800255e:	2b00      	cmp	r3, #0
 8002560:	d028      	beq.n	80025b4 <HAL_UART_RxCpltCallback+0x2f4>
 8002562:	f107 030c 	add.w	r3, r7, #12
 8002566:	4618      	mov	r0, r3
 8002568:	f7fd fe32 	bl	80001d0 <strlen>
 800256c:	4603      	mov	r3, r0
 800256e:	b2da      	uxtb	r2, r3
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff fc02 	bl	8001d80 <hex2bin>
 800257c:	4603      	mov	r3, r0
 800257e:	4a0b      	ldr	r2, [pc, #44]	; (80025ac <HAL_UART_RxCpltCallback+0x2ec>)
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	e020      	b.n	80025c6 <HAL_UART_RxCpltCallback+0x306>
 8002584:	40004800 	.word	0x40004800
 8002588:	20001362 	.word	0x20001362
 800258c:	20001360 	.word	0x20001360
 8002590:	20000b60 	.word	0x20000b60
 8002594:	2000034e 	.word	0x2000034e
 8002598:	20000008 	.word	0x20000008
 800259c:	20001378 	.word	0x20001378
 80025a0:	20001365 	.word	0x20001365
 80025a4:	20000064 	.word	0x20000064
 80025a8:	0800df88 	.word	0x0800df88
 80025ac:	20001374 	.word	0x20001374
 80025b0:	20001370 	.word	0x20001370
								    else nandAdr = atol(tmp);
 80025b4:	f107 030c 	add.w	r3, r7, #12
 80025b8:	4618      	mov	r0, r3
 80025ba:	f009 ffa3 	bl	800c504 <atol>
 80025be:	4603      	mov	r3, r0
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b79      	ldr	r3, [pc, #484]	; (80027a8 <HAL_UART_RxCpltCallback+0x4e8>)
 80025c4:	601a      	str	r2, [r3, #0]
								uki = ukb;
 80025c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c8:	637b      	str	r3, [r7, #52]	; 0x34
								uke = strchr(uki, ':');//byte:len
 80025ca:	213a      	movs	r1, #58	; 0x3a
 80025cc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80025ce:	f00a fe7b 	bl	800d2c8 <strchr>
 80025d2:	62b8      	str	r0, [r7, #40]	; 0x28
								if (uke) {
 80025d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00b      	beq.n	80025f2 <HAL_UART_RxCpltCallback+0x332>
									nandLen = atol(uke + 1);
 80025da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025dc:	3301      	adds	r3, #1
 80025de:	4618      	mov	r0, r3
 80025e0:	f009 ff90 	bl	800c504 <atol>
 80025e4:	4603      	mov	r3, r0
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	4b70      	ldr	r3, [pc, #448]	; (80027ac <HAL_UART_RxCpltCallback+0x4ec>)
 80025ea:	801a      	strh	r2, [r3, #0]
									*uke = '\0';
 80025ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ee:	2200      	movs	r2, #0
 80025f0:	701a      	strb	r2, [r3, #0]
								}
								if (strstr(ukb, "0x")) {
 80025f2:	496f      	ldr	r1, [pc, #444]	; (80027b0 <HAL_UART_RxCpltCallback+0x4f0>)
 80025f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025f6:	f00a fe8f 	bl	800d318 <strstr>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d006      	beq.n	800260e <HAL_UART_RxCpltCallback+0x34e>
									ukb += 2;
 8002600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002602:	3302      	adds	r3, #2
 8002604:	633b      	str	r3, [r7, #48]	; 0x30
									hex = true;
 8002606:	2301      	movs	r3, #1
 8002608:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800260c:	e002      	b.n	8002614 <HAL_UART_RxCpltCallback+0x354>
								} else hex = false;
 800260e:	2300      	movs	r3, #0
 8002610:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
								if (hex) nandByte = (uint8_t)hex2bin(ukb, strlen(ukb));
 8002614:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00d      	beq.n	8002638 <HAL_UART_RxCpltCallback+0x378>
 800261c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800261e:	f7fd fdd7 	bl	80001d0 <strlen>
 8002622:	4603      	mov	r3, r0
 8002624:	b2db      	uxtb	r3, r3
 8002626:	4619      	mov	r1, r3
 8002628:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800262a:	f7ff fba9 	bl	8001d80 <hex2bin>
 800262e:	4603      	mov	r3, r0
 8002630:	b2da      	uxtb	r2, r3
 8002632:	4b60      	ldr	r3, [pc, #384]	; (80027b4 <HAL_UART_RxCpltCallback+0x4f4>)
 8002634:	701a      	strb	r2, [r3, #0]
 8002636:	e006      	b.n	8002646 <HAL_UART_RxCpltCallback+0x386>
								    else nandByte = (uint8_t)atol(ukb);
 8002638:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800263a:	f009 ff63 	bl	800c504 <atol>
 800263e:	4603      	mov	r3, r0
 8002640:	b2da      	uxtb	r2, r3
 8002642:	4b5c      	ldr	r3, [pc, #368]	; (80027b4 <HAL_UART_RxCpltCallback+0x4f4>)
 8002644:	701a      	strb	r2, [r3, #0]
								nandAdr += devAdr;
 8002646:	4b58      	ldr	r3, [pc, #352]	; (80027a8 <HAL_UART_RxCpltCallback+0x4e8>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4b5b      	ldr	r3, [pc, #364]	; (80027b8 <HAL_UART_RxCpltCallback+0x4f8>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4413      	add	r3, r2
 8002650:	4a55      	ldr	r2, [pc, #340]	; (80027a8 <HAL_UART_RxCpltCallback+0x4e8>)
 8002652:	6013      	str	r3, [r2, #0]
								check = true;
 8002654:	2301      	movs	r3, #1
 8002656:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							}
						}
						break;
 800265a:	e055      	b.n	8002708 <HAL_UART_RxCpltCallback+0x448>
						case cmdErase://"erase:0" or "erase:all" //erase:block_number from 0..1023
							if (strstr(uk, "all")) {
 800265c:	4957      	ldr	r1, [pc, #348]	; (80027bc <HAL_UART_RxCpltCallback+0x4fc>)
 800265e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002660:	f00a fe5a 	bl	800d318 <strstr>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_UART_RxCpltCallback+0x3b0>
								qcmd.attr = 1;
 800266a:	2301      	movs	r3, #1
 800266c:	777b      	strb	r3, [r7, #29]
 800266e:	e00c      	b.n	800268a <HAL_UART_RxCpltCallback+0x3ca>
							} else {
								uint32_t blk = atol(uk);
 8002670:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002672:	f009 ff47 	bl	800c504 <atol>
 8002676:	4603      	mov	r3, r0
 8002678:	623b      	str	r3, [r7, #32]
								if (blk < chipConf.BlockNbr) nandBlk = blk;
 800267a:	4b51      	ldr	r3, [pc, #324]	; (80027c0 <HAL_UART_RxCpltCallback+0x500>)
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	6a3a      	ldr	r2, [r7, #32]
 8002680:	429a      	cmp	r2, r3
 8002682:	d202      	bcs.n	800268a <HAL_UART_RxCpltCallback+0x3ca>
 8002684:	4a4f      	ldr	r2, [pc, #316]	; (80027c4 <HAL_UART_RxCpltCallback+0x504>)
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	6013      	str	r3, [r2, #0]
							}
							cmd_flag = 1;
 800268a:	4b4f      	ldr	r3, [pc, #316]	; (80027c8 <HAL_UART_RxCpltCallback+0x508>)
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
						break;
 8002690:	e03d      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						case cmdCheck://"check:0" //check:page //(chipConf.BlockSize / chipConf.PageSize) * chipConf.BlockNbr
						{
							uint32_t page = atol(uk);
 8002692:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002694:	f009 ff36 	bl	800c504 <atol>
 8002698:	4603      	mov	r3, r0
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
							if (page < total_pages) {//128MB / 2K = 65536 - pages
 800269c:	4b4b      	ldr	r3, [pc, #300]	; (80027cc <HAL_UART_RxCpltCallback+0x50c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d232      	bcs.n	800270c <HAL_UART_RxCpltCallback+0x44c>
								nandPage = page;
 80026a6:	4a4a      	ldr	r2, [pc, #296]	; (80027d0 <HAL_UART_RxCpltCallback+0x510>)
 80026a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026aa:	6013      	str	r3, [r2, #0]
								cmd_flag = 1;
 80026ac:	4b46      	ldr	r3, [pc, #280]	; (80027c8 <HAL_UART_RxCpltCallback+0x508>)
 80026ae:	2201      	movs	r2, #1
 80026b0:	701a      	strb	r2, [r3, #0]
							}
						}
						break;
 80026b2:	e02b      	b.n	800270c <HAL_UART_RxCpltCallback+0x44c>
						case cmdLog://"log:off" , "log:on" , "log:dump"
						{
							uint8_t lg = logNone;
 80026b4:	2303      	movs	r3, #3
 80026b6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
							if (strstr(uk, "off")) {
 80026ba:	4946      	ldr	r1, [pc, #280]	; (80027d4 <HAL_UART_RxCpltCallback+0x514>)
 80026bc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80026be:	f00a fe2b 	bl	800d318 <strstr>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <HAL_UART_RxCpltCallback+0x410>
								lg = logOff;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80026ce:	e014      	b.n	80026fa <HAL_UART_RxCpltCallback+0x43a>
							} else if (strstr(uk, "on")) {
 80026d0:	4941      	ldr	r1, [pc, #260]	; (80027d8 <HAL_UART_RxCpltCallback+0x518>)
 80026d2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80026d4:	f00a fe20 	bl	800d318 <strstr>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_UART_RxCpltCallback+0x426>
								lg = logOn;
 80026de:	2301      	movs	r3, #1
 80026e0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80026e4:	e009      	b.n	80026fa <HAL_UART_RxCpltCallback+0x43a>
							} else if (strstr(uk, "dump")) {
 80026e6:	493d      	ldr	r1, [pc, #244]	; (80027dc <HAL_UART_RxCpltCallback+0x51c>)
 80026e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80026ea:	f00a fe15 	bl	800d318 <strstr>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d002      	beq.n	80026fa <HAL_UART_RxCpltCallback+0x43a>
								lg = logDump;
 80026f4:	2302      	movs	r3, #2
 80026f6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
							}
							qcmd.attr = lg;
 80026fa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80026fe:	777b      	strb	r3, [r7, #29]
							cmd_flag = 1;
 8002700:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <HAL_UART_RxCpltCallback+0x508>)
 8002702:	2201      	movs	r2, #1
 8002704:	701a      	strb	r2, [r3, #0]
						}
						break;
 8002706:	e002      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						break;
 8002708:	bf00      	nop
 800270a:	e000      	b.n	800270e <HAL_UART_RxCpltCallback+0x44e>
						break;
 800270c:	bf00      	nop
					}
					qcmd.cmd = idx;
 800270e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002712:	773b      	strb	r3, [r7, #28]
					if (check) {
 8002714:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01b      	beq.n	8002754 <HAL_UART_RxCpltCallback+0x494>
						if ((nandAdr + nandLen) >= (total_bytes + devAdr)) {
 800271c:	4b23      	ldr	r3, [pc, #140]	; (80027ac <HAL_UART_RxCpltCallback+0x4ec>)
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b21      	ldr	r3, [pc, #132]	; (80027a8 <HAL_UART_RxCpltCallback+0x4e8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	441a      	add	r2, r3
 8002728:	4b2d      	ldr	r3, [pc, #180]	; (80027e0 <HAL_UART_RxCpltCallback+0x520>)
 800272a:	6819      	ldr	r1, [r3, #0]
 800272c:	4b22      	ldr	r3, [pc, #136]	; (80027b8 <HAL_UART_RxCpltCallback+0x4f8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	440b      	add	r3, r1
 8002732:	429a      	cmp	r2, r3
 8002734:	d30b      	bcc.n	800274e <HAL_UART_RxCpltCallback+0x48e>
							nandLen = total_bytes - nandAdr - 1;
 8002736:	4b2a      	ldr	r3, [pc, #168]	; (80027e0 <HAL_UART_RxCpltCallback+0x520>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	b29a      	uxth	r2, r3
 800273c:	4b1a      	ldr	r3, [pc, #104]	; (80027a8 <HAL_UART_RxCpltCallback+0x4e8>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	b29b      	uxth	r3, r3
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	4b18      	ldr	r3, [pc, #96]	; (80027ac <HAL_UART_RxCpltCallback+0x4ec>)
 800274c:	801a      	strh	r2, [r3, #0]
						}
						cmd_flag = 1;
 800274e:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <HAL_UART_RxCpltCallback+0x508>)
 8002750:	2201      	movs	r2, #1
 8002752:	701a      	strb	r2, [r3, #0]
					}
					//
					if (cmd_flag) {
 8002754:	4b1c      	ldr	r3, [pc, #112]	; (80027c8 <HAL_UART_RxCpltCallback+0x508>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d015      	beq.n	8002788 <HAL_UART_RxCpltCallback+0x4c8>
						if ((qStat = osMessageQueuePut(myQueHandle, (void *)&qcmd, 5, 0)) != osOK) devError |= devQUE;
 800275c:	4b21      	ldr	r3, [pc, #132]	; (80027e4 <HAL_UART_RxCpltCallback+0x524>)
 800275e:	6818      	ldr	r0, [r3, #0]
 8002760:	f107 011c 	add.w	r1, r7, #28
 8002764:	2300      	movs	r3, #0
 8002766:	2205      	movs	r2, #5
 8002768:	f006 ffcc 	bl	8009704 <osMessageQueuePut>
 800276c:	4603      	mov	r3, r0
 800276e:	4a1e      	ldr	r2, [pc, #120]	; (80027e8 <HAL_UART_RxCpltCallback+0x528>)
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b1d      	ldr	r3, [pc, #116]	; (80027e8 <HAL_UART_RxCpltCallback+0x528>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d006      	beq.n	8002788 <HAL_UART_RxCpltCallback+0x4c8>
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <HAL_UART_RxCpltCallback+0x52c>)
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_UART_RxCpltCallback+0x52c>)
 8002786:	801a      	strh	r2, [r3, #0]
					}
					//
				}
			}
			ruk = 0;
 8002788:	4b19      	ldr	r3, [pc, #100]	; (80027f0 <HAL_UART_RxCpltCallback+0x530>)
 800278a:	2200      	movs	r2, #0
 800278c:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 800278e:	4b19      	ldr	r3, [pc, #100]	; (80027f4 <HAL_UART_RxCpltCallback+0x534>)
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(huart, &rxByte, 1);
 8002794:	2201      	movs	r2, #1
 8002796:	4918      	ldr	r1, [pc, #96]	; (80027f8 <HAL_UART_RxCpltCallback+0x538>)
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f005 fc30 	bl	8007ffe <HAL_UART_Receive_IT>
	}
}
 800279e:	bf00      	nop
 80027a0:	3740      	adds	r7, #64	; 0x40
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20001374 	.word	0x20001374
 80027ac:	20001378 	.word	0x20001378
 80027b0:	0800df88 	.word	0x0800df88
 80027b4:	20000080 	.word	0x20000080
 80027b8:	20001370 	.word	0x20001370
 80027bc:	0800df8c 	.word	0x0800df8c
 80027c0:	20001390 	.word	0x20001390
 80027c4:	2000137c 	.word	0x2000137c
 80027c8:	2000034e 	.word	0x2000034e
 80027cc:	20001368 	.word	0x20001368
 80027d0:	20001380 	.word	0x20001380
 80027d4:	0800df90 	.word	0x0800df90
 80027d8:	0800df94 	.word	0x0800df94
 80027dc:	0800df98 	.word	0x0800df98
 80027e0:	2000136c 	.word	0x2000136c
 80027e4:	20000344 	.word	0x20000344
 80027e8:	200013b0 	.word	0x200013b0
 80027ec:	2000034c 	.word	0x2000034c
 80027f0:	20001362 	.word	0x20001362
 80027f4:	20000b60 	.word	0x20000b60
 80027f8:	20001360 	.word	0x20001360

080027fc <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// portLOG - log
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a05      	ldr	r2, [pc, #20]	; (8002820 <HAL_UART_TxCpltCallback+0x24>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d102      	bne.n	8002814 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = true;
 800280e:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_UART_TxCpltCallback+0x28>)
 8002810:	2201      	movs	r2, #1
 8002812:	701a      	strb	r2, [r3, #0]
	}
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	40004800 	.word	0x40004800
 8002824:	20000060 	.word	0x20000060

08002828 <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a05      	ldr	r2, [pc, #20]	; (800284c <HAL_SPI_TxCpltCallback+0x24>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d102      	bne.n	8002840 <HAL_SPI_TxCpltCallback+0x18>
		spiRdy = true;
 800283a:	4b05      	ldr	r3, [pc, #20]	; (8002850 <HAL_SPI_TxCpltCallback+0x28>)
 800283c:	2201      	movs	r2, #1
 800283e:	701a      	strb	r2, [r3, #0]
	}
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40013000 	.word	0x40013000
 8002850:	20000061 	.word	0x20000061

08002854 <HAL_NAND_ITCallback>:
//-------------------------------------------------------------------------------------------
void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	cb_nandCounter++;
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <HAL_NAND_ITCallback+0x20>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	3301      	adds	r3, #1
 8002862:	4a04      	ldr	r2, [pc, #16]	; (8002874 <HAL_NAND_ITCallback+0x20>)
 8002864:	6013      	str	r3, [r2, #0]
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20001384 	.word	0x20001384

08002878 <showBuf>:
	}
}
*/
//-------------------------------------------------------------------------------------------
void showBuf(uint8_t type, bool rd, uint32_t adr, uint32_t len, const uint8_t *buf)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08e      	sub	sp, #56	; 0x38
 800287c:	af02      	add	r7, sp, #8
 800287e:	60ba      	str	r2, [r7, #8]
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4603      	mov	r3, r0
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	460b      	mov	r3, r1
 8002888:	73bb      	strb	r3, [r7, #14]
int step = 32;
 800288a:	2320      	movs	r3, #32
 800288c:	617b      	str	r3, [r7, #20]
uint32_t ind = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	62fb      	str	r3, [r7, #44]	; 0x2c
uint32_t max_ind = len;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	62bb      	str	r3, [r7, #40]	; 0x28

	if (type == 2) {
 8002896:	7bfb      	ldrb	r3, [r7, #15]
 8002898:	2b02      	cmp	r3, #2
 800289a:	d10e      	bne.n	80028ba <showBuf+0x42>
		if (rd) {
 800289c:	7bbb      	ldrb	r3, [r7, #14]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <showBuf+0x3e>
			ind = adr & (chipConf.PageSize - 1);// - devAdr;
 80028a2:	4b4a      	ldr	r3, [pc, #296]	; (80029cc <showBuf+0x154>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	4013      	ands	r3, r2
 80028ac:	62fb      	str	r3, [r7, #44]	; 0x2c
			max_ind = chipConf.PageSize;
 80028ae:	4b47      	ldr	r3, [pc, #284]	; (80029cc <showBuf+0x154>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80028b4:	e001      	b.n	80028ba <showBuf+0x42>
		} else ind = max_ind;
 80028b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	if (ind < max_ind) {
 80028ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028be:	429a      	cmp	r2, r3
 80028c0:	d271      	bcs.n	80029a6 <showBuf+0x12e>
		bool done = false;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint32_t ix = 0, sch = len / step;
 80028c8:	2300      	movs	r3, #0
 80028ca:	623b      	str	r3, [r7, #32]
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d4:	61fb      	str	r3, [r7, #28]
		if (len % step) sch++;
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	fbb3 f1f2 	udiv	r1, r3, r2
 80028de:	fb01 f202 	mul.w	r2, r1, r2
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <showBuf+0x76>
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	3301      	adds	r3, #1
 80028ec:	61fb      	str	r3, [r7, #28]
		stx[0] = '\0';
 80028ee:	4b38      	ldr	r3, [pc, #224]	; (80029d0 <showBuf+0x158>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]
		while (!done) {
 80028f4:	e046      	b.n	8002984 <showBuf+0x10c>
			sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 80028f6:	4836      	ldr	r0, [pc, #216]	; (80029d0 <showBuf+0x158>)
 80028f8:	f7fd fc6a 	bl	80001d0 <strlen>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4a34      	ldr	r2, [pc, #208]	; (80029d0 <showBuf+0x158>)
 8002900:	4413      	add	r3, r2
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	4933      	ldr	r1, [pc, #204]	; (80029d4 <showBuf+0x15c>)
 8002906:	4618      	mov	r0, r3
 8002908:	f00a fc6c 	bl	800d1e4 <siprintf>
			for (int i = 0; i < step; i++) {
 800290c:	2300      	movs	r3, #0
 800290e:	61bb      	str	r3, [r7, #24]
 8002910:	e01d      	b.n	800294e <showBuf+0xd6>
				sprintf(stx+strlen(stx), " %02X", *(buf + i + ind));
 8002912:	482f      	ldr	r0, [pc, #188]	; (80029d0 <showBuf+0x158>)
 8002914:	f7fd fc5c 	bl	80001d0 <strlen>
 8002918:	4603      	mov	r3, r0
 800291a:	4a2d      	ldr	r2, [pc, #180]	; (80029d0 <showBuf+0x158>)
 800291c:	1898      	adds	r0, r3, r2
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002922:	4413      	add	r3, r2
 8002924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002926:	4413      	add	r3, r2
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	492a      	ldr	r1, [pc, #168]	; (80029d8 <showBuf+0x160>)
 800292e:	f00a fc59 	bl	800d1e4 <siprintf>
				ix++;
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	3301      	adds	r3, #1
 8002936:	623b      	str	r3, [r7, #32]
				if (ix == len) {
 8002938:	6a3a      	ldr	r2, [r7, #32]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	429a      	cmp	r2, r3
 800293e:	d103      	bne.n	8002948 <showBuf+0xd0>
					done = true;
 8002940:	2301      	movs	r3, #1
 8002942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
 8002946:	e006      	b.n	8002956 <showBuf+0xde>
			for (int i = 0; i < step; i++) {
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	3301      	adds	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	429a      	cmp	r2, r3
 8002954:	dbdd      	blt.n	8002912 <showBuf+0x9a>
				}
			}
			strcat(stx, eol);
 8002956:	4b21      	ldr	r3, [pc, #132]	; (80029dc <showBuf+0x164>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4619      	mov	r1, r3
 800295c:	481c      	ldr	r0, [pc, #112]	; (80029d0 <showBuf+0x158>)
 800295e:	f00a fca4 	bl	800d2aa <strcat>
			adr += step;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	4413      	add	r3, r2
 8002968:	60bb      	str	r3, [r7, #8]
			ind += step;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800296e:	4413      	add	r3, r2
 8002970:	62fb      	str	r3, [r7, #44]	; 0x2c
			sch--;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3b01      	subs	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
			if (!sch) done = true;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d102      	bne.n	8002984 <showBuf+0x10c>
 800297e:	2301      	movs	r3, #1
 8002980:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while (!done) {
 8002984:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002988:	f083 0301 	eor.w	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1b1      	bne.n	80028f6 <showBuf+0x7e>
		}
		if (dbg != logOff) Report(0, "%s", stx);
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <showBuf+0x168>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d014      	beq.n	80029c4 <showBuf+0x14c>
 800299a:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <showBuf+0x158>)
 800299c:	4911      	ldr	r1, [pc, #68]	; (80029e4 <showBuf+0x16c>)
 800299e:	2000      	movs	r0, #0
 80029a0:	f7ff fc2a 	bl	80021f8 <Report>
	} else {
		if (dbg != logOff) Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
	}
}
 80029a4:	e00e      	b.n	80029c4 <showBuf+0x14c>
		if (dbg != logOff) Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
 80029a6:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <showBuf+0x168>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00a      	beq.n	80029c4 <showBuf+0x14c>
 80029ae:	7bbb      	ldrb	r3, [r7, #14]
 80029b0:	4a0a      	ldr	r2, [pc, #40]	; (80029dc <showBuf+0x164>)
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	9201      	str	r2, [sp, #4]
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029bc:	490a      	ldr	r1, [pc, #40]	; (80029e8 <showBuf+0x170>)
 80029be:	2000      	movs	r0, #0
 80029c0:	f7ff fc1a 	bl	80021f8 <Report>
}
 80029c4:	bf00      	nop
 80029c6:	3730      	adds	r7, #48	; 0x30
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20001390 	.word	0x20001390
 80029d0:	200013b4 	.word	0x200013b4
 80029d4:	0800dfa0 	.word	0x0800dfa0
 80029d8:	0800dfa8 	.word	0x0800dfa8
 80029dc:	20000004 	.word	0x20000004
 80029e0:	20000062 	.word	0x20000062
 80029e4:	0800dfb0 	.word	0x0800dfb0
 80029e8:	0800dfb4 	.word	0x0800dfb4
 80029ec:	00000000 	.word	0x00000000

080029f0 <defThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_defThread */
void defThread(void *argument)
{
 80029f0:	b5b0      	push	{r4, r5, r7, lr}
 80029f2:	f5ad 6d93 	sub.w	sp, sp, #1176	; 0x498
 80029f6:	af04      	add	r7, sp, #16
 80029f8:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80029fc:	f2a3 4384 	subw	r3, r3, #1156	; 0x484
 8002a00:	6018      	str	r0, [r3, #0]
#ifdef SET_SWV
	char stz[MAX_SCR_BUF];
#endif


	HAL_Delay(500);
 8002a02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a06:	f002 f801 	bl	8004a0c <HAL_Delay>
	if (dbg != logOff) {
 8002a0a:	4b52      	ldr	r3, [pc, #328]	; (8002b54 <defThread+0x164>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d018      	beq.n	8002a44 <defThread+0x54>
		Report(0, "%s", eol);
 8002a12:	4b51      	ldr	r3, [pc, #324]	; (8002b58 <defThread+0x168>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	461a      	mov	r2, r3
 8002a18:	4950      	ldr	r1, [pc, #320]	; (8002b5c <defThread+0x16c>)
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	f7ff fbec 	bl	80021f8 <Report>
		Report(1, "%s  '%s' FreeRTOS memory: free=%lu heap=%lu bytes%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8002a20:	4b4f      	ldr	r3, [pc, #316]	; (8002b60 <defThread+0x170>)
 8002a22:	681c      	ldr	r4, [r3, #0]
 8002a24:	f009 fc3e 	bl	800c2a4 <xPortGetFreeHeapSize>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	4b4b      	ldr	r3, [pc, #300]	; (8002b58 <defThread+0x168>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	9302      	str	r3, [sp, #8]
 8002a30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002a34:	9301      	str	r3, [sp, #4]
 8002a36:	9200      	str	r2, [sp, #0]
 8002a38:	4b4a      	ldr	r3, [pc, #296]	; (8002b64 <defThread+0x174>)
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	494a      	ldr	r1, [pc, #296]	; (8002b68 <defThread+0x178>)
 8002a3e:	2001      	movs	r0, #1
 8002a40:	f7ff fbda 	bl	80021f8 <Report>
	}

	uint8_t byte = logOff;
 8002a44:	2300      	movs	r3, #0
 8002a46:	f887 345d 	strb.w	r3, [r7, #1117]	; 0x45d
	uint8_t next_block_erase = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
	uint32_t iBlk, stik;
	uint8_t nand_show = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
	bool readed = false;
 8002a56:	2300      	movs	r3, #0
 8002a58:	f887 347a 	strb.w	r3, [r7, #1146]	; 0x47a
	char cid[32];
	uint32_t BlockSizeKB = (chipConf.BlockSize * chipConf.PageSize ) / 1024;
 8002a5c:	4b43      	ldr	r3, [pc, #268]	; (8002b6c <defThread+0x17c>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	4a42      	ldr	r2, [pc, #264]	; (8002b6c <defThread+0x17c>)
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	fb02 f303 	mul.w	r3, r2, r3
 8002a68:	0a9b      	lsrs	r3, r3, #10
 8002a6a:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
	uint32_t PlaneSizeMB = chipConf.PlaneSize / 1024 / 1024;
 8002a6e:	4b3f      	ldr	r3, [pc, #252]	; (8002b6c <defThread+0x17c>)
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	0d1b      	lsrs	r3, r3, #20
 8002a74:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
	uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
 8002a78:	4b3d      	ldr	r3, [pc, #244]	; (8002b70 <defThread+0x180>)
 8002a7a:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
	if (nandState == HAL_NAND_STATE_READY) {
 8002a7e:	4b3d      	ldr	r3, [pc, #244]	; (8002b74 <defThread+0x184>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	f040 8086 	bne.w	8002b94 <defThread+0x1a4>
		if (nandID.Device_Id == chipIDcode) strncpy(cid, chipID, sizeof(cid));
 8002a88:	4b39      	ldr	r3, [pc, #228]	; (8002b70 <defThread+0x180>)
 8002a8a:	785b      	ldrb	r3, [r3, #1]
 8002a8c:	22f1      	movs	r2, #241	; 0xf1
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <defThread+0xb4>
 8002a92:	4b39      	ldr	r3, [pc, #228]	; (8002b78 <defThread+0x188>)
 8002a94:	6819      	ldr	r1, [r3, #0]
 8002a96:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f00a fc28 	bl	800d2f2 <strncpy>
 8002aa2:	e006      	b.n	8002ab2 <defThread+0xc2>
		                               else strcpy(cid, "UNKNOWN");
 8002aa4:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002aa8:	4a34      	ldr	r2, [pc, #208]	; (8002b7c <defThread+0x18c>)
 8002aaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002aae:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(stx, "NAND:");
 8002ab2:	4b33      	ldr	r3, [pc, #204]	; (8002b80 <defThread+0x190>)
 8002ab4:	4a33      	ldr	r2, [pc, #204]	; (8002b84 <defThread+0x194>)
 8002ab6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002aba:	6018      	str	r0, [r3, #0]
 8002abc:	3304      	adds	r3, #4
 8002abe:	8019      	strh	r1, [r3, #0]
		for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f887 3479 	strb.w	r3, [r7, #1145]	; 0x479
 8002ac6:	e016      	b.n	8002af6 <defThread+0x106>
 8002ac8:	482d      	ldr	r0, [pc, #180]	; (8002b80 <defThread+0x190>)
 8002aca:	f7fd fb81 	bl	80001d0 <strlen>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4a2b      	ldr	r2, [pc, #172]	; (8002b80 <defThread+0x190>)
 8002ad2:	1898      	adds	r0, r3, r2
 8002ad4:	f997 3479 	ldrsb.w	r3, [r7, #1145]	; 0x479
 8002ad8:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 8002adc:	4413      	add	r3, r2
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4929      	ldr	r1, [pc, #164]	; (8002b88 <defThread+0x198>)
 8002ae4:	f00a fb7e 	bl	800d1e4 <siprintf>
 8002ae8:	f997 3479 	ldrsb.w	r3, [r7, #1145]	; 0x479
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	3301      	adds	r3, #1
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	f887 3479 	strb.w	r3, [r7, #1145]	; 0x479
 8002af6:	f897 3479 	ldrb.w	r3, [r7, #1145]	; 0x479
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d9e4      	bls.n	8002ac8 <defThread+0xd8>
		sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 8002afe:	4820      	ldr	r0, [pc, #128]	; (8002b80 <defThread+0x190>)
 8002b00:	f7fd fb66 	bl	80001d0 <strlen>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a1e      	ldr	r2, [pc, #120]	; (8002b80 <defThread+0x190>)
 8002b08:	1898      	adds	r0, r3, r2
 8002b0a:	4b19      	ldr	r3, [pc, #100]	; (8002b70 <defThread+0x180>)
 8002b0c:	785b      	ldrb	r3, [r3, #1]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002b14:	491d      	ldr	r1, [pc, #116]	; (8002b8c <defThread+0x19c>)
 8002b16:	f00a fb65 	bl	800d1e4 <siprintf>
		sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB",
 8002b1a:	4819      	ldr	r0, [pc, #100]	; (8002b80 <defThread+0x190>)
 8002b1c:	f7fd fb58 	bl	80001d0 <strlen>
 8002b20:	4603      	mov	r3, r0
 8002b22:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <defThread+0x190>)
 8002b24:	1898      	adds	r0, r3, r2
 8002b26:	4b11      	ldr	r3, [pc, #68]	; (8002b6c <defThread+0x17c>)
 8002b28:	681c      	ldr	r4, [r3, #0]
 8002b2a:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <defThread+0x17c>)
 8002b2c:	685d      	ldr	r5, [r3, #4]
 8002b2e:	4b0f      	ldr	r3, [pc, #60]	; (8002b6c <defThread+0x17c>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	4a0e      	ldr	r2, [pc, #56]	; (8002b6c <defThread+0x17c>)
 8002b34:	6912      	ldr	r2, [r2, #16]
 8002b36:	f8d7 1454 	ldr.w	r1, [r7, #1108]	; 0x454
 8002b3a:	9103      	str	r1, [sp, #12]
 8002b3c:	9202      	str	r2, [sp, #8]
 8002b3e:	9301      	str	r3, [sp, #4]
 8002b40:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	462b      	mov	r3, r5
 8002b48:	4622      	mov	r2, r4
 8002b4a:	4911      	ldr	r1, [pc, #68]	; (8002b90 <defThread+0x1a0>)
 8002b4c:	f00a fb4a 	bl	800d1e4 <siprintf>
 8002b50:	e02d      	b.n	8002bae <defThread+0x1be>
 8002b52:	bf00      	nop
 8002b54:	20000062 	.word	0x20000062
 8002b58:	20000004 	.word	0x20000004
 8002b5c:	0800dfb0 	.word	0x0800dfb0
 8002b60:	20000000 	.word	0x20000000
 8002b64:	08011700 	.word	0x08011700
 8002b68:	0800dfdc 	.word	0x0800dfdc
 8002b6c:	20001390 	.word	0x20001390
 8002b70:	20001388 	.word	0x20001388
 8002b74:	20000081 	.word	0x20000081
 8002b78:	20000084 	.word	0x20000084
 8002b7c:	0800e01c 	.word	0x0800e01c
 8002b80:	200013b4 	.word	0x200013b4
 8002b84:	0800e024 	.word	0x0800e024
 8002b88:	0800dfa8 	.word	0x0800dfa8
 8002b8c:	0800e02c 	.word	0x0800e02c
 8002b90:	0800e044 	.word	0x0800e044
					chipConf.BlockNbr,
					chipConf.PlaneNbr,
					PlaneSizeMB);
	} else {
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
					     nandAllState[nandState & (MAX_NAND_STATE - 1)], nandState);
 8002b94:	4bb2      	ldr	r3, [pc, #712]	; (8002e60 <defThread+0x470>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	f003 0303 	and.w	r3, r3, #3
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
 8002b9c:	4ab1      	ldr	r2, [pc, #708]	; (8002e64 <defThread+0x474>)
 8002b9e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ba2:	4baf      	ldr	r3, [pc, #700]	; (8002e60 <defThread+0x470>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	49b0      	ldr	r1, [pc, #704]	; (8002e68 <defThread+0x478>)
 8002ba8:	48b0      	ldr	r0, [pc, #704]	; (8002e6c <defThread+0x47c>)
 8002baa:	f00a fb1b 	bl	800d1e4 <siprintf>
	}
	if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8002bae:	4bb0      	ldr	r3, [pc, #704]	; (8002e70 <defThread+0x480>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d006      	beq.n	8002bc4 <defThread+0x1d4>
 8002bb6:	4baf      	ldr	r3, [pc, #700]	; (8002e74 <defThread+0x484>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4aac      	ldr	r2, [pc, #688]	; (8002e6c <defThread+0x47c>)
 8002bbc:	49ae      	ldr	r1, [pc, #696]	; (8002e78 <defThread+0x488>)
 8002bbe:	2001      	movs	r0, #1
 8002bc0:	f7ff fb1a 	bl	80021f8 <Report>


	char screen[MAX_SCR_BUF];
	uint16_t err_color = BLACK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
	ST7789_Fill(0, 0, ST7789_WIDTH - 1, fntKey->height, YELLOW);
 8002bca:	4bac      	ldr	r3, [pc, #688]	; (8002e7c <defThread+0x48c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	785b      	ldrb	r3, [r3, #1]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002bd6:	9200      	str	r2, [sp, #0]
 8002bd8:	22ef      	movs	r2, #239	; 0xef
 8002bda:	2100      	movs	r1, #0
 8002bdc:	2000      	movs	r0, #0
 8002bde:	f001 f99a 	bl	8003f16 <ST7789_Fill>
	ST7789_Fill(0, ST7789_WIDTH - fntKey->height, ST7789_WIDTH - 1, ST7789_HEIGHT - 1, WHITE);
 8002be2:	4ba6      	ldr	r3, [pc, #664]	; (8002e7c <defThread+0x48c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	785b      	ldrb	r3, [r3, #1]
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002bee:	b299      	uxth	r1, r3
 8002bf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	23ef      	movs	r3, #239	; 0xef
 8002bf8:	22ef      	movs	r2, #239	; 0xef
 8002bfa:	2000      	movs	r0, #0
 8002bfc:	f001 f98b 	bl	8003f16 <ST7789_Fill>

	sprintf(screen, "NAND : %s", cid);
 8002c00:	f507 6283 	add.w	r2, r7, #1048	; 0x418
 8002c04:	f107 0318 	add.w	r3, r7, #24
 8002c08:	499d      	ldr	r1, [pc, #628]	; (8002e80 <defThread+0x490>)
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f00a faea 	bl	800d1e4 <siprintf>
	mkLineCenter(screen, ST7789_WIDTH / tFont->width);
 8002c10:	4b9c      	ldr	r3, [pc, #624]	; (8002e84 <defThread+0x494>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	23f0      	movs	r3, #240	; 0xf0
 8002c1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	f107 0318 	add.w	r3, r7, #24
 8002c24:	4611      	mov	r1, r2
 8002c26:	4618      	mov	r0, r3
 8002c28:	f001 fa82 	bl	8004130 <mkLineCenter>
	sprintf(screen+strlen(screen),
 8002c2c:	f107 0318 	add.w	r3, r7, #24
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fd facd 	bl	80001d0 <strlen>
 8002c36:	4602      	mov	r2, r0
 8002c38:	f107 0318 	add.w	r3, r7, #24
 8002c3c:	1898      	adds	r0, r3, r2
 8002c3e:	4b92      	ldr	r3, [pc, #584]	; (8002e88 <defThread+0x498>)
 8002c40:	681c      	ldr	r4, [r3, #0]
 8002c42:	4b91      	ldr	r3, [pc, #580]	; (8002e88 <defThread+0x498>)
 8002c44:	685d      	ldr	r5, [r3, #4]
 8002c46:	4b90      	ldr	r3, [pc, #576]	; (8002e88 <defThread+0x498>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	4a8f      	ldr	r2, [pc, #572]	; (8002e88 <defThread+0x498>)
 8002c4c:	6912      	ldr	r2, [r2, #16]
 8002c4e:	f8d7 1454 	ldr.w	r1, [r7, #1108]	; 0x454
 8002c52:	9103      	str	r1, [sp, #12]
 8002c54:	9202      	str	r2, [sp, #8]
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	462b      	mov	r3, r5
 8002c60:	4622      	mov	r2, r4
 8002c62:	498a      	ldr	r1, [pc, #552]	; (8002e8c <defThread+0x49c>)
 8002c64:	f00a fabe 	bl	800d1e4 <siprintf>
			chipConf.SpareAreaSize,
			BlockSizeKB,
			chipConf.BlockNbr,
			chipConf.PlaneNbr,
			PlaneSizeMB);
	if (cb_nandCounter) sprintf(screen+strlen(screen), "\nCallBack:%lu", cb_nandCounter);
 8002c68:	4b89      	ldr	r3, [pc, #548]	; (8002e90 <defThread+0x4a0>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00e      	beq.n	8002c8e <defThread+0x29e>
 8002c70:	f107 0318 	add.w	r3, r7, #24
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd faab 	bl	80001d0 <strlen>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	f107 0318 	add.w	r3, r7, #24
 8002c80:	4413      	add	r3, r2
 8002c82:	4a83      	ldr	r2, [pc, #524]	; (8002e90 <defThread+0x4a0>)
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	4983      	ldr	r1, [pc, #524]	; (8002e94 <defThread+0x4a4>)
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f00a faab 	bl	800d1e4 <siprintf>
	ST7789_WriteString(0,
					   tFont->height + (tFont->height * 0.85),
 8002c8e:	4b7d      	ldr	r3, [pc, #500]	; (8002e84 <defThread+0x494>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7fd fd6f 	bl	8000778 <__aeabi_i2d>
 8002c9a:	4604      	mov	r4, r0
 8002c9c:	460d      	mov	r5, r1
 8002c9e:	4b79      	ldr	r3, [pc, #484]	; (8002e84 <defThread+0x494>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	785b      	ldrb	r3, [r3, #1]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd fd67 	bl	8000778 <__aeabi_i2d>
 8002caa:	a36b      	add	r3, pc, #428	; (adr r3, 8002e58 <defThread+0x468>)
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f7fd fae6 	bl	8000280 <__aeabi_dmul>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4620      	mov	r0, r4
 8002cba:	4629      	mov	r1, r5
 8002cbc:	f7fd fc10 	bl	80004e0 <__adddf3>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
	ST7789_WriteString(0,
 8002cc4:	4610      	mov	r0, r2
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f7fd fdc0 	bl	800084c <__aeabi_d2uiz>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	b298      	uxth	r0, r3
 8002cd0:	4b6c      	ldr	r3, [pc, #432]	; (8002e84 <defThread+0x494>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a70      	ldr	r2, [pc, #448]	; (8002e98 <defThread+0x4a8>)
 8002cd6:	8812      	ldrh	r2, [r2, #0]
 8002cd8:	43d2      	mvns	r2, r2
 8002cda:	b292      	uxth	r2, r2
 8002cdc:	496e      	ldr	r1, [pc, #440]	; (8002e98 <defThread+0x4a8>)
 8002cde:	8809      	ldrh	r1, [r1, #0]
 8002ce0:	f107 0418 	add.w	r4, r7, #24
 8002ce4:	9102      	str	r1, [sp, #8]
 8002ce6:	9201      	str	r2, [sp, #4]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	9200      	str	r2, [sp, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4622      	mov	r2, r4
 8002cf0:	4601      	mov	r1, r0
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f001 f9c6 	bl	8004084 <ST7789_WriteString>
					   screen,
					   *tFont,
					   ~back_color,
					   back_color);
	ipsOn(1);
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	f000 ff7d 	bl	8003bf8 <ipsOn>

#ifdef SET_SMALL_FS
	bool mnt = false;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f887 344f 	strb.w	r3, [r7, #1103]	; 0x44f
			}
			Report(1, "%s%s", stx, eol);
		}
	#endif
	#ifdef SET_NAND_TEST
		uint32_t page_size = chipConf.PageSize, pg = 0, i;
 8002d04:	4b60      	ldr	r3, [pc, #384]	; (8002e88 <defThread+0x498>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
		Report(0, "----------------------------------------%s", eol);
 8002d12:	4b58      	ldr	r3, [pc, #352]	; (8002e74 <defThread+0x484>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	461a      	mov	r2, r3
 8002d18:	4960      	ldr	r1, [pc, #384]	; (8002e9c <defThread+0x4ac>)
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	f7ff fa6c 	bl	80021f8 <Report>
		bool ok = true;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
		io_nand_block_erase(pg);
 8002d26:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002d2a:	f7fe ff95 	bl	8001c58 <io_nand_block_erase>
		io_nand_read(pg, rdBuf, page_size, 0);
 8002d2e:	4b5c      	ldr	r3, [pc, #368]	; (8002ea0 <defThread+0x4b0>)
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	2300      	movs	r3, #0
 8002d34:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8002d38:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002d3c:	f7fe ff50 	bl	8001be0 <io_nand_read>
		for (i = 0; i < page_size; i++) {
 8002d40:	2300      	movs	r3, #0
 8002d42:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002d46:	e01b      	b.n	8002d80 <defThread+0x390>
			if (rdBuf[i] != EMPTY) {
 8002d48:	4b55      	ldr	r3, [pc, #340]	; (8002ea0 <defThread+0x4b0>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002d50:	4413      	add	r3, r2
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2bff      	cmp	r3, #255	; 0xff
 8002d56:	d00e      	beq.n	8002d76 <defThread+0x386>
				Report(1, "Error erase block #%u at: %d%s", pg, i, eol);
 8002d58:	4b46      	ldr	r3, [pc, #280]	; (8002e74 <defThread+0x484>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002d62:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002d66:	494f      	ldr	r1, [pc, #316]	; (8002ea4 <defThread+0x4b4>)
 8002d68:	2001      	movs	r0, #1
 8002d6a:	f7ff fa45 	bl	80021f8 <Report>
				ok = false;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
				break;
 8002d74:	e00a      	b.n	8002d8c <defThread+0x39c>
		for (i = 0; i < page_size; i++) {
 8002d76:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002d80:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002d84:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d3dd      	bcc.n	8002d48 <defThread+0x358>
			}
		}
		if (ok) Report(1, "Erase block #%u OK%s-------------------%s", pg, eol, eol);
 8002d8c:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <defThread+0x3bc>
 8002d94:	4b37      	ldr	r3, [pc, #220]	; (8002e74 <defThread+0x484>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b36      	ldr	r3, [pc, #216]	; (8002e74 <defThread+0x484>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002da4:	4940      	ldr	r1, [pc, #256]	; (8002ea8 <defThread+0x4b8>)
 8002da6:	2001      	movs	r0, #1
 8002da8:	f7ff fa26 	bl	80021f8 <Report>
		//
		NAND_AddressTypeDef nan;
		for (pg = 0 * page_size; pg < 2 * page_size; pg += page_size) {
 8002dac:	2300      	movs	r3, #0
 8002dae:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
 8002db2:	e119      	b.n	8002fe8 <defThread+0x5f8>
			nan = io_uint32_to_flash_adr(pg);
 8002db4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002db8:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002dbc:	f8d7 1470 	ldr.w	r1, [r7, #1136]	; 0x470
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7fe fbc9 	bl	8001558 <io_uint32_to_flash_adr>
			Report(1, "Test address: %u (page:%u block:%u plane:%u)%s", pg, nan.Page, nan.Block, nan.Plane, eol);
 8002dc6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002dca:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002dd6:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002dda:	889b      	ldrh	r3, [r3, #4]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002de2:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002de6:	885b      	ldrh	r3, [r3, #2]
 8002de8:	4619      	mov	r1, r3
 8002dea:	4b22      	ldr	r3, [pc, #136]	; (8002e74 <defThread+0x484>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	9302      	str	r3, [sp, #8]
 8002df0:	9101      	str	r1, [sp, #4]
 8002df2:	9200      	str	r2, [sp, #0]
 8002df4:	4603      	mov	r3, r0
 8002df6:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002dfa:	492c      	ldr	r1, [pc, #176]	; (8002eac <defThread+0x4bc>)
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	f7ff f9fb 	bl	80021f8 <Report>
			for (i = 0; i < page_size; i++) rdBuf[i] = i;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002e08:	e00d      	b.n	8002e26 <defThread+0x436>
 8002e0a:	4b25      	ldr	r3, [pc, #148]	; (8002ea0 <defThread+0x4b0>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002e12:	4413      	add	r3, r2
 8002e14:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002e20:	3301      	adds	r3, #1
 8002e22:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002e26:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002e2a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d3eb      	bcc.n	8002e0a <defThread+0x41a>

			if (!pageIsEmpty(pg)) io_nand_block_erase(pg);
 8002e32:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002e36:	f7fe fb45 	bl	80014c4 <pageIsEmpty>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f083 0301 	eor.w	r3, r3, #1
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <defThread+0x45e>
 8002e46:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002e4a:	f7fe ff05 	bl	8001c58 <io_nand_block_erase>
			for (i = 0; i < page_size; i++) {
 8002e4e:	2300      	movs	r3, #0
 8002e50:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002e54:	e03a      	b.n	8002ecc <defThread+0x4dc>
 8002e56:	bf00      	nop
 8002e58:	33333333 	.word	0x33333333
 8002e5c:	3feb3333 	.word	0x3feb3333
 8002e60:	20000081 	.word	0x20000081
 8002e64:	20000088 	.word	0x20000088
 8002e68:	0800e0a8 	.word	0x0800e0a8
 8002e6c:	200013b4 	.word	0x200013b4
 8002e70:	20000062 	.word	0x20000062
 8002e74:	20000004 	.word	0x20000004
 8002e78:	0800e0c8 	.word	0x0800e0c8
 8002e7c:	20000078 	.word	0x20000078
 8002e80:	0800e0d0 	.word	0x0800e0d0
 8002e84:	2000007c 	.word	0x2000007c
 8002e88:	20001390 	.word	0x20001390
 8002e8c:	0800e0dc 	.word	0x0800e0dc
 8002e90:	20001384 	.word	0x20001384
 8002e94:	0800e138 	.word	0x0800e138
 8002e98:	20001366 	.word	0x20001366
 8002e9c:	0800e148 	.word	0x0800e148
 8002ea0:	200013a8 	.word	0x200013a8
 8002ea4:	0800e174 	.word	0x0800e174
 8002ea8:	0800e194 	.word	0x0800e194
 8002eac:	0800e1c0 	.word	0x0800e1c0
				rdBuf[i] = i;
 8002eb0:	4ba8      	ldr	r3, [pc, #672]	; (8003154 <defThread+0x764>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002eb8:	4413      	add	r3, r2
 8002eba:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < page_size; i++) {
 8002ec2:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002ecc:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002ed0:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d3eb      	bcc.n	8002eb0 <defThread+0x4c0>
				//printf("%#x ", buff[i]);
				//if (i % 16 == 0 && i != 0) printf("\r\n");
			}
			io_nand_write(pg, rdBuf, page_size, 0);
 8002ed8:	4b9e      	ldr	r3, [pc, #632]	; (8003154 <defThread+0x764>)
 8002eda:	6819      	ldr	r1, [r3, #0]
 8002edc:	2300      	movs	r3, #0
 8002ede:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8002ee2:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002ee6:	f7fe fe99 	bl	8001c1c <io_nand_write>
			if (devError & devNAND) Report(0, "Write page:%lu Error%s", pg, eol);
 8002eea:	4b9b      	ldr	r3, [pc, #620]	; (8003158 <defThread+0x768>)
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d008      	beq.n	8002f08 <defThread+0x518>
 8002ef6:	4b99      	ldr	r3, [pc, #612]	; (800315c <defThread+0x76c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002efe:	4998      	ldr	r1, [pc, #608]	; (8003160 <defThread+0x770>)
 8002f00:	2000      	movs	r0, #0
 8002f02:	f7ff f979 	bl	80021f8 <Report>
 8002f06:	e007      	b.n	8002f18 <defThread+0x528>
							   else Report(0, "Write page:%lu OK%s", pg, eol);
 8002f08:	4b94      	ldr	r3, [pc, #592]	; (800315c <defThread+0x76c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002f10:	4994      	ldr	r1, [pc, #592]	; (8003164 <defThread+0x774>)
 8002f12:	2000      	movs	r0, #0
 8002f14:	f7ff f970 	bl	80021f8 <Report>

			memset(rdBuf, 0, page_size);
 8002f18:	4b8e      	ldr	r3, [pc, #568]	; (8003154 <defThread+0x764>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8002f20:	2100      	movs	r1, #0
 8002f22:	4618      	mov	r0, r3
 8002f24:	f009 fce0 	bl	800c8e8 <memset>
			io_nand_read(pg, rdBuf, page_size, 0);
 8002f28:	4b8a      	ldr	r3, [pc, #552]	; (8003154 <defThread+0x764>)
 8002f2a:	6819      	ldr	r1, [r3, #0]
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8002f32:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002f36:	f7fe fe53 	bl	8001be0 <io_nand_read>
			if (devError & devNAND) Report(0, "Read page:%lu Error%s", pg, eol);
 8002f3a:	4b87      	ldr	r3, [pc, #540]	; (8003158 <defThread+0x768>)
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	f003 0320 	and.w	r3, r3, #32
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <defThread+0x568>
 8002f46:	4b85      	ldr	r3, [pc, #532]	; (800315c <defThread+0x76c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002f4e:	4986      	ldr	r1, [pc, #536]	; (8003168 <defThread+0x778>)
 8002f50:	2000      	movs	r0, #0
 8002f52:	f7ff f951 	bl	80021f8 <Report>
 8002f56:	e007      	b.n	8002f68 <defThread+0x578>
							   else Report(0, "Read page:%lu OK%s", pg, eol);
 8002f58:	4b80      	ldr	r3, [pc, #512]	; (800315c <defThread+0x76c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002f60:	4982      	ldr	r1, [pc, #520]	; (800316c <defThread+0x77c>)
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7ff f948 	bl	80021f8 <Report>

			ok = true;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
			//Report(0, "Read buffer and check...");
			for (i = 0; i < page_size; i++) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002f74:	e01f      	b.n	8002fb6 <defThread+0x5c6>
				if (rdBuf[i] != i % 256) {
 8002f76:	4b77      	ldr	r3, [pc, #476]	; (8003154 <defThread+0x764>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d00e      	beq.n	8002fac <defThread+0x5bc>
					Report(0, " Error read page:%lu at addr:%d%s", pg, i, eol);
 8002f8e:	4b73      	ldr	r3, [pc, #460]	; (800315c <defThread+0x76c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002f98:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002f9c:	4974      	ldr	r1, [pc, #464]	; (8003170 <defThread+0x780>)
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	f7ff f92a 	bl	80021f8 <Report>
					ok = false;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
					break;
 8002faa:	e00a      	b.n	8002fc2 <defThread+0x5d2>
			for (i = 0; i < page_size; i++) {
 8002fac:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8002fb6:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002fba:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d3d9      	bcc.n	8002f76 <defThread+0x586>
				}
				//printf("%#x ", buff[i]);
				//if (i % 16 == 0 && i != 0) printf("\r\n");
			}
			if (ok) Report(0, "Check page:%lu OK...%s--------------------%s", pg, eol);
 8002fc2:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d007      	beq.n	8002fda <defThread+0x5ea>
 8002fca:	4b64      	ldr	r3, [pc, #400]	; (800315c <defThread+0x76c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002fd2:	4968      	ldr	r1, [pc, #416]	; (8003174 <defThread+0x784>)
 8002fd4:	2000      	movs	r0, #0
 8002fd6:	f7ff f90f 	bl	80021f8 <Report>
		for (pg = 0 * page_size; pg < 2 * page_size; pg += page_size) {
 8002fda:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002fde:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002fe2:	4413      	add	r3, r2
 8002fe4:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
 8002fe8:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	f4ff aede 	bcc.w	8002db4 <defThread+0x3c4>
		}
	#endif
#endif

	bool loop = true;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	f887 346a 	strb.w	r3, [r7, #1130]	; 0x46a
	bool led = false;
 8002ffe:	2300      	movs	r3, #0
 8003000:	f887 3469 	strb.w	r3, [r7, #1129]	; 0x469
	uint32_t tmr = get_tmr(1);
 8003004:	2001      	movs	r0, #1
 8003006:	f7fe ffdf 	bl	8001fc8 <get_tmr>
 800300a:	f8c7 0464 	str.w	r0, [r7, #1124]	; 0x464

	s_qcmd qcmd = {0};
 800300e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003012:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8003016:	2200      	movs	r2, #0
 8003018:	801a      	strh	r2, [r3, #0]
	uint8_t prio = 0;
 800301a:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800301e:	f2a3 437d 	subw	r3, r3, #1149	; 0x47d
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
	osStatus_t qs = osOK;
 8003026:	2300      	movs	r3, #0
 8003028:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460

  /* Infinite loop */

	while (loop) {
 800302c:	f000 bc44 	b.w	80038b8 <defThread+0xec8>

		if (check_tmr(tmr)) {
 8003030:	f8d7 0464 	ldr.w	r0, [r7, #1124]	; 0x464
 8003034:	f7fe ffd5 	bl	8001fe2 <check_tmr>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	f000 80ae 	beq.w	800319c <defThread+0x7ac>
			tmr = get_tmr(1);
 8003040:	2001      	movs	r0, #1
 8003042:	f7fe ffc1 	bl	8001fc8 <get_tmr>
 8003046:	f8c7 0464 	str.w	r0, [r7, #1124]	; 0x464
			//
			sec2str(screen);
 800304a:	f107 0318 	add.w	r3, r7, #24
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff f838 	bl	80020c4 <sec2str>
#ifdef SET_SWV
			strcpy(stz, screen);
#endif
			ST7789_WriteString(8, 0, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, BLUE, YELLOW);
 8003054:	4b48      	ldr	r3, [pc, #288]	; (8003178 <defThread+0x788>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	23f0      	movs	r3, #240	; 0xf0
 800305e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003062:	b29a      	uxth	r2, r3
 8003064:	f107 0318 	add.w	r3, r7, #24
 8003068:	4611      	mov	r1, r2
 800306a:	4618      	mov	r0, r3
 800306c:	f001 f860 	bl	8004130 <mkLineCenter>
 8003070:	4601      	mov	r1, r0
 8003072:	4b41      	ldr	r3, [pc, #260]	; (8003178 <defThread+0x788>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800307a:	9202      	str	r2, [sp, #8]
 800307c:	221f      	movs	r2, #31
 800307e:	9201      	str	r2, [sp, #4]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	9200      	str	r2, [sp, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	460a      	mov	r2, r1
 8003088:	2100      	movs	r1, #0
 800308a:	2008      	movs	r0, #8
 800308c:	f000 fffa 	bl	8004084 <ST7789_WriteString>

			sprintf(screen, "Error: 0x%04X", devError);
 8003090:	4b31      	ldr	r3, [pc, #196]	; (8003158 <defThread+0x768>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	f107 0318 	add.w	r3, r7, #24
 800309a:	4938      	ldr	r1, [pc, #224]	; (800317c <defThread+0x78c>)
 800309c:	4618      	mov	r0, r3
 800309e:	f00a f8a1 	bl	800d1e4 <siprintf>
			if (devError) err_color = RED; else err_color = BLACK;
 80030a2:	4b2d      	ldr	r3, [pc, #180]	; (8003158 <defThread+0x768>)
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d004      	beq.n	80030b4 <defThread+0x6c4>
 80030aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80030ae:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
 80030b2:	e002      	b.n	80030ba <defThread+0x6ca>
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
			ST7789_WriteString(0, ST7789_WIDTH - fntKey->height, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, err_color, WHITE);
 80030ba:	4b2f      	ldr	r3, [pc, #188]	; (8003178 <defThread+0x788>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	785b      	ldrb	r3, [r3, #1]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80030c6:	b29c      	uxth	r4, r3
 80030c8:	4b2b      	ldr	r3, [pc, #172]	; (8003178 <defThread+0x788>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	23f0      	movs	r3, #240	; 0xf0
 80030d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	f107 0318 	add.w	r3, r7, #24
 80030dc:	4611      	mov	r1, r2
 80030de:	4618      	mov	r0, r3
 80030e0:	f001 f826 	bl	8004130 <mkLineCenter>
 80030e4:	4601      	mov	r1, r0
 80030e6:	4b24      	ldr	r3, [pc, #144]	; (8003178 <defThread+0x788>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030ee:	9202      	str	r2, [sp, #8]
 80030f0:	f8b7 2476 	ldrh.w	r2, [r7, #1142]	; 0x476
 80030f4:	9201      	str	r2, [sp, #4]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	9200      	str	r2, [sp, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	460a      	mov	r2, r1
 80030fe:	4621      	mov	r1, r4
 8003100:	2000      	movs	r0, #0
 8003102:	f000 ffbf 	bl	8004084 <ST7789_WriteString>
			//puts("Second...");
			printf("[%s] %s%s", __func__, stz, eol);
#endif
			//

			if (qStat != 0) {
 8003106:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <defThread+0x790>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d019      	beq.n	8003142 <defThread+0x752>
				if (qs != qStat) {
 800310e:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <defThread+0x790>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 8003116:	429a      	cmp	r2, r3
 8003118:	d013      	beq.n	8003142 <defThread+0x752>
					if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 800311a:	4b1a      	ldr	r3, [pc, #104]	; (8003184 <defThread+0x794>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00b      	beq.n	800313a <defThread+0x74a>
 8003122:	4b17      	ldr	r3, [pc, #92]	; (8003180 <defThread+0x790>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7fe fdb6 	bl	8001c98 <get_qStat>
 800312c:	4602      	mov	r2, r0
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <defThread+0x76c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4915      	ldr	r1, [pc, #84]	; (8003188 <defThread+0x798>)
 8003134:	2001      	movs	r0, #1
 8003136:	f7ff f85f 	bl	80021f8 <Report>
					qs = qStat;
 800313a:	4b11      	ldr	r3, [pc, #68]	; (8003180 <defThread+0x790>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
				}
			}

			if (devError) led = true; else led = false;
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <defThread+0x768>)
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d020      	beq.n	800318c <defThread+0x79c>
 800314a:	2301      	movs	r3, #1
 800314c:	f887 3469 	strb.w	r3, [r7, #1129]	; 0x469
 8003150:	e01f      	b.n	8003192 <defThread+0x7a2>
 8003152:	bf00      	nop
 8003154:	200013a8 	.word	0x200013a8
 8003158:	2000034c 	.word	0x2000034c
 800315c:	20000004 	.word	0x20000004
 8003160:	0800e1f0 	.word	0x0800e1f0
 8003164:	0800e208 	.word	0x0800e208
 8003168:	0800e21c 	.word	0x0800e21c
 800316c:	0800e234 	.word	0x0800e234
 8003170:	0800e248 	.word	0x0800e248
 8003174:	0800e26c 	.word	0x0800e26c
 8003178:	20000078 	.word	0x20000078
 800317c:	0800e29c 	.word	0x0800e29c
 8003180:	200013b0 	.word	0x200013b0
 8003184:	20000062 	.word	0x20000062
 8003188:	0800e2ac 	.word	0x0800e2ac
 800318c:	2300      	movs	r3, #0
 800318e:	f887 3469 	strb.w	r3, [r7, #1129]	; 0x469
			errLedOn(led);
 8003192:	f897 3469 	ldrb.w	r3, [r7, #1129]	; 0x469
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe fec0 	bl	8001f1c <errLedOn>

		}

		if ((qStat = osMessageQueueGet(myQueHandle, (void *)&qcmd, &prio, 5)) != osOK) {
 800319c:	4bac      	ldr	r3, [pc, #688]	; (8003450 <defThread+0xa60>)
 800319e:	6818      	ldr	r0, [r3, #0]
 80031a0:	f107 020b 	add.w	r2, r7, #11
 80031a4:	f107 010c 	add.w	r1, r7, #12
 80031a8:	2305      	movs	r3, #5
 80031aa:	f006 fb0b 	bl	80097c4 <osMessageQueueGet>
 80031ae:	4603      	mov	r3, r0
 80031b0:	4aa8      	ldr	r2, [pc, #672]	; (8003454 <defThread+0xa64>)
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	4ba7      	ldr	r3, [pc, #668]	; (8003454 <defThread+0xa64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d028      	beq.n	800320e <defThread+0x81e>
			if (qs != qStat) qs = qStat;
 80031bc:	4ba5      	ldr	r3, [pc, #660]	; (8003454 <defThread+0xa64>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d003      	beq.n	80031d0 <defThread+0x7e0>
 80031c8:	4ba2      	ldr	r3, [pc, #648]	; (8003454 <defThread+0xa64>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
			if (qStat != osErrorTimeout) {
 80031d0:	4ba0      	ldr	r3, [pc, #640]	; (8003454 <defThread+0xa64>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f113 0f02 	cmn.w	r3, #2
 80031d8:	f000 830e 	beq.w	80037f8 <defThread+0xe08>
				devError |= devQUE;
 80031dc:	4b9e      	ldr	r3, [pc, #632]	; (8003458 <defThread+0xa68>)
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	4b9c      	ldr	r3, [pc, #624]	; (8003458 <defThread+0xa68>)
 80031e8:	801a      	strh	r2, [r3, #0]
				if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 80031ea:	4b9c      	ldr	r3, [pc, #624]	; (800345c <defThread+0xa6c>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 8302 	beq.w	80037f8 <defThread+0xe08>
 80031f4:	4b97      	ldr	r3, [pc, #604]	; (8003454 <defThread+0xa64>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe fd4d 	bl	8001c98 <get_qStat>
 80031fe:	4602      	mov	r2, r0
 8003200:	4b97      	ldr	r3, [pc, #604]	; (8003460 <defThread+0xa70>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4997      	ldr	r1, [pc, #604]	; (8003464 <defThread+0xa74>)
 8003206:	2001      	movs	r0, #1
 8003208:	f7fe fff6 	bl	80021f8 <Report>
 800320c:	e2f4      	b.n	80037f8 <defThread+0xe08>
			}
		} else {
			sprintf(screen, "Cmd: %s", str_cmds[qcmd.cmd]);
 800320e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003212:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	4b93      	ldr	r3, [pc, #588]	; (8003468 <defThread+0xa78>)
 800321c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003220:	f107 0318 	add.w	r3, r7, #24
 8003224:	4991      	ldr	r1, [pc, #580]	; (800346c <defThread+0xa7c>)
 8003226:	4618      	mov	r0, r3
 8003228:	f009 ffdc 	bl	800d1e4 <siprintf>
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 800322c:	4b90      	ldr	r3, [pc, #576]	; (8003470 <defThread+0xa80>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	785b      	ldrb	r3, [r3, #1]
 8003232:	b29b      	uxth	r3, r3
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	b29b      	uxth	r3, r3
 8003238:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800323c:	b29c      	uxth	r4, r3
							   mkLineCenter(screen, ST7789_WIDTH / fntKey->width),
 800323e:	4b8c      	ldr	r3, [pc, #560]	; (8003470 <defThread+0xa80>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	461a      	mov	r2, r3
 8003246:	23f0      	movs	r3, #240	; 0xf0
 8003248:	fb93 f3f2 	sdiv	r3, r3, r2
 800324c:	b29a      	uxth	r2, r3
 800324e:	f107 0318 	add.w	r3, r7, #24
 8003252:	4611      	mov	r1, r2
 8003254:	4618      	mov	r0, r3
 8003256:	f000 ff6b 	bl	8004130 <mkLineCenter>
 800325a:	4601      	mov	r1, r0
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 800325c:	4b84      	ldr	r3, [pc, #528]	; (8003470 <defThread+0xa80>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2200      	movs	r2, #0
 8003262:	9202      	str	r2, [sp, #8]
 8003264:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003268:	9201      	str	r2, [sp, #4]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	9200      	str	r2, [sp, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	460a      	mov	r2, r1
 8003272:	4621      	mov	r1, r4
 8003274:	2000      	movs	r0, #0
 8003276:	f000 ff05 	bl	8004084 <ST7789_WriteString>
							   *fntKey,
							   CYAN,
							   BLACK);
			//
			if (dbg > logOn)
 800327a:	4b78      	ldr	r3, [pc, #480]	; (800345c <defThread+0xa6c>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d91e      	bls.n	80032c0 <defThread+0x8d0>
				Report(1, "Command(%u.%u): '%s'%s", qcmd.cmd, qcmd.attr, str_cmds[qcmd.cmd], eol);
 8003282:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003286:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4619      	mov	r1, r3
 800328e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003292:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8003296:	785b      	ldrb	r3, [r3, #1]
 8003298:	4618      	mov	r0, r3
 800329a:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800329e:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b70      	ldr	r3, [pc, #448]	; (8003468 <defThread+0xa78>)
 80032a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ac:	4a6c      	ldr	r2, [pc, #432]	; (8003460 <defThread+0xa70>)
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	9201      	str	r2, [sp, #4]
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	4603      	mov	r3, r0
 80032b6:	460a      	mov	r2, r1
 80032b8:	496e      	ldr	r1, [pc, #440]	; (8003474 <defThread+0xa84>)
 80032ba:	2001      	movs	r0, #1
 80032bc:	f7fe ff9c 	bl	80021f8 <Report>
			//
			nand_show = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
			switch (qcmd.cmd) {
 80032c6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80032ca:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b0a      	cmp	r3, #10
 80032d2:	f200 827e 	bhi.w	80037d2 <defThread+0xde2>
 80032d6:	a201      	add	r2, pc, #4	; (adr r2, 80032dc <defThread+0x8ec>)
 80032d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032dc:	08003377 	.word	0x08003377
 80032e0:	08003437 	.word	0x08003437
 80032e4:	08003541 	.word	0x08003541
 80032e8:	08003541 	.word	0x08003541
 80032ec:	08003691 	.word	0x08003691
 80032f0:	08003597 	.word	0x08003597
 80032f4:	08003629 	.word	0x08003629
 80032f8:	080034d1 	.word	0x080034d1
 80032fc:	0800337f 	.word	0x0800337f
 8003300:	0800335d 	.word	0x0800335d
 8003304:	08003309 	.word	0x08003309
				case cmdHelp:
					sprintf(stx, "Support next commands:%s", eol);
 8003308:	4b55      	ldr	r3, [pc, #340]	; (8003460 <defThread+0xa70>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	495a      	ldr	r1, [pc, #360]	; (8003478 <defThread+0xa88>)
 8003310:	485a      	ldr	r0, [pc, #360]	; (800347c <defThread+0xa8c>)
 8003312:	f009 ff67 	bl	800d1e4 <siprintf>
					for (uint8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t'%s'%s", s_cmds[i], eol);
 8003316:	2300      	movs	r3, #0
 8003318:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
 800331c:	e014      	b.n	8003348 <defThread+0x958>
 800331e:	4857      	ldr	r0, [pc, #348]	; (800347c <defThread+0xa8c>)
 8003320:	f7fc ff56 	bl	80001d0 <strlen>
 8003324:	4603      	mov	r3, r0
 8003326:	4a55      	ldr	r2, [pc, #340]	; (800347c <defThread+0xa8c>)
 8003328:	1898      	adds	r0, r3, r2
 800332a:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 800332e:	4a54      	ldr	r2, [pc, #336]	; (8003480 <defThread+0xa90>)
 8003330:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003334:	4b4a      	ldr	r3, [pc, #296]	; (8003460 <defThread+0xa70>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4952      	ldr	r1, [pc, #328]	; (8003484 <defThread+0xa94>)
 800333a:	f009 ff53 	bl	800d1e4 <siprintf>
 800333e:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8003342:	3301      	adds	r3, #1
 8003344:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
 8003348:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 800334c:	2b0a      	cmp	r3, #10
 800334e:	d9e6      	bls.n	800331e <defThread+0x92e>
					Report(1, "%s", stx);
 8003350:	4a4a      	ldr	r2, [pc, #296]	; (800347c <defThread+0xa8c>)
 8003352:	494d      	ldr	r1, [pc, #308]	; (8003488 <defThread+0xa98>)
 8003354:	2001      	movs	r0, #1
 8003356:	f7fe ff4f 	bl	80021f8 <Report>
				break;
 800335a:	e23a      	b.n	80037d2 <defThread+0xde2>
				case cmdMem:
					Report(1, "FreeRTOS memory: free=%lu heap=%lu bytes%s", xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 800335c:	f008 ffa2 	bl	800c2a4 <xPortGetFreeHeapSize>
 8003360:	4602      	mov	r2, r0
 8003362:	4b3f      	ldr	r3, [pc, #252]	; (8003460 <defThread+0xa70>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800336c:	4947      	ldr	r1, [pc, #284]	; (800348c <defThread+0xa9c>)
 800336e:	2001      	movs	r0, #1
 8003370:	f7fe ff42 	bl	80021f8 <Report>
				break;
 8003374:	e22d      	b.n	80037d2 <defThread+0xde2>
				case cmdRestart:
					loop = false;
 8003376:	2300      	movs	r3, #0
 8003378:	f887 346a 	strb.w	r3, [r7, #1130]	; 0x46a
		  		break;
 800337c:	e229      	b.n	80037d2 <defThread+0xde2>
				case cmdInfo:
					if (dbg != logOff) {
 800337e:	4b37      	ldr	r3, [pc, #220]	; (800345c <defThread+0xa6c>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 821a 	beq.w	80037bc <defThread+0xdcc>
						strcpy(stx, "NAND:");
 8003388:	4b3c      	ldr	r3, [pc, #240]	; (800347c <defThread+0xa8c>)
 800338a:	4a41      	ldr	r2, [pc, #260]	; (8003490 <defThread+0xaa0>)
 800338c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003390:	6018      	str	r0, [r3, #0]
 8003392:	3304      	adds	r3, #4
 8003394:	8019      	strh	r1, [r3, #0]
						//uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
						for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8003396:	2300      	movs	r3, #0
 8003398:	f887 345e 	strb.w	r3, [r7, #1118]	; 0x45e
 800339c:	e016      	b.n	80033cc <defThread+0x9dc>
 800339e:	4837      	ldr	r0, [pc, #220]	; (800347c <defThread+0xa8c>)
 80033a0:	f7fc ff16 	bl	80001d0 <strlen>
 80033a4:	4603      	mov	r3, r0
 80033a6:	4a35      	ldr	r2, [pc, #212]	; (800347c <defThread+0xa8c>)
 80033a8:	1898      	adds	r0, r3, r2
 80033aa:	f997 345e 	ldrsb.w	r3, [r7, #1118]	; 0x45e
 80033ae:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 80033b2:	4413      	add	r3, r2
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	461a      	mov	r2, r3
 80033b8:	4936      	ldr	r1, [pc, #216]	; (8003494 <defThread+0xaa4>)
 80033ba:	f009 ff13 	bl	800d1e4 <siprintf>
 80033be:	f997 345e 	ldrsb.w	r3, [r7, #1118]	; 0x45e
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f887 345e 	strb.w	r3, [r7, #1118]	; 0x45e
 80033cc:	f897 345e 	ldrb.w	r3, [r7, #1118]	; 0x45e
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d9e4      	bls.n	800339e <defThread+0x9ae>
						sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 80033d4:	4829      	ldr	r0, [pc, #164]	; (800347c <defThread+0xa8c>)
 80033d6:	f7fc fefb 	bl	80001d0 <strlen>
 80033da:	4603      	mov	r3, r0
 80033dc:	4a27      	ldr	r2, [pc, #156]	; (800347c <defThread+0xa8c>)
 80033de:	1898      	adds	r0, r3, r2
 80033e0:	4b2d      	ldr	r3, [pc, #180]	; (8003498 <defThread+0xaa8>)
 80033e2:	785b      	ldrb	r3, [r3, #1]
 80033e4:	461a      	mov	r2, r3
 80033e6:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 80033ea:	492c      	ldr	r1, [pc, #176]	; (800349c <defThread+0xaac>)
 80033ec:	f009 fefa 	bl	800d1e4 <siprintf>
						sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB",
 80033f0:	4822      	ldr	r0, [pc, #136]	; (800347c <defThread+0xa8c>)
 80033f2:	f7fc feed 	bl	80001d0 <strlen>
 80033f6:	4603      	mov	r3, r0
 80033f8:	4a20      	ldr	r2, [pc, #128]	; (800347c <defThread+0xa8c>)
 80033fa:	1898      	adds	r0, r3, r2
 80033fc:	4b28      	ldr	r3, [pc, #160]	; (80034a0 <defThread+0xab0>)
 80033fe:	681c      	ldr	r4, [r3, #0]
 8003400:	4b27      	ldr	r3, [pc, #156]	; (80034a0 <defThread+0xab0>)
 8003402:	685d      	ldr	r5, [r3, #4]
 8003404:	4b26      	ldr	r3, [pc, #152]	; (80034a0 <defThread+0xab0>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4a25      	ldr	r2, [pc, #148]	; (80034a0 <defThread+0xab0>)
 800340a:	6912      	ldr	r2, [r2, #16]
 800340c:	f8d7 1454 	ldr.w	r1, [r7, #1108]	; 0x454
 8003410:	9103      	str	r1, [sp, #12]
 8003412:	9202      	str	r2, [sp, #8]
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	462b      	mov	r3, r5
 800341e:	4622      	mov	r2, r4
 8003420:	4920      	ldr	r1, [pc, #128]	; (80034a4 <defThread+0xab4>)
 8003422:	f009 fedf 	bl	800d1e4 <siprintf>
											chipConf.SpareAreaSize,
											BlockSizeKB,
											chipConf.BlockNbr,
											chipConf.PlaneNbr,
											PlaneSizeMB);
						Report(1, "%s%s", stx, eol);
 8003426:	4b0e      	ldr	r3, [pc, #56]	; (8003460 <defThread+0xa70>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a14      	ldr	r2, [pc, #80]	; (800347c <defThread+0xa8c>)
 800342c:	491e      	ldr	r1, [pc, #120]	; (80034a8 <defThread+0xab8>)
 800342e:	2001      	movs	r0, #1
 8003430:	f7fe fee2 	bl	80021f8 <Report>
					}
				break;
 8003434:	e1c2      	b.n	80037bc <defThread+0xdcc>
				case cmdEpoch:
					if (!qcmd.attr) {//set date&time
 8003436:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800343a:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 800343e:	785b      	ldrb	r3, [r3, #1]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d135      	bne.n	80034b0 <defThread+0xac0>
						set_Date(epoch);
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <defThread+0xabc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7fe fddb 	bl	8002004 <set_Date>
					} else {//show date&time
						sec2str(stx);
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
					}
				break;
 800344e:	e1b7      	b.n	80037c0 <defThread+0xdd0>
 8003450:	20000344 	.word	0x20000344
 8003454:	200013b0 	.word	0x200013b0
 8003458:	2000034c 	.word	0x2000034c
 800345c:	20000062 	.word	0x20000062
 8003460:	20000004 	.word	0x20000004
 8003464:	0800e2ac 	.word	0x0800e2ac
 8003468:	20000034 	.word	0x20000034
 800346c:	0800e2b8 	.word	0x0800e2b8
 8003470:	20000078 	.word	0x20000078
 8003474:	0800e2c0 	.word	0x0800e2c0
 8003478:	0800e2d8 	.word	0x0800e2d8
 800347c:	200013b4 	.word	0x200013b4
 8003480:	20000008 	.word	0x20000008
 8003484:	0800e2f4 	.word	0x0800e2f4
 8003488:	0800dfb0 	.word	0x0800dfb0
 800348c:	0800e2fc 	.word	0x0800e2fc
 8003490:	0800e024 	.word	0x0800e024
 8003494:	0800dfa8 	.word	0x0800dfa8
 8003498:	20001388 	.word	0x20001388
 800349c:	0800e02c 	.word	0x0800e02c
 80034a0:	20001390 	.word	0x20001390
 80034a4:	0800e044 	.word	0x0800e044
 80034a8:	0800e0c8 	.word	0x0800e0c8
 80034ac:	20000064 	.word	0x20000064
						sec2str(stx);
 80034b0:	4888      	ldr	r0, [pc, #544]	; (80036d4 <defThread+0xce4>)
 80034b2:	f7fe fe07 	bl	80020c4 <sec2str>
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
 80034b6:	4b88      	ldr	r3, [pc, #544]	; (80036d8 <defThread+0xce8>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f000 8180 	beq.w	80037c0 <defThread+0xdd0>
 80034c0:	4b86      	ldr	r3, [pc, #536]	; (80036dc <defThread+0xcec>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a83      	ldr	r2, [pc, #524]	; (80036d4 <defThread+0xce4>)
 80034c6:	4986      	ldr	r1, [pc, #536]	; (80036e0 <defThread+0xcf0>)
 80034c8:	2000      	movs	r0, #0
 80034ca:	f7fe fe95 	bl	80021f8 <Report>
				break;
 80034ce:	e177      	b.n	80037c0 <defThread+0xdd0>
				case cmdLog:
					if (qcmd.attr < logNone) {
 80034d0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80034d4:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 80034d8:	785b      	ldrb	r3, [r3, #1]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d81e      	bhi.n	800351c <defThread+0xb2c>
						Report(1, "Set log level to '%s'(%u)%s", get_logName(qcmd.attr), qcmd.attr, eol);
 80034de:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80034e2:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 80034e6:	785b      	ldrb	r3, [r3, #1]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe fc25 	bl	8001d38 <get_logName>
 80034ee:	4602      	mov	r2, r0
 80034f0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80034f4:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 80034f8:	785b      	ldrb	r3, [r3, #1]
 80034fa:	4619      	mov	r1, r3
 80034fc:	4b77      	ldr	r3, [pc, #476]	; (80036dc <defThread+0xcec>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	460b      	mov	r3, r1
 8003504:	4977      	ldr	r1, [pc, #476]	; (80036e4 <defThread+0xcf4>)
 8003506:	2001      	movs	r0, #1
 8003508:	f7fe fe76 	bl	80021f8 <Report>
						dbg = qcmd.attr;
 800350c:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003510:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8003514:	785a      	ldrb	r2, [r3, #1]
 8003516:	4b70      	ldr	r3, [pc, #448]	; (80036d8 <defThread+0xce8>)
 8003518:	701a      	strb	r2, [r3, #0]
					} else {
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
					}
				break;
 800351a:	e15a      	b.n	80037d2 <defThread+0xde2>
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
 800351c:	4b6e      	ldr	r3, [pc, #440]	; (80036d8 <defThread+0xce8>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f7fe fc09 	bl	8001d38 <get_logName>
 8003526:	4602      	mov	r2, r0
 8003528:	4b6b      	ldr	r3, [pc, #428]	; (80036d8 <defThread+0xce8>)
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	4619      	mov	r1, r3
 800352e:	4b6b      	ldr	r3, [pc, #428]	; (80036dc <defThread+0xcec>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	460b      	mov	r3, r1
 8003536:	496c      	ldr	r1, [pc, #432]	; (80036e8 <defThread+0xcf8>)
 8003538:	2001      	movs	r0, #1
 800353a:	f7fe fe5d 	bl	80021f8 <Report>
				break;
 800353e:	e148      	b.n	80037d2 <defThread+0xde2>
				case cmdRead:
				case cmdNext:
					if (rdBuf) {
 8003540:	4b6a      	ldr	r3, [pc, #424]	; (80036ec <defThread+0xcfc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 813d 	beq.w	80037c4 <defThread+0xdd4>
						io_nand_read(nandAdr - devAdr, rdBuf, nandLen, 0);
 800354a:	4b69      	ldr	r3, [pc, #420]	; (80036f0 <defThread+0xd00>)
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	4b69      	ldr	r3, [pc, #420]	; (80036f4 <defThread+0xd04>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	1ad0      	subs	r0, r2, r3
 8003554:	4b65      	ldr	r3, [pc, #404]	; (80036ec <defThread+0xcfc>)
 8003556:	6819      	ldr	r1, [r3, #0]
 8003558:	4b67      	ldr	r3, [pc, #412]	; (80036f8 <defThread+0xd08>)
 800355a:	881b      	ldrh	r3, [r3, #0]
 800355c:	461a      	mov	r2, r3
 800355e:	2300      	movs	r3, #0
 8003560:	f7fe fb3e 	bl	8001be0 <io_nand_read>
						if (!(devError & devNAND)) {
 8003564:	4b65      	ldr	r3, [pc, #404]	; (80036fc <defThread+0xd0c>)
 8003566:	881b      	ldrh	r3, [r3, #0]
 8003568:	f003 0320 	and.w	r3, r3, #32
 800356c:	2b00      	cmp	r3, #0
 800356e:	f040 8129 	bne.w	80037c4 <defThread+0xdd4>
							if (qcmd.cmd == cmdRead) nand_show = 1;
 8003572:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003576:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b02      	cmp	r3, #2
 800357e:	d103      	bne.n	8003588 <defThread+0xb98>
 8003580:	2301      	movs	r3, #1
 8003582:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
 8003586:	e002      	b.n	800358e <defThread+0xb9e>
												else nand_show = 2;
 8003588:	2302      	movs	r3, #2
 800358a:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
							readed = true;
 800358e:	2301      	movs	r3, #1
 8003590:	f887 347a 	strb.w	r3, [r7, #1146]	; 0x47a
						}
					}
				break;
 8003594:	e116      	b.n	80037c4 <defThread+0xdd4>
				/*case cmdNext:
					if (dbg != logOff) Report(1, "Read next nand adr:0x%X len:%lu%s", nandAdr, nandLen, eol);
					if (rdBuf) nand_show = 2;
				break;*/
				case cmdErase:
					if (!qcmd.attr) {
 8003596:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800359a:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 800359e:	785b      	ldrb	r3, [r3, #1]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d12e      	bne.n	8003602 <defThread+0xc12>
						uint32_t bk = nandBlk * chipConf.PageSize;
 80035a4:	4b56      	ldr	r3, [pc, #344]	; (8003700 <defThread+0xd10>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a56      	ldr	r2, [pc, #344]	; (8003704 <defThread+0xd14>)
 80035aa:	6812      	ldr	r2, [r2, #0]
 80035ac:	fb02 f303 	mul.w	r3, r2, r3
 80035b0:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
						io_nand_block_erase(bk);
 80035b4:	f8d7 0440 	ldr.w	r0, [r7, #1088]	; 0x440
 80035b8:	f7fe fb4e 	bl	8001c58 <io_nand_block_erase>
						if (dbg != logOff) {
 80035bc:	4b46      	ldr	r3, [pc, #280]	; (80036d8 <defThread+0xce8>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8101 	beq.w	80037c8 <defThread+0xdd8>
							if (devError & devNAND) {
 80035c6:	4b4d      	ldr	r3, [pc, #308]	; (80036fc <defThread+0xd0c>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	f003 0320 	and.w	r3, r3, #32
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00b      	beq.n	80035ea <defThread+0xbfa>
								Report(1, "Erase nand block:%lu addr:%u Error !%s", nandBlk, bk, eol);
 80035d2:	4b4c      	ldr	r3, [pc, #304]	; (8003704 <defThread+0xd14>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	4b41      	ldr	r3, [pc, #260]	; (80036dc <defThread+0xcec>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	f8d7 3440 	ldr.w	r3, [r7, #1088]	; 0x440
 80035e0:	4949      	ldr	r1, [pc, #292]	; (8003708 <defThread+0xd18>)
 80035e2:	2001      	movs	r0, #1
 80035e4:	f7fe fe08 	bl	80021f8 <Report>
						iBlk = 0;
						next_block_erase = 1;
						if (dbg != logOff) Report(1, "Erase chip ");
						stik = HAL_GetTick();
					}
				break;
 80035e8:	e0ee      	b.n	80037c8 <defThread+0xdd8>
								Report(1, "Erase nand block:%lu addr:%u Ok !%s", nandBlk, bk, eol);
 80035ea:	4b46      	ldr	r3, [pc, #280]	; (8003704 <defThread+0xd14>)
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	4b3b      	ldr	r3, [pc, #236]	; (80036dc <defThread+0xcec>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	f8d7 3440 	ldr.w	r3, [r7, #1088]	; 0x440
 80035f8:	4944      	ldr	r1, [pc, #272]	; (800370c <defThread+0xd1c>)
 80035fa:	2001      	movs	r0, #1
 80035fc:	f7fe fdfc 	bl	80021f8 <Report>
				break;
 8003600:	e0e2      	b.n	80037c8 <defThread+0xdd8>
						iBlk = 0;
 8003602:	2300      	movs	r3, #0
 8003604:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
						next_block_erase = 1;
 8003608:	2301      	movs	r3, #1
 800360a:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
						if (dbg != logOff) Report(1, "Erase chip ");
 800360e:	4b32      	ldr	r3, [pc, #200]	; (80036d8 <defThread+0xce8>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <defThread+0xc2e>
 8003616:	493e      	ldr	r1, [pc, #248]	; (8003710 <defThread+0xd20>)
 8003618:	2001      	movs	r0, #1
 800361a:	f7fe fded 	bl	80021f8 <Report>
						stik = HAL_GetTick();
 800361e:	f001 f9e9 	bl	80049f4 <HAL_GetTick>
 8003622:	f8c7 047c 	str.w	r0, [r7, #1148]	; 0x47c
				break;
 8003626:	e0cf      	b.n	80037c8 <defThread+0xdd8>
				case cmdCheck:
				{
					uint32_t adr = nandPage * chipConf.PageSize;//nand_PageToBlock(nandPage);
 8003628:	4b35      	ldr	r3, [pc, #212]	; (8003700 <defThread+0xd10>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a39      	ldr	r2, [pc, #228]	; (8003714 <defThread+0xd24>)
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	fb02 f303 	mul.w	r3, r2, r3
 8003634:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
					if (!pageIsEmpty(adr)) {
 8003638:	f8d7 0444 	ldr.w	r0, [r7, #1092]	; 0x444
 800363c:	f7fd ff42 	bl	80014c4 <pageIsEmpty>
 8003640:	4603      	mov	r3, r0
 8003642:	f083 0301 	eor.w	r3, r3, #1
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d010      	beq.n	800366e <defThread+0xc7e>
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu Not empty%s", nandPage, adr, eol);
 800364c:	4b22      	ldr	r3, [pc, #136]	; (80036d8 <defThread+0xce8>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80bb 	beq.w	80037cc <defThread+0xddc>
 8003656:	4b2f      	ldr	r3, [pc, #188]	; (8003714 <defThread+0xd24>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4b20      	ldr	r3, [pc, #128]	; (80036dc <defThread+0xcec>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8003664:	492c      	ldr	r1, [pc, #176]	; (8003718 <defThread+0xd28>)
 8003666:	2001      	movs	r0, #1
 8003668:	f7fe fdc6 	bl	80021f8 <Report>
					} else {
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu is Empty%s", nandPage, adr, eol);
					}
				}
				break;
 800366c:	e0ae      	b.n	80037cc <defThread+0xddc>
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu is Empty%s", nandPage, adr, eol);
 800366e:	4b1a      	ldr	r3, [pc, #104]	; (80036d8 <defThread+0xce8>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 80aa 	beq.w	80037cc <defThread+0xddc>
 8003678:	4b26      	ldr	r3, [pc, #152]	; (8003714 <defThread+0xd24>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4b17      	ldr	r3, [pc, #92]	; (80036dc <defThread+0xcec>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8003686:	4925      	ldr	r1, [pc, #148]	; (800371c <defThread+0xd2c>)
 8003688:	2001      	movs	r0, #1
 800368a:	f7fe fdb5 	bl	80021f8 <Report>
				break;
 800368e:	e09d      	b.n	80037cc <defThread+0xddc>
				case cmdWrite:
					if (wrBuf) {
 8003690:	4b23      	ldr	r3, [pc, #140]	; (8003720 <defThread+0xd30>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 809b 	beq.w	80037d0 <defThread+0xde0>
						uint32_t wadr = nandAdr - devAdr;
 800369a:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <defThread+0xd00>)
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	4b15      	ldr	r3, [pc, #84]	; (80036f4 <defThread+0xd04>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	f8c7 343c 	str.w	r3, [r7, #1084]	; 0x43c
						if (!pageIsEmpty(wadr)) {
 80036a8:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 80036ac:	f7fd ff0a 	bl	80014c4 <pageIsEmpty>
 80036b0:	4603      	mov	r3, r0
 80036b2:	f083 0301 	eor.w	r3, r3, #1
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d035      	beq.n	8003728 <defThread+0xd38>
							io_nand_block_erase(wadr);
 80036bc:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 80036c0:	f7fe faca 	bl	8001c58 <io_nand_block_erase>
							sprintf(stx, "Erase nand addr:%lu done", wadr);
 80036c4:	f8d7 243c 	ldr.w	r2, [r7, #1084]	; 0x43c
 80036c8:	4916      	ldr	r1, [pc, #88]	; (8003724 <defThread+0xd34>)
 80036ca:	4802      	ldr	r0, [pc, #8]	; (80036d4 <defThread+0xce4>)
 80036cc:	f009 fd8a 	bl	800d1e4 <siprintf>
 80036d0:	e030      	b.n	8003734 <defThread+0xd44>
 80036d2:	bf00      	nop
 80036d4:	200013b4 	.word	0x200013b4
 80036d8:	20000062 	.word	0x20000062
 80036dc:	20000004 	.word	0x20000004
 80036e0:	0800e328 	.word	0x0800e328
 80036e4:	0800e344 	.word	0x0800e344
 80036e8:	0800e360 	.word	0x0800e360
 80036ec:	200013a8 	.word	0x200013a8
 80036f0:	20001374 	.word	0x20001374
 80036f4:	20001370 	.word	0x20001370
 80036f8:	20001378 	.word	0x20001378
 80036fc:	2000034c 	.word	0x2000034c
 8003700:	20001390 	.word	0x20001390
 8003704:	2000137c 	.word	0x2000137c
 8003708:	0800e380 	.word	0x0800e380
 800370c:	0800e3a8 	.word	0x0800e3a8
 8003710:	0800e3cc 	.word	0x0800e3cc
 8003714:	20001380 	.word	0x20001380
 8003718:	0800e3d8 	.word	0x0800e3d8
 800371c:	0800e3fc 	.word	0x0800e3fc
 8003720:	200013ac 	.word	0x200013ac
 8003724:	0800e41c 	.word	0x0800e41c
						} else {
							sprintf(stx, "Addr:%lu is Empty", wadr);
 8003728:	f8d7 243c 	ldr.w	r2, [r7, #1084]	; 0x43c
 800372c:	4980      	ldr	r1, [pc, #512]	; (8003930 <defThread+0xf40>)
 800372e:	4881      	ldr	r0, [pc, #516]	; (8003934 <defThread+0xf44>)
 8003730:	f009 fd58 	bl	800d1e4 <siprintf>
						}
						if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8003734:	4b80      	ldr	r3, [pc, #512]	; (8003938 <defThread+0xf48>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d006      	beq.n	800374a <defThread+0xd5a>
 800373c:	4b7f      	ldr	r3, [pc, #508]	; (800393c <defThread+0xf4c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a7c      	ldr	r2, [pc, #496]	; (8003934 <defThread+0xf44>)
 8003742:	497f      	ldr	r1, [pc, #508]	; (8003940 <defThread+0xf50>)
 8003744:	2001      	movs	r0, #1
 8003746:	f7fe fd57 	bl	80021f8 <Report>
						memset(wrBuf, EMPTY, chipConf.PageSize);
 800374a:	4b7e      	ldr	r3, [pc, #504]	; (8003944 <defThread+0xf54>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a7e      	ldr	r2, [pc, #504]	; (8003948 <defThread+0xf58>)
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	21ff      	movs	r1, #255	; 0xff
 8003754:	4618      	mov	r0, r3
 8003756:	f009 f8c7 	bl	800c8e8 <memset>
						uint32_t ofs = 0;//(nandAdr - devAdr) % chipConf.PageSize;
 800375a:	2300      	movs	r3, #0
 800375c:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
						memset(wrBuf /* + ofs*/, nandByte, nandLen);
 8003760:	4b78      	ldr	r3, [pc, #480]	; (8003944 <defThread+0xf54>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a79      	ldr	r2, [pc, #484]	; (800394c <defThread+0xf5c>)
 8003766:	7812      	ldrb	r2, [r2, #0]
 8003768:	4611      	mov	r1, r2
 800376a:	4a79      	ldr	r2, [pc, #484]	; (8003950 <defThread+0xf60>)
 800376c:	8812      	ldrh	r2, [r2, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f009 f8ba 	bl	800c8e8 <memset>
						////showBuf(1, false, devAdr, 512,/*nandAdr, nandLen,*/ wrBuf);
						//if (NAND_Write_Page_8b(nandPort, &addr, wrBuf, nandLen, ofs) != HAL_OK) devError |= devNAND;
						//if (dbg != logOff) Report(1, "Write nand adr:0x%X byte:0x%02X len:%lu ofs:%lu (page:%lu blk:%lu)%s",
						//	      	  	  	  	  	  nandAdr, nandByte, nandLen, ofs, addr.Page, addr.Block, eol);
						io_nand_write(wadr, wrBuf, nandLen, ofs);
 8003774:	4b73      	ldr	r3, [pc, #460]	; (8003944 <defThread+0xf54>)
 8003776:	6819      	ldr	r1, [r3, #0]
 8003778:	4b75      	ldr	r3, [pc, #468]	; (8003950 <defThread+0xf60>)
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	461a      	mov	r2, r3
 800377e:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 8003782:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 8003786:	f7fe fa49 	bl	8001c1c <io_nand_write>
						if (dbg != logOff) Report(1, "Write nand adr:0x%X byte:0x%02X len:%lu ofs:%lu%s",
 800378a:	4b6b      	ldr	r3, [pc, #428]	; (8003938 <defThread+0xf48>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d01e      	beq.n	80037d0 <defThread+0xde0>
 8003792:	4b70      	ldr	r3, [pc, #448]	; (8003954 <defThread+0xf64>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	4b6d      	ldr	r3, [pc, #436]	; (800394c <defThread+0xf5c>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	4b6c      	ldr	r3, [pc, #432]	; (8003950 <defThread+0xf60>)
 800379e:	881b      	ldrh	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
 80037a2:	4b66      	ldr	r3, [pc, #408]	; (800393c <defThread+0xf4c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	9302      	str	r3, [sp, #8]
 80037a8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	9100      	str	r1, [sp, #0]
 80037b0:	4603      	mov	r3, r0
 80037b2:	4969      	ldr	r1, [pc, #420]	; (8003958 <defThread+0xf68>)
 80037b4:	2001      	movs	r0, #1
 80037b6:	f7fe fd1f 	bl	80021f8 <Report>
							      	  	  	  	  	  nandAdr, nandByte, nandLen, ofs, eol);
					}
				break;
 80037ba:	e009      	b.n	80037d0 <defThread+0xde0>
				break;
 80037bc:	bf00      	nop
 80037be:	e008      	b.n	80037d2 <defThread+0xde2>
				break;
 80037c0:	bf00      	nop
 80037c2:	e006      	b.n	80037d2 <defThread+0xde2>
				break;
 80037c4:	bf00      	nop
 80037c6:	e004      	b.n	80037d2 <defThread+0xde2>
				break;
 80037c8:	bf00      	nop
 80037ca:	e002      	b.n	80037d2 <defThread+0xde2>
				break;
 80037cc:	bf00      	nop
 80037ce:	e000      	b.n	80037d2 <defThread+0xde2>
				break;
 80037d0:	bf00      	nop
			}
			if (nand_show) {
 80037d2:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00e      	beq.n	80037f8 <defThread+0xe08>
				showBuf(nand_show, readed, nandAdr, nandLen, rdBuf);
 80037da:	4b5e      	ldr	r3, [pc, #376]	; (8003954 <defThread+0xf64>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b5c      	ldr	r3, [pc, #368]	; (8003950 <defThread+0xf60>)
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	461c      	mov	r4, r3
 80037e4:	4b5d      	ldr	r3, [pc, #372]	; (800395c <defThread+0xf6c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f897 147a 	ldrb.w	r1, [r7, #1146]	; 0x47a
 80037ec:	f897 047b 	ldrb.w	r0, [r7, #1147]	; 0x47b
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	4623      	mov	r3, r4
 80037f4:	f7ff f840 	bl	8002878 <showBuf>
			}
		}

		// Erase all pages
		if (next_block_erase) {
 80037f8:	f897 3487 	ldrb.w	r3, [r7, #1159]	; 0x487
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d058      	beq.n	80038b2 <defThread+0xec2>
			byte = dbg;
 8003800:	4b4d      	ldr	r3, [pc, #308]	; (8003938 <defThread+0xf48>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	f887 345d 	strb.w	r3, [r7, #1117]	; 0x45d
			dbg = logOff;//disable print log !
 8003808:	4b4b      	ldr	r3, [pc, #300]	; (8003938 <defThread+0xf48>)
 800380a:	2200      	movs	r2, #0
 800380c:	701a      	strb	r2, [r3, #0]
			io_nand_block_erase(iBlk);
 800380e:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 8003812:	f7fe fa21 	bl	8001c58 <io_nand_block_erase>
			dbg = byte;//restore dbg value !
 8003816:	4a48      	ldr	r2, [pc, #288]	; (8003938 <defThread+0xf48>)
 8003818:	f897 345d 	ldrb.w	r3, [r7, #1117]	; 0x45d
 800381c:	7013      	strb	r3, [r2, #0]
			if (devError & devNAND) {
 800381e:	4b50      	ldr	r3, [pc, #320]	; (8003960 <defThread+0xf70>)
 8003820:	881b      	ldrh	r3, [r3, #0]
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <defThread+0xe42>
				next_block_erase = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
 8003830:	e01c      	b.n	800386c <defThread+0xe7c>
			} else {
				if (!(iBlk % (chipConf.PageSize * 1024))) Report(0, ".");
 8003832:	4b45      	ldr	r3, [pc, #276]	; (8003948 <defThread+0xf58>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	029a      	lsls	r2, r3, #10
 8003838:	f8d7 3480 	ldr.w	r3, [r7, #1152]	; 0x480
 800383c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003840:	fb01 f202 	mul.w	r2, r1, r2
 8003844:	1a9b      	subs	r3, r3, r2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d103      	bne.n	8003852 <defThread+0xe62>
 800384a:	4946      	ldr	r1, [pc, #280]	; (8003964 <defThread+0xf74>)
 800384c:	2000      	movs	r0, #0
 800384e:	f7fe fcd3 	bl	80021f8 <Report>
				if (iBlk >= (chipConf.PlaneSize * chipConf.PlaneNbr)) next_block_erase = 0;
 8003852:	4b3d      	ldr	r3, [pc, #244]	; (8003948 <defThread+0xf58>)
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	4a3c      	ldr	r2, [pc, #240]	; (8003948 <defThread+0xf58>)
 8003858:	6912      	ldr	r2, [r2, #16]
 800385a:	fb02 f303 	mul.w	r3, r2, r3
 800385e:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 8003862:	429a      	cmp	r2, r3
 8003864:	d302      	bcc.n	800386c <defThread+0xe7c>
 8003866:	2300      	movs	r3, #0
 8003868:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
			}
			iBlk += chipConf.PageSize;
 800386c:	4b36      	ldr	r3, [pc, #216]	; (8003948 <defThread+0xf58>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 8003874:	4413      	add	r3, r2
 8003876:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
			if (!next_block_erase) {
 800387a:	f897 3487 	ldrb.w	r3, [r7, #1159]	; 0x487
 800387e:	2b00      	cmp	r3, #0
 8003880:	d117      	bne.n	80038b2 <defThread+0xec2>
				if (dbg != logOff) Report(0, " %lu blocks (%lu sec)%s", iBlk, (HAL_GetTick() - stik) / 1000, eol);
 8003882:	4b2d      	ldr	r3, [pc, #180]	; (8003938 <defThread+0xf48>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d013      	beq.n	80038b2 <defThread+0xec2>
 800388a:	f001 f8b3 	bl	80049f4 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	4a34      	ldr	r2, [pc, #208]	; (8003968 <defThread+0xf78>)
 8003898:	fba2 2303 	umull	r2, r3, r2, r3
 800389c:	099a      	lsrs	r2, r3, #6
 800389e:	4b27      	ldr	r3, [pc, #156]	; (800393c <defThread+0xf4c>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	4613      	mov	r3, r2
 80038a6:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 80038aa:	4930      	ldr	r1, [pc, #192]	; (800396c <defThread+0xf7c>)
 80038ac:	2000      	movs	r0, #0
 80038ae:	f7fe fca3 	bl	80021f8 <Report>
			}
		}
		//
		osDelay(5);
 80038b2:	2005      	movs	r0, #5
 80038b4:	f005 fe0e 	bl	80094d4 <osDelay>
	while (loop) {
 80038b8:	f897 346a 	ldrb.w	r3, [r7, #1130]	; 0x46a
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f47f abb7 	bne.w	8003030 <defThread+0x640>
	}

	if (wrBuf) free(wrBuf);
 80038c2:	4b20      	ldr	r3, [pc, #128]	; (8003944 <defThread+0xf54>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d004      	beq.n	80038d4 <defThread+0xee4>
 80038ca:	4b1e      	ldr	r3, [pc, #120]	; (8003944 <defThread+0xf54>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f008 fff4 	bl	800c8bc <free>
	if (rdBuf) free(rdBuf);
 80038d4:	4b21      	ldr	r3, [pc, #132]	; (800395c <defThread+0xf6c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d004      	beq.n	80038e6 <defThread+0xef6>
 80038dc:	4b1f      	ldr	r3, [pc, #124]	; (800395c <defThread+0xf6c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f008 ffeb 	bl	800c8bc <free>

#ifdef SET_SMALL_FS
	if (mnt) fs_err = io_fs_unmount();
 80038e6:	f897 344f 	ldrb.w	r3, [r7, #1103]	; 0x44f
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d004      	beq.n	80038f8 <defThread+0xf08>
 80038ee:	f000 ffc7 	bl	8004880 <io_fs_unmount>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4a1e      	ldr	r2, [pc, #120]	; (8003970 <defThread+0xf80>)
 80038f6:	6013      	str	r3, [r2, #0]
#endif

	if (dbg != logOff) Report(1, "%s  '%s' memory:%lu/%lu bytes ...%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 80038f8:	4b0f      	ldr	r3, [pc, #60]	; (8003938 <defThread+0xf48>)
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d011      	beq.n	8003924 <defThread+0xf34>
 8003900:	4b1c      	ldr	r3, [pc, #112]	; (8003974 <defThread+0xf84>)
 8003902:	681c      	ldr	r4, [r3, #0]
 8003904:	f008 fcce 	bl	800c2a4 <xPortGetFreeHeapSize>
 8003908:	4602      	mov	r2, r0
 800390a:	4b0c      	ldr	r3, [pc, #48]	; (800393c <defThread+0xf4c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	9302      	str	r3, [sp, #8]
 8003910:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	9200      	str	r2, [sp, #0]
 8003918:	4b17      	ldr	r3, [pc, #92]	; (8003978 <defThread+0xf88>)
 800391a:	4622      	mov	r2, r4
 800391c:	4917      	ldr	r1, [pc, #92]	; (800397c <defThread+0xf8c>)
 800391e:	2001      	movs	r0, #1
 8003920:	f7fe fc6a 	bl	80021f8 <Report>
	osDelay(250);
 8003924:	20fa      	movs	r0, #250	; 0xfa
 8003926:	f005 fdd5 	bl	80094d4 <osDelay>

	NVIC_SystemReset();
 800392a:	f7fd f981 	bl	8000c30 <__NVIC_SystemReset>
 800392e:	bf00      	nop
 8003930:	0800e438 	.word	0x0800e438
 8003934:	200013b4 	.word	0x200013b4
 8003938:	20000062 	.word	0x20000062
 800393c:	20000004 	.word	0x20000004
 8003940:	0800e0c8 	.word	0x0800e0c8
 8003944:	200013ac 	.word	0x200013ac
 8003948:	20001390 	.word	0x20001390
 800394c:	20000080 	.word	0x20000080
 8003950:	20001378 	.word	0x20001378
 8003954:	20001374 	.word	0x20001374
 8003958:	0800e44c 	.word	0x0800e44c
 800395c:	200013a8 	.word	0x200013a8
 8003960:	2000034c 	.word	0x2000034c
 8003964:	0800e480 	.word	0x0800e480
 8003968:	10624dd3 	.word	0x10624dd3
 800396c:	0800e484 	.word	0x0800e484
 8003970:	20001bb4 	.word	0x20001bb4
 8003974:	20000000 	.word	0x20000000
 8003978:	08011700 	.word	0x08011700
 800397c:	0800e49c 	.word	0x0800e49c

08003980 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003980:	b5b0      	push	{r4, r5, r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a10      	ldr	r2, [pc, #64]	; (80039d0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d102      	bne.n	8003998 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8003992:	f001 f81b 	bl	80049cc <HAL_IncTick>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
	  }
	  inc_msCounter();
  }
  /* USER CODE END Callback 1 */
}
 8003996:	e016      	b.n	80039c6 <HAL_TIM_PeriodElapsedCallback+0x46>
  else if (htim->Instance == TIM2) {
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a0:	d111      	bne.n	80039c6 <HAL_TIM_PeriodElapsedCallback+0x46>
	  if ((get_msCounter() & 3) == 3) {//seconda
 80039a2:	f7fe faf1 	bl	8001f88 <get_msCounter>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	f002 0403 	and.w	r4, r2, #3
 80039ae:	2500      	movs	r5, #0
 80039b0:	1ee3      	subs	r3, r4, #3
 80039b2:	432b      	orrs	r3, r5
 80039b4:	d105      	bne.n	80039c2 <HAL_TIM_PeriodElapsedCallback+0x42>
		  inc_secCounter();
 80039b6:	f7fe fad9 	bl	8001f6c <inc_secCounter>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
 80039ba:	2180      	movs	r1, #128	; 0x80
 80039bc:	4805      	ldr	r0, [pc, #20]	; (80039d4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80039be:	f001 fee2 	bl	8005786 <HAL_GPIO_TogglePin>
	  inc_msCounter();
 80039c2:	f7fe faef 	bl	8001fa4 <inc_msCounter>
}
 80039c6:	bf00      	nop
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bdb0      	pop	{r4, r5, r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40020800 	.word	0x40020800

080039d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

	devError |= devSYS;
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <Error_Handler+0x1c>)
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <Error_Handler+0x1c>)
 80039e8:	801a      	strh	r2, [r3, #0]
	errLedOn(true);
 80039ea:	2001      	movs	r0, #1
 80039ec:	f7fe fa96 	bl	8001f1c <errLedOn>

  /* USER CODE END Error_Handler_Debug */
}
 80039f0:	bf00      	nop
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	2000034c 	.word	0x2000034c

080039f8 <ST7789_WriteCommand>:
//	uint8_t *frm_buf = NULL;
//	const uint8_t total_blk_mem = 8;//240*240*2=115200 / 8 = 14400 | for stm32f407 sram - 192
//#endif
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommand(uint8_t cmd)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Clr();
 8003a02:	2200      	movs	r2, #0
 8003a04:	2104      	movs	r1, #4
 8003a06:	480c      	ldr	r0, [pc, #48]	; (8003a38 <ST7789_WriteCommand+0x40>)
 8003a08:	f001 fea4 	bl	8005754 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &cmd, sizeof(cmd), waits) != HAL_OK) devError |= devSPI;
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	; (8003a3c <ST7789_WriteCommand+0x44>)
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	2396      	movs	r3, #150	; 0x96
 8003a12:	1df9      	adds	r1, r7, #7
 8003a14:	2201      	movs	r2, #1
 8003a16:	f003 f9bc 	bl	8006d92 <HAL_SPI_Transmit>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d006      	beq.n	8003a2e <ST7789_WriteCommand+0x36>
 8003a20:	4b07      	ldr	r3, [pc, #28]	; (8003a40 <ST7789_WriteCommand+0x48>)
 8003a22:	881b      	ldrh	r3, [r3, #0]
 8003a24:	f043 0310 	orr.w	r3, r3, #16
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <ST7789_WriteCommand+0x48>)
 8003a2c:	801a      	strh	r2, [r3, #0]
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40020000 	.word	0x40020000
 8003a3c:	20000068 	.word	0x20000068
 8003a40:	2000034c 	.word	0x2000034c

08003a44 <ST7789_WriteCommands>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommands(uint8_t *cmds, size_t cnt)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
	ST7789_DC_Clr();
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2104      	movs	r1, #4
 8003a52:	480e      	ldr	r0, [pc, #56]	; (8003a8c <ST7789_WriteCommands+0x48>)
 8003a54:	f001 fe7e 	bl	8005754 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, cmds, cnt, waits * 10) != HAL_OK) devError |= devSPI;
 8003a58:	4b0d      	ldr	r3, [pc, #52]	; (8003a90 <ST7789_WriteCommands+0x4c>)
 8003a5a:	6818      	ldr	r0, [r3, #0]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	2196      	movs	r1, #150	; 0x96
 8003a62:	460b      	mov	r3, r1
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	f003 f991 	bl	8006d92 <HAL_SPI_Transmit>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <ST7789_WriteCommands+0x40>
 8003a76:	4b07      	ldr	r3, [pc, #28]	; (8003a94 <ST7789_WriteCommands+0x50>)
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	4b04      	ldr	r3, [pc, #16]	; (8003a94 <ST7789_WriteCommands+0x50>)
 8003a82:	801a      	strh	r2, [r3, #0]
}
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40020000 	.word	0x40020000
 8003a90:	20000068 	.word	0x20000068
 8003a94:	2000034c 	.word	0x2000034c

08003a98 <ST7789_WriteData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	2104      	movs	r1, #4
 8003aaa:	481f      	ldr	r0, [pc, #124]	; (8003b28 <ST7789_WriteData+0x90>)
 8003aac:	f001 fe52 	bl	8005754 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	while (buff_size > 0) {
 8003ab0:	e028      	b.n	8003b04 <ST7789_WriteData+0x6c>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	bf28      	it	cs
 8003abc:	4613      	movcs	r3, r2
 8003abe:	81bb      	strh	r3, [r7, #12]
#ifdef SET_WITH_DMA
		spiRdy = false;
 8003ac0:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <ST7789_WriteData+0x94>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
		rt |= HAL_SPI_Transmit_DMA(ipsPort, buff, chunk_size);
 8003ac6:	4b1a      	ldr	r3, [pc, #104]	; (8003b30 <ST7789_WriteData+0x98>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	89ba      	ldrh	r2, [r7, #12]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f003 fa9c 	bl	800700c <HAL_SPI_Transmit_DMA>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003ade:	e002      	b.n	8003ae6 <ST7789_WriteData+0x4e>
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	f000 ff93 	bl	8004a0c <HAL_Delay>
 8003ae6:	4b11      	ldr	r3, [pc, #68]	; (8003b2c <ST7789_WriteData+0x94>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	f083 0301 	eor.w	r3, r3, #1
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1f5      	bne.n	8003ae0 <ST7789_WriteData+0x48>
#else
		rt |= HAL_SPI_Transmit(ipsPort, buff, chunk_size, waits);
#endif
		buff += chunk_size;
 8003af4:	89bb      	ldrh	r3, [r7, #12]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	4413      	add	r3, r2
 8003afa:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8003afc:	89bb      	ldrh	r3, [r7, #12]
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1d3      	bne.n	8003ab2 <ST7789_WriteData+0x1a>
	}

	if (rt != HAL_OK) devError |= devSPI;
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d006      	beq.n	8003b1e <ST7789_WriteData+0x86>
 8003b10:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <ST7789_WriteData+0x9c>)
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	f043 0310 	orr.w	r3, r3, #16
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <ST7789_WriteData+0x9c>)
 8003b1c:	801a      	strh	r2, [r3, #0]
}
 8003b1e:	bf00      	nop
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40020000 	.word	0x40020000
 8003b2c:	20000061 	.word	0x20000061
 8003b30:	20000068 	.word	0x20000068
 8003b34:	2000034c 	.word	0x2000034c

08003b38 <ST7789_WriteDataLine>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteDataLine(uint8_t *buff, size_t line_size)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 8003b42:	2300      	movs	r3, #0
 8003b44:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003b46:	2201      	movs	r2, #1
 8003b48:	2104      	movs	r1, #4
 8003b4a:	4814      	ldr	r0, [pc, #80]	; (8003b9c <ST7789_WriteDataLine+0x64>)
 8003b4c:	f001 fe02 	bl	8005754 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	//while (buff_size > 0) {
		//uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
#ifdef SET_WITH_DMA
		spiRdy = false;
 8003b50:	4b13      	ldr	r3, [pc, #76]	; (8003ba0 <ST7789_WriteDataLine+0x68>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	701a      	strb	r2, [r3, #0]
		rt = HAL_SPI_Transmit_DMA(ipsPort, buff, line_size);
 8003b56:	4b13      	ldr	r3, [pc, #76]	; (8003ba4 <ST7789_WriteDataLine+0x6c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	b292      	uxth	r2, r2
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f003 fa53 	bl	800700c <HAL_SPI_Transmit_DMA>
 8003b66:	4603      	mov	r3, r0
 8003b68:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003b6a:	e002      	b.n	8003b72 <ST7789_WriteDataLine+0x3a>
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	f000 ff4d 	bl	8004a0c <HAL_Delay>
 8003b72:	4b0b      	ldr	r3, [pc, #44]	; (8003ba0 <ST7789_WriteDataLine+0x68>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	f083 0301 	eor.w	r3, r3, #1
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f5      	bne.n	8003b6c <ST7789_WriteDataLine+0x34>
#endif
		//buff += chunk_size;
		//buff_size -= chunk_size;
	//}

	if (rt != HAL_OK) devError |= devSPI;
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d006      	beq.n	8003b94 <ST7789_WriteDataLine+0x5c>
 8003b86:	4b08      	ldr	r3, [pc, #32]	; (8003ba8 <ST7789_WriteDataLine+0x70>)
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	f043 0310 	orr.w	r3, r3, #16
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <ST7789_WriteDataLine+0x70>)
 8003b92:	801a      	strh	r2, [r3, #0]
}
 8003b94:	bf00      	nop
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40020000 	.word	0x40020000
 8003ba0:	20000061 	.word	0x20000061
 8003ba4:	20000068 	.word	0x20000068
 8003ba8:	2000034c 	.word	0x2000034c

08003bac <ST7789_WriteSmallData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteSmallData(uint8_t data)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Set();
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	2104      	movs	r1, #4
 8003bba:	480c      	ldr	r0, [pc, #48]	; (8003bec <ST7789_WriteSmallData+0x40>)
 8003bbc:	f001 fdca 	bl	8005754 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &data, sizeof(data), waits) != HAL_OK) devError |= devSPI;
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <ST7789_WriteSmallData+0x44>)
 8003bc2:	6818      	ldr	r0, [r3, #0]
 8003bc4:	2396      	movs	r3, #150	; 0x96
 8003bc6:	1df9      	adds	r1, r7, #7
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f003 f8e2 	bl	8006d92 <HAL_SPI_Transmit>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d006      	beq.n	8003be2 <ST7789_WriteSmallData+0x36>
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <ST7789_WriteSmallData+0x48>)
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	f043 0310 	orr.w	r3, r3, #16
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	4b05      	ldr	r3, [pc, #20]	; (8003bf4 <ST7789_WriteSmallData+0x48>)
 8003be0:	801a      	strh	r2, [r3, #0]
}
 8003be2:	bf00      	nop
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40020000 	.word	0x40020000
 8003bf0:	20000068 	.word	0x20000068
 8003bf4:	2000034c 	.word	0x2000034c

08003bf8 <ipsOn>:
//-----------------------------------------------------------------------------------------
void ipsOn(uint8_t act)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
	if (act) ST7789_WriteCommand(ST7789_DISPON);
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <ipsOn+0x18>
 8003c08:	2029      	movs	r0, #41	; 0x29
 8003c0a:	f7ff fef5 	bl	80039f8 <ST7789_WriteCommand>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
}
 8003c0e:	e002      	b.n	8003c16 <ipsOn+0x1e>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
 8003c10:	2028      	movs	r0, #40	; 0x28
 8003c12:	f7ff fef1 	bl	80039f8 <ST7789_WriteCommand>
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <ST7789_SetRotation>:
//-----------------------------------------------------------------------------------------
void ST7789_SetRotation(uint8_t m)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8003c2a:	2036      	movs	r0, #54	; 0x36
 8003c2c:	f7ff fee4 	bl	80039f8 <ST7789_WriteCommand>
	switch (m) {
 8003c30:	79fb      	ldrb	r3, [r7, #7]
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d81a      	bhi.n	8003c6c <ST7789_SetRotation+0x4c>
 8003c36:	a201      	add	r2, pc, #4	; (adr r2, 8003c3c <ST7789_SetRotation+0x1c>)
 8003c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3c:	08003c4d 	.word	0x08003c4d
 8003c40:	08003c55 	.word	0x08003c55
 8003c44:	08003c5d 	.word	0x08003c5d
 8003c48:	08003c65 	.word	0x08003c65
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8003c4c:	20c0      	movs	r0, #192	; 0xc0
 8003c4e:	f7ff ffad 	bl	8003bac <ST7789_WriteSmallData>
		break;
 8003c52:	e00c      	b.n	8003c6e <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8003c54:	20a0      	movs	r0, #160	; 0xa0
 8003c56:	f7ff ffa9 	bl	8003bac <ST7789_WriteSmallData>
		break;
 8003c5a:	e008      	b.n	8003c6e <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f7ff ffa5 	bl	8003bac <ST7789_WriteSmallData>
		break;
 8003c62:	e004      	b.n	8003c6e <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8003c64:	2060      	movs	r0, #96	; 0x60
 8003c66:	f7ff ffa1 	bl	8003bac <ST7789_WriteSmallData>
		break;
 8003c6a:	e000      	b.n	8003c6e <ST7789_SetRotation+0x4e>
	default:
		break;
 8003c6c:	bf00      	nop
	}
}
 8003c6e:	bf00      	nop
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop

08003c78 <ST7789_SetAddressWindow>:
//-----------------------------------------------------------------------------------------
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8003c78:	b590      	push	{r4, r7, lr}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4604      	mov	r4, r0
 8003c80:	4608      	mov	r0, r1
 8003c82:	4611      	mov	r1, r2
 8003c84:	461a      	mov	r2, r3
 8003c86:	4623      	mov	r3, r4
 8003c88:	80fb      	strh	r3, [r7, #6]
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	80bb      	strh	r3, [r7, #4]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	807b      	strh	r3, [r7, #2]
 8003c92:	4613      	mov	r3, r2
 8003c94:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8003c96:	88fb      	ldrh	r3, [r7, #6]
 8003c98:	82fb      	strh	r3, [r7, #22]
 8003c9a:	887b      	ldrh	r3, [r7, #2]
 8003c9c:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8003c9e:	88bb      	ldrh	r3, [r7, #4]
 8003ca0:	827b      	strh	r3, [r7, #18]
 8003ca2:	883b      	ldrh	r3, [r7, #0]
 8003ca4:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8003ca6:	202a      	movs	r0, #42	; 0x2a
 8003ca8:	f7ff fea6 	bl	80039f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8003cac:	8afb      	ldrh	r3, [r7, #22]
 8003cae:	0a1b      	lsrs	r3, r3, #8
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	733b      	strb	r3, [r7, #12]
 8003cb6:	8afb      	ldrh	r3, [r7, #22]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	737b      	strb	r3, [r7, #13]
 8003cbc:	8abb      	ldrh	r3, [r7, #20]
 8003cbe:	0a1b      	lsrs	r3, r3, #8
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	73bb      	strb	r3, [r7, #14]
 8003cc6:	8abb      	ldrh	r3, [r7, #20]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8003ccc:	f107 030c 	add.w	r3, r7, #12
 8003cd0:	2104      	movs	r1, #4
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff fee0 	bl	8003a98 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8003cd8:	202b      	movs	r0, #43	; 0x2b
 8003cda:	f7ff fe8d 	bl	80039f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8003cde:	8a7b      	ldrh	r3, [r7, #18]
 8003ce0:	0a1b      	lsrs	r3, r3, #8
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	723b      	strb	r3, [r7, #8]
 8003ce8:	8a7b      	ldrh	r3, [r7, #18]
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	727b      	strb	r3, [r7, #9]
 8003cee:	8a3b      	ldrh	r3, [r7, #16]
 8003cf0:	0a1b      	lsrs	r3, r3, #8
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	72bb      	strb	r3, [r7, #10]
 8003cf8:	8a3b      	ldrh	r3, [r7, #16]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8003cfe:	f107 0308 	add.w	r3, r7, #8
 8003d02:	2104      	movs	r1, #4
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff fec7 	bl	8003a98 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8003d0a:	202c      	movs	r0, #44	; 0x2c
 8003d0c:	f7ff fe74 	bl	80039f8 <ST7789_WriteCommand>
}
 8003d10:	bf00      	nop
 8003d12:	371c      	adds	r7, #28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd90      	pop	{r4, r7, pc}

08003d18 <ST7789_Reset>:
//-----------------------------------------------------------------------------------------
void ST7789_Reset()
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
	HAL_Delay(20);//25
 8003d1c:	2014      	movs	r0, #20
 8003d1e:	f000 fe75 	bl	8004a0c <HAL_Delay>
    ST7789_RST_Clr();
 8003d22:	2200      	movs	r2, #0
 8003d24:	2102      	movs	r1, #2
 8003d26:	4808      	ldr	r0, [pc, #32]	; (8003d48 <ST7789_Reset+0x30>)
 8003d28:	f001 fd14 	bl	8005754 <HAL_GPIO_WritePin>
    HAL_Delay(10);//25
 8003d2c:	200a      	movs	r0, #10
 8003d2e:	f000 fe6d 	bl	8004a0c <HAL_Delay>
    ST7789_RST_Set();
 8003d32:	2201      	movs	r2, #1
 8003d34:	2102      	movs	r1, #2
 8003d36:	4804      	ldr	r0, [pc, #16]	; (8003d48 <ST7789_Reset+0x30>)
 8003d38:	f001 fd0c 	bl	8005754 <HAL_GPIO_WritePin>
    HAL_Delay(20);//50
 8003d3c:	2014      	movs	r0, #20
 8003d3e:	f000 fe65 	bl	8004a0c <HAL_Delay>
}
 8003d42:	bf00      	nop
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40020000 	.word	0x40020000

08003d4c <ST7789_Init>:
//-----------------------------------------------------------------------------------------
void ST7789_Init(uint16_t bkColor)
{
 8003d4c:	b590      	push	{r4, r7, lr}
 8003d4e:	b08f      	sub	sp, #60	; 0x3c
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	80fb      	strh	r3, [r7, #6]
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8003d56:	203a      	movs	r0, #58	; 0x3a
 8003d58:	f7ff fe4e 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);//
 8003d5c:	2055      	movs	r0, #85	; 0x55
 8003d5e:	f7ff ff25 	bl	8003bac <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8003d62:	20b2      	movs	r0, #178	; 0xb2
 8003d64:	f7ff fe48 	bl	80039f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8003d68:	4a3a      	ldr	r2, [pc, #232]	; (8003e54 <ST7789_Init+0x108>)
 8003d6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d72:	6018      	str	r0, [r3, #0]
 8003d74:	3304      	adds	r3, #4
 8003d76:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8003d78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d7c:	2105      	movs	r1, #5
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff fe8a 	bl	8003a98 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8003d84:	2003      	movs	r0, #3
 8003d86:	f7ff ff4b 	bl	8003c20 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0xB7);				//	Gate Control
 8003d8a:	20b7      	movs	r0, #183	; 0xb7
 8003d8c:	f7ff fe34 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8003d90:	2035      	movs	r0, #53	; 0x35
 8003d92:	f7ff ff0b 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8003d96:	20bb      	movs	r0, #187	; 0xbb
 8003d98:	f7ff fe2e 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8003d9c:	2019      	movs	r0, #25
 8003d9e:	f7ff ff05 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8003da2:	20c0      	movs	r0, #192	; 0xc0
 8003da4:	f7ff fe28 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x2C);			//	Default value
 8003da8:	202c      	movs	r0, #44	; 0x2c
 8003daa:	f7ff feff 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC2);				//	VDV and VRH command Enable
 8003dae:	20c2      	movs	r0, #194	; 0xc2
 8003db0:	f7ff fe22 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x01);			//	Default value
 8003db4:	2001      	movs	r0, #1
 8003db6:	f7ff fef9 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xff);            //	Default value
 8003dba:	20ff      	movs	r0, #255	; 0xff
 8003dbc:	f7ff fef6 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC3);				//	VRH set
 8003dc0:	20c3      	movs	r0, #195	; 0xc3
 8003dc2:	f7ff fe19 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8003dc6:	2012      	movs	r0, #18
 8003dc8:	f7ff fef0 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC4);				//	VDV set
 8003dcc:	20c4      	movs	r0, #196	; 0xc4
 8003dce:	f7ff fe13 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	Default value
 8003dd2:	2020      	movs	r0, #32
 8003dd4:	f7ff feea 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC6);				//	Frame rate control in normal mode
 8003dd8:	20c6      	movs	r0, #198	; 0xc6
 8003dda:	f7ff fe0d 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x0F);			//	Default value (60HZ)
 8003dde:	200f      	movs	r0, #15
 8003de0:	f7ff fee4 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xD0);				//	Power control
 8003de4:	20d0      	movs	r0, #208	; 0xd0
 8003de6:	f7ff fe07 	bl	80039f8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0xA4);			//	Default value
 8003dea:	20a4      	movs	r0, #164	; 0xa4
 8003dec:	f7ff fede 	bl	8003bac <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xA1);			//	Default value
 8003df0:	20a1      	movs	r0, #161	; 0xa1
 8003df2:	f7ff fedb 	bl	8003bac <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8003df6:	20e0      	movs	r0, #224	; 0xe0
 8003df8:	f7ff fdfe 	bl	80039f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8003dfc:	4b16      	ldr	r3, [pc, #88]	; (8003e58 <ST7789_Init+0x10c>)
 8003dfe:	f107 041c 	add.w	r4, r7, #28
 8003e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e04:	c407      	stmia	r4!, {r0, r1, r2}
 8003e06:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8003e08:	f107 031c 	add.w	r3, r7, #28
 8003e0c:	210e      	movs	r1, #14
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff fe42 	bl	8003a98 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8003e14:	20e1      	movs	r0, #225	; 0xe1
 8003e16:	f7ff fdef 	bl	80039f8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8003e1a:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <ST7789_Init+0x110>)
 8003e1c:	f107 040c 	add.w	r4, r7, #12
 8003e20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e22:	c407      	stmia	r4!, {r0, r1, r2}
 8003e24:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8003e26:	f107 030c 	add.w	r3, r7, #12
 8003e2a:	210e      	movs	r1, #14
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff fe33 	bl	8003a98 <ST7789_WriteData>
	}

  	uint8_t cmds[] = {ST7789_INVON, ST7789_SLPOUT, ST7789_NORON, ST7789_DISPOFF};
 8003e32:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <ST7789_Init+0x114>)
 8003e34:	637b      	str	r3, [r7, #52]	; 0x34
  	ST7789_WriteCommands(cmds, sizeof(cmds));
 8003e36:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003e3a:	2104      	movs	r1, #4
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff fe01 	bl	8003a44 <ST7789_WriteCommands>


	ST7789_Fill_Color(bkColor);				//	Fill with Black.
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f000 f80d 	bl	8003e64 <ST7789_Fill_Color>
}
 8003e4a:	bf00      	nop
 8003e4c:	373c      	adds	r7, #60	; 0x3c
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd90      	pop	{r4, r7, pc}
 8003e52:	bf00      	nop
 8003e54:	0800e4c8 	.word	0x0800e4c8
 8003e58:	0800e4d0 	.word	0x0800e4d0
 8003e5c:	0800e4e0 	.word	0x0800e4e0
 8003e60:	28131121 	.word	0x28131121

08003e64 <ST7789_Fill_Color>:
//-----------------------------------------------------------------------------------------
void ST7789_Fill_Color(uint16_t color)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b0fc      	sub	sp, #496	; 0x1f0
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003e70:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003e74:	801a      	strh	r2, [r3, #0]

	if (frm_buf) free(frm_buf);

#else
*/
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8003e76:	23ef      	movs	r3, #239	; 0xef
 8003e78:	22ef      	movs	r2, #239	; 0xef
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f7ff fefb 	bl	8003c78 <ST7789_SetAddressWindow>

	uint8_t data[ST7789_WIDTH << 1];
	uint16_t i = 0, j;
 8003e82:	2300      	movs	r3, #0
 8003e84:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8003e8e:	e024      	b.n	8003eda <ST7789_Fill_Color+0x76>
		*(uint16_t *)(data + i) = HTONS(color);
 8003e90:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003e94:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	0a1b      	lsrs	r3, r3, #8
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	b21a      	sxth	r2, r3
 8003ea0:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003ea4:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003ea8:	881b      	ldrh	r3, [r3, #0]
 8003eaa:	021b      	lsls	r3, r3, #8
 8003eac:	b21b      	sxth	r3, r3
 8003eae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003eb2:	b21b      	sxth	r3, r3
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	b219      	sxth	r1, r3
 8003eb8:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 8003ebc:	f107 020c 	add.w	r2, r7, #12
 8003ec0:	4413      	add	r3, r2
 8003ec2:	b28a      	uxth	r2, r1
 8003ec4:	801a      	strh	r2, [r3, #0]
		i += 2;
 8003ec6:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 8003eca:	3302      	adds	r3, #2
 8003ecc:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8003ed0:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8003eda:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8003ede:	2bef      	cmp	r3, #239	; 0xef
 8003ee0:	d9d6      	bls.n	8003e90 <ST7789_Fill_Color+0x2c>
	}
	for (j = 0; j < ST7789_HEIGHT; j++) ST7789_WriteDataLine(data, sizeof(data));
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8003ee8:	e00b      	b.n	8003f02 <ST7789_Fill_Color+0x9e>
 8003eea:	f107 030c 	add.w	r3, r7, #12
 8003eee:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff fe20 	bl	8003b38 <ST7789_WriteDataLine>
 8003ef8:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8003efc:	3301      	adds	r3, #1
 8003efe:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8003f02:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8003f06:	2bef      	cmp	r3, #239	; 0xef
 8003f08:	d9ef      	bls.n	8003eea <ST7789_Fill_Color+0x86>

//#endif
}
 8003f0a:	bf00      	nop
 8003f0c:	bf00      	nop
 8003f0e:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <ST7789_Fill>:

	ST7789_WriteData(data, sizeof(data));
}
//-----------------------------------------------------------------------------------------
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8003f16:	b590      	push	{r4, r7, lr}
 8003f18:	b085      	sub	sp, #20
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	4608      	mov	r0, r1
 8003f20:	4611      	mov	r1, r2
 8003f22:	461a      	mov	r2, r3
 8003f24:	4623      	mov	r3, r4
 8003f26:	80fb      	strh	r3, [r7, #6]
 8003f28:	4603      	mov	r3, r0
 8003f2a:	80bb      	strh	r3, [r7, #4]
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	807b      	strh	r3, [r7, #2]
 8003f30:	4613      	mov	r3, r2
 8003f32:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 8003f34:	887b      	ldrh	r3, [r7, #2]
 8003f36:	2bef      	cmp	r3, #239	; 0xef
 8003f38:	d82b      	bhi.n	8003f92 <ST7789_Fill+0x7c>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8003f3a:	883b      	ldrh	r3, [r7, #0]
 8003f3c:	2bef      	cmp	r3, #239	; 0xef
 8003f3e:	d828      	bhi.n	8003f92 <ST7789_Fill+0x7c>

	uint16_t i, j;
	uint8_t data[] = {color >> 8, color & 0xFF};
 8003f40:	8c3b      	ldrh	r3, [r7, #32]
 8003f42:	0a1b      	lsrs	r3, r3, #8
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	723b      	strb	r3, [r7, #8]
 8003f4a:	8c3b      	ldrh	r3, [r7, #32]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	727b      	strb	r3, [r7, #9]
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8003f50:	883b      	ldrh	r3, [r7, #0]
 8003f52:	887a      	ldrh	r2, [r7, #2]
 8003f54:	88b9      	ldrh	r1, [r7, #4]
 8003f56:	88f8      	ldrh	r0, [r7, #6]
 8003f58:	f7ff fe8e 	bl	8003c78 <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++) {
 8003f5c:	88bb      	ldrh	r3, [r7, #4]
 8003f5e:	81fb      	strh	r3, [r7, #14]
 8003f60:	e012      	b.n	8003f88 <ST7789_Fill+0x72>
		for (j = xSta; j <= xEnd; j++) ST7789_WriteData(data, sizeof(data));
 8003f62:	88fb      	ldrh	r3, [r7, #6]
 8003f64:	81bb      	strh	r3, [r7, #12]
 8003f66:	e008      	b.n	8003f7a <ST7789_Fill+0x64>
 8003f68:	f107 0308 	add.w	r3, r7, #8
 8003f6c:	2102      	movs	r1, #2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fd92 	bl	8003a98 <ST7789_WriteData>
 8003f74:	89bb      	ldrh	r3, [r7, #12]
 8003f76:	3301      	adds	r3, #1
 8003f78:	81bb      	strh	r3, [r7, #12]
 8003f7a:	89ba      	ldrh	r2, [r7, #12]
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d9f2      	bls.n	8003f68 <ST7789_Fill+0x52>
	for (i = ySta; i <= yEnd; i++) {
 8003f82:	89fb      	ldrh	r3, [r7, #14]
 8003f84:	3301      	adds	r3, #1
 8003f86:	81fb      	strh	r3, [r7, #14]
 8003f88:	89fa      	ldrh	r2, [r7, #14]
 8003f8a:	883b      	ldrh	r3, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d9e8      	bls.n	8003f62 <ST7789_Fill+0x4c>
 8003f90:	e000      	b.n	8003f94 <ST7789_Fill+0x7e>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8003f92:	bf00      	nop
	}
}
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd90      	pop	{r4, r7, pc}

08003f9a <ST7789_WriteChar>:
{
	ST7789_WriteCommand(invert ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
}
//-----------------------------------------------------------------------------------------
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	b590      	push	{r4, r7, lr}
 8003f9e:	b089      	sub	sp, #36	; 0x24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	637b      	str	r3, [r7, #52]	; 0x34
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	80fb      	strh	r3, [r7, #6]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	80bb      	strh	r3, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	70fb      	strb	r3, [r7, #3]
uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8003fb0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	88fb      	ldrh	r3, [r7, #6]
 8003fb8:	4413      	add	r3, r2
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29c      	uxth	r4, r3
 8003fc0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	88bb      	ldrh	r3, [r7, #4]
 8003fc8:	4413      	add	r3, r2
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	88b9      	ldrh	r1, [r7, #4]
 8003fd2:	88f8      	ldrh	r0, [r7, #6]
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	f7ff fe4f 	bl	8003c78 <ST7789_SetAddressWindow>
	uint8_t cdata[] = {color >> 8, color & 0xFF};
 8003fda:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003fdc:	0a1b      	lsrs	r3, r3, #8
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	733b      	strb	r3, [r7, #12]
 8003fe4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	737b      	strb	r3, [r7, #13]
	uint8_t bdata[] = {bgcolor >> 8, bgcolor & 0xFF};
 8003fea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003fee:	0a1b      	lsrs	r3, r3, #8
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	723b      	strb	r3, [r7, #8]
 8003ff6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	727b      	strb	r3, [r7, #9]
	uint8_t *uk = NULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	617b      	str	r3, [r7, #20]

	for (i = 0; i < font.height; i++) {
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
 8004006:	e02f      	b.n	8004068 <ST7789_WriteChar+0xce>
		b = font.data[(ch - 32) * font.height + i];
 8004008:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	3b20      	subs	r3, #32
 800400e:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8004012:	fb01 f303 	mul.w	r3, r1, r3
 8004016:	4619      	mov	r1, r3
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	440b      	add	r3, r1
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4413      	add	r3, r2
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	613b      	str	r3, [r7, #16]
		for (j = 0; j < font.width; j++) {
 8004024:	2300      	movs	r3, #0
 8004026:	61bb      	str	r3, [r7, #24]
 8004028:	e015      	b.n	8004056 <ST7789_WriteChar+0xbc>
			if ((b << j) & 0x8000) {
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <ST7789_WriteChar+0xa8>
				uk = cdata;
 800403a:	f107 030c 	add.w	r3, r7, #12
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	e002      	b.n	8004048 <ST7789_WriteChar+0xae>
			} else {
				uk = bdata;
 8004042:	f107 0308 	add.w	r3, r7, #8
 8004046:	617b      	str	r3, [r7, #20]
			}
			ST7789_WriteData(uk, sizeof(cdata));
 8004048:	2102      	movs	r1, #2
 800404a:	6978      	ldr	r0, [r7, #20]
 800404c:	f7ff fd24 	bl	8003a98 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	3301      	adds	r3, #1
 8004054:	61bb      	str	r3, [r7, #24]
 8004056:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800405a:	461a      	mov	r2, r3
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	4293      	cmp	r3, r2
 8004060:	d3e3      	bcc.n	800402a <ST7789_WriteChar+0x90>
	for (i = 0; i < font.height; i++) {
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	3301      	adds	r3, #1
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800406c:	461a      	mov	r2, r3
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	4293      	cmp	r3, r2
 8004072:	d3c9      	bcc.n	8004008 <ST7789_WriteChar+0x6e>
			while (HAL_SPI_GetState(portOLED) != HAL_SPI_STATE_READY) {
				if (HAL_SPI_GetState(portOLED) == HAL_SPI_STATE_BUSY_TX) break;
			}*/
		}
	}
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop
 8004078:	3724      	adds	r7, #36	; 0x24
 800407a:	46bd      	mov	sp, r7
 800407c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004080:	b002      	add	sp, #8
 8004082:	4770      	bx	lr

08004084 <ST7789_WriteString>:
//-----------------------------------------------------------------------------------------
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8004084:	b082      	sub	sp, #8
 8004086:	b580      	push	{r7, lr}
 8004088:	b086      	sub	sp, #24
 800408a:	af04      	add	r7, sp, #16
 800408c:	603a      	str	r2, [r7, #0]
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	4603      	mov	r3, r0
 8004092:	80fb      	strh	r3, [r7, #6]
 8004094:	460b      	mov	r3, r1
 8004096:	80bb      	strh	r3, [r7, #4]
	if (!str) return;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d03f      	beq.n	800411e <ST7789_WriteString+0x9a>

	while (*str) {
 800409e:	e039      	b.n	8004114 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH) {
 80040a0:	88fb      	ldrh	r3, [r7, #6]
 80040a2:	7d3a      	ldrb	r2, [r7, #20]
 80040a4:	4413      	add	r3, r2
 80040a6:	2bef      	cmp	r3, #239	; 0xef
 80040a8:	dd13      	ble.n	80040d2 <ST7789_WriteString+0x4e>
			x = 0;
 80040aa:	2300      	movs	r3, #0
 80040ac:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 80040ae:	7d7b      	ldrb	r3, [r7, #21]
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	88bb      	ldrh	r3, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) break;
 80040b8:	88bb      	ldrh	r3, [r7, #4]
 80040ba:	7d7a      	ldrb	r2, [r7, #21]
 80040bc:	4413      	add	r3, r2
 80040be:	2bef      	cmp	r3, #239	; 0xef
 80040c0:	dc2f      	bgt.n	8004122 <ST7789_WriteString+0x9e>

			if (*str == ' ') {// skip spaces in the beginning of the new line
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b20      	cmp	r3, #32
 80040c8:	d103      	bne.n	80040d2 <ST7789_WriteString+0x4e>
				str++;
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	3301      	adds	r3, #1
 80040ce:	603b      	str	r3, [r7, #0]
				continue;
 80040d0:	e020      	b.n	8004114 <ST7789_WriteString+0x90>
			}
		}
		if (*str != '\n') {
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b0a      	cmp	r3, #10
 80040d8:	d012      	beq.n	8004100 <ST7789_WriteString+0x7c>
			ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	781a      	ldrb	r2, [r3, #0]
 80040de:	88b9      	ldrh	r1, [r7, #4]
 80040e0:	88f8      	ldrh	r0, [r7, #6]
 80040e2:	8c3b      	ldrh	r3, [r7, #32]
 80040e4:	9302      	str	r3, [sp, #8]
 80040e6:	8bbb      	ldrh	r3, [r7, #28]
 80040e8:	9301      	str	r3, [sp, #4]
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f7ff ff53 	bl	8003f9a <ST7789_WriteChar>
			x += font.width;
 80040f4:	7d3b      	ldrb	r3, [r7, #20]
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	4413      	add	r3, r2
 80040fc:	80fb      	strh	r3, [r7, #6]
 80040fe:	e006      	b.n	800410e <ST7789_WriteString+0x8a>
		} else {
			x = 0;
 8004100:	2300      	movs	r3, #0
 8004102:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8004104:	7d7b      	ldrb	r3, [r7, #21]
 8004106:	b29a      	uxth	r2, r3
 8004108:	88bb      	ldrh	r3, [r7, #4]
 800410a:	4413      	add	r3, r2
 800410c:	80bb      	strh	r3, [r7, #4]
		}
		str++;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	603b      	str	r3, [r7, #0]
	while (*str) {
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1c1      	bne.n	80040a0 <ST7789_WriteString+0x1c>
 800411c:	e002      	b.n	8004124 <ST7789_WriteString+0xa0>
	if (!str) return;
 800411e:	bf00      	nop
 8004120:	e000      	b.n	8004124 <ST7789_WriteString+0xa0>
			if (y + font.height >= ST7789_HEIGHT) break;
 8004122:	bf00      	nop
	}
}
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800412c:	b002      	add	sp, #8
 800412e:	4770      	bx	lr

08004130 <mkLineCenter>:

}
*/
//-----------------------------------------------------------------------------------------
char *mkLineCenter(char *str, uint16_t width)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b0a4      	sub	sp, #144	; 0x90
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
char st[128] = {0};
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	f107 0310 	add.w	r3, r7, #16
 8004144:	227c      	movs	r2, #124	; 0x7c
 8004146:	2100      	movs	r1, #0
 8004148:	4618      	mov	r0, r3
 800414a:	f008 fbcd 	bl	800c8e8 <memset>

	memset(st, 0x20, 127);
 800414e:	f107 030c 	add.w	r3, r7, #12
 8004152:	227f      	movs	r2, #127	; 0x7f
 8004154:	2120      	movs	r1, #32
 8004156:	4618      	mov	r0, r3
 8004158:	f008 fbc6 	bl	800c8e8 <memset>
	int8_t k = strlen(str);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7fc f837 	bl	80001d0 <strlen>
 8004162:	4603      	mov	r3, r0
 8004164:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (k < width) {
 8004168:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 800416c:	887b      	ldrh	r3, [r7, #2]
 800416e:	429a      	cmp	r2, r3
 8004170:	da25      	bge.n	80041be <mkLineCenter+0x8e>
		int8_t n = (width - k)/2;
 8004172:	887a      	ldrh	r2, [r7, #2]
 8004174:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	0fda      	lsrs	r2, r3, #31
 800417c:	4413      	add	r3, r2
 800417e:	105b      	asrs	r3, r3, #1
 8004180:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		memcpy((char *)&st[n], (char *)str, k);
 8004184:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8004188:	f107 020c 	add.w	r2, r7, #12
 800418c:	4413      	add	r3, r2
 800418e:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4618      	mov	r0, r3
 8004196:	f008 fb99 	bl	800c8cc <memcpy>
		st[k + n*2 + 1] = '\0';
 800419a:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 800419e:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	4413      	add	r3, r2
 80041a6:	3301      	adds	r3, #1
 80041a8:	3390      	adds	r3, #144	; 0x90
 80041aa:	443b      	add	r3, r7
 80041ac:	2200      	movs	r2, #0
 80041ae:	f803 2c84 	strb.w	r2, [r3, #-132]
		strcpy(str, st);
 80041b2:	f107 030c 	add.w	r3, r7, #12
 80041b6:	4619      	mov	r1, r3
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f009 f892 	bl	800d2e2 <strcpy>
	}

	return str;
 80041be:	687b      	ldr	r3, [r7, #4]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3790      	adds	r7, #144	; 0x90
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ce:	2300      	movs	r3, #0
 80041d0:	607b      	str	r3, [r7, #4]
 80041d2:	4b1a      	ldr	r3, [pc, #104]	; (800423c <HAL_MspInit+0x74>)
 80041d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d6:	4a19      	ldr	r2, [pc, #100]	; (800423c <HAL_MspInit+0x74>)
 80041d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041dc:	6453      	str	r3, [r2, #68]	; 0x44
 80041de:	4b17      	ldr	r3, [pc, #92]	; (800423c <HAL_MspInit+0x74>)
 80041e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041e6:	607b      	str	r3, [r7, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	603b      	str	r3, [r7, #0]
 80041ee:	4b13      	ldr	r3, [pc, #76]	; (800423c <HAL_MspInit+0x74>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	4a12      	ldr	r2, [pc, #72]	; (800423c <HAL_MspInit+0x74>)
 80041f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f8:	6413      	str	r3, [r2, #64]	; 0x40
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <HAL_MspInit+0x74>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004206:	2200      	movs	r2, #0
 8004208:	210f      	movs	r1, #15
 800420a:	f06f 0001 	mvn.w	r0, #1
 800420e:	f000 fcd9 	bl	8004bc4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004212:	2200      	movs	r2, #0
 8004214:	2105      	movs	r1, #5
 8004216:	2005      	movs	r0, #5
 8004218:	f000 fcd4 	bl	8004bc4 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800421c:	2005      	movs	r0, #5
 800421e:	f000 fced 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004222:	2200      	movs	r2, #0
 8004224:	2105      	movs	r1, #5
 8004226:	2005      	movs	r0, #5
 8004228:	f000 fccc 	bl	8004bc4 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800422c:	2005      	movs	r0, #5
 800422e:	f000 fce5 	bl	8004bfc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	40023800 	.word	0x40023800

08004240 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004248:	f107 0308 	add.w	r3, r7, #8
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a0c      	ldr	r2, [pc, #48]	; (800428c <HAL_RTC_MspInit+0x4c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d110      	bne.n	8004282 <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004260:	2302      	movs	r3, #2
 8004262:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8004264:	4b0a      	ldr	r3, [pc, #40]	; (8004290 <HAL_RTC_MspInit+0x50>)
 8004266:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004268:	f107 0308 	add.w	r3, r7, #8
 800426c:	4618      	mov	r0, r3
 800426e:	f002 f927 	bl	80064c0 <HAL_RCCEx_PeriphCLKConfig>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 8004278:	f7ff fbae 	bl	80039d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800427c:	4b05      	ldr	r3, [pc, #20]	; (8004294 <HAL_RTC_MspInit+0x54>)
 800427e:	2201      	movs	r2, #1
 8004280:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004282:	bf00      	nop
 8004284:	3718      	adds	r7, #24
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	40002800 	.word	0x40002800
 8004290:	00190300 	.word	0x00190300
 8004294:	42470e3c 	.word	0x42470e3c

08004298 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042a0:	f107 0314 	add.w	r3, r7, #20
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	605a      	str	r2, [r3, #4]
 80042aa:	609a      	str	r2, [r3, #8]
 80042ac:	60da      	str	r2, [r3, #12]
 80042ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a39      	ldr	r2, [pc, #228]	; (800439c <HAL_SPI_MspInit+0x104>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d16b      	bne.n	8004392 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	4b38      	ldr	r3, [pc, #224]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	4a37      	ldr	r2, [pc, #220]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042c8:	6453      	str	r3, [r2, #68]	; 0x44
 80042ca:	4b35      	ldr	r3, [pc, #212]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042d2:	613b      	str	r3, [r7, #16]
 80042d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d6:	2300      	movs	r3, #0
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	4b31      	ldr	r3, [pc, #196]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	4a30      	ldr	r2, [pc, #192]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	6313      	str	r3, [r2, #48]	; 0x30
 80042e6:	4b2e      	ldr	r3, [pc, #184]	; (80043a0 <HAL_SPI_MspInit+0x108>)
 80042e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 80042f2:	23a0      	movs	r3, #160	; 0xa0
 80042f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f6:	2302      	movs	r3, #2
 80042f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042fe:	2303      	movs	r3, #3
 8004300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004302:	2305      	movs	r3, #5
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004306:	f107 0314 	add.w	r3, r7, #20
 800430a:	4619      	mov	r1, r3
 800430c:	4825      	ldr	r0, [pc, #148]	; (80043a4 <HAL_SPI_MspInit+0x10c>)
 800430e:	f001 f885 	bl	800541c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8004312:	4b25      	ldr	r3, [pc, #148]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004314:	4a25      	ldr	r2, [pc, #148]	; (80043ac <HAL_SPI_MspInit+0x114>)
 8004316:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8004318:	4b23      	ldr	r3, [pc, #140]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800431a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800431e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004320:	4b21      	ldr	r3, [pc, #132]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004322:	2240      	movs	r2, #64	; 0x40
 8004324:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004326:	4b20      	ldr	r3, [pc, #128]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004328:	2200      	movs	r2, #0
 800432a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800432c:	4b1e      	ldr	r3, [pc, #120]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800432e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004332:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004334:	4b1c      	ldr	r3, [pc, #112]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004336:	2200      	movs	r2, #0
 8004338:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800433c:	2200      	movs	r2, #0
 800433e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004340:	4b19      	ldr	r3, [pc, #100]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004342:	2200      	movs	r2, #0
 8004344:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004346:	4b18      	ldr	r3, [pc, #96]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004348:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800434c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800434e:	4b16      	ldr	r3, [pc, #88]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004350:	2204      	movs	r2, #4
 8004352:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004354:	4b14      	ldr	r3, [pc, #80]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004356:	2203      	movs	r2, #3
 8004358:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800435a:	4b13      	ldr	r3, [pc, #76]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800435c:	2200      	movs	r2, #0
 800435e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004360:	4b11      	ldr	r3, [pc, #68]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004362:	2200      	movs	r2, #0
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004366:	4810      	ldr	r0, [pc, #64]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 8004368:	f000 fc56 	bl	8004c18 <HAL_DMA_Init>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8004372:	f7ff fb31 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a0b      	ldr	r2, [pc, #44]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800437a:	649a      	str	r2, [r3, #72]	; 0x48
 800437c:	4a0a      	ldr	r2, [pc, #40]	; (80043a8 <HAL_SPI_MspInit+0x110>)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8004382:	2200      	movs	r2, #0
 8004384:	2102      	movs	r1, #2
 8004386:	2023      	movs	r0, #35	; 0x23
 8004388:	f000 fc1c 	bl	8004bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800438c:	2023      	movs	r0, #35	; 0x23
 800438e:	f000 fc35 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004392:	bf00      	nop
 8004394:	3728      	adds	r7, #40	; 0x28
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	40013000 	.word	0x40013000
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40020000 	.word	0x40020000
 80043a8:	200001b4 	.word	0x200001b4
 80043ac:	40026458 	.word	0x40026458

080043b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c0:	d115      	bne.n	80043ee <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <HAL_TIM_Base_MspInit+0x48>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	4a0b      	ldr	r2, [pc, #44]	; (80043f8 <HAL_TIM_Base_MspInit+0x48>)
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	6413      	str	r3, [r2, #64]	; 0x40
 80043d2:	4b09      	ldr	r3, [pc, #36]	; (80043f8 <HAL_TIM_Base_MspInit+0x48>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80043de:	2200      	movs	r2, #0
 80043e0:	2101      	movs	r1, #1
 80043e2:	201c      	movs	r0, #28
 80043e4:	f000 fbee 	bl	8004bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80043e8:	201c      	movs	r0, #28
 80043ea:	f000 fc07 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80043ee:	bf00      	nop
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40023800 	.word	0x40023800

080043fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	; 0x28
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004404:	f107 0314 	add.w	r3, r7, #20
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	605a      	str	r2, [r3, #4]
 800440e:	609a      	str	r2, [r3, #8]
 8004410:	60da      	str	r2, [r3, #12]
 8004412:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a35      	ldr	r2, [pc, #212]	; (80044f0 <HAL_UART_MspInit+0xf4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d163      	bne.n	80044e6 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
 8004422:	4b34      	ldr	r3, [pc, #208]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 8004424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004426:	4a33      	ldr	r2, [pc, #204]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 8004428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800442c:	6413      	str	r3, [r2, #64]	; 0x40
 800442e:	4b31      	ldr	r3, [pc, #196]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 8004430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004432:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004436:	613b      	str	r3, [r7, #16]
 8004438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	4b2d      	ldr	r3, [pc, #180]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	4a2c      	ldr	r2, [pc, #176]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 8004444:	f043 0302 	orr.w	r3, r3, #2
 8004448:	6313      	str	r3, [r2, #48]	; 0x30
 800444a:	4b2a      	ldr	r3, [pc, #168]	; (80044f4 <HAL_UART_MspInit+0xf8>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	60fb      	str	r3, [r7, #12]
 8004454:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = TX3_Pin|RX3_Pin;
 8004456:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800445a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445c:	2302      	movs	r3, #2
 800445e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004460:	2300      	movs	r3, #0
 8004462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004464:	2303      	movs	r3, #3
 8004466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004468:	2307      	movs	r3, #7
 800446a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446c:	f107 0314 	add.w	r3, r7, #20
 8004470:	4619      	mov	r1, r3
 8004472:	4821      	ldr	r0, [pc, #132]	; (80044f8 <HAL_UART_MspInit+0xfc>)
 8004474:	f000 ffd2 	bl	800541c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004478:	4b20      	ldr	r3, [pc, #128]	; (80044fc <HAL_UART_MspInit+0x100>)
 800447a:	4a21      	ldr	r2, [pc, #132]	; (8004500 <HAL_UART_MspInit+0x104>)
 800447c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800447e:	4b1f      	ldr	r3, [pc, #124]	; (80044fc <HAL_UART_MspInit+0x100>)
 8004480:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004484:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004486:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <HAL_UART_MspInit+0x100>)
 8004488:	2240      	movs	r2, #64	; 0x40
 800448a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <HAL_UART_MspInit+0x100>)
 800448e:	2200      	movs	r2, #0
 8004490:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004492:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <HAL_UART_MspInit+0x100>)
 8004494:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004498:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800449a:	4b18      	ldr	r3, [pc, #96]	; (80044fc <HAL_UART_MspInit+0x100>)
 800449c:	2200      	movs	r2, #0
 800449e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044a0:	4b16      	ldr	r3, [pc, #88]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80044a6:	4b15      	ldr	r3, [pc, #84]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80044ac:	4b13      	ldr	r3, [pc, #76]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044b2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044b4:	4b11      	ldr	r3, [pc, #68]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80044ba:	4810      	ldr	r0, [pc, #64]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044bc:	f000 fbac 	bl	8004c18 <HAL_DMA_Init>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80044c6:	f7ff fa87 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a0b      	ldr	r2, [pc, #44]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044ce:	635a      	str	r2, [r3, #52]	; 0x34
 80044d0:	4a0a      	ldr	r2, [pc, #40]	; (80044fc <HAL_UART_MspInit+0x100>)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80044d6:	2200      	movs	r2, #0
 80044d8:	2105      	movs	r1, #5
 80044da:	2027      	movs	r0, #39	; 0x27
 80044dc:	f000 fb72 	bl	8004bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044e0:	2027      	movs	r0, #39	; 0x27
 80044e2:	f000 fb8b 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80044e6:	bf00      	nop
 80044e8:	3728      	adds	r7, #40	; 0x28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40004800 	.word	0x40004800
 80044f4:	40023800 	.word	0x40023800
 80044f8:	40020400 	.word	0x40020400
 80044fc:	200002a0 	.word	0x200002a0
 8004500:	40026058 	.word	0x40026058

08004504 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800450a:	1d3b      	adds	r3, r7, #4
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	609a      	str	r2, [r3, #8]
 8004514:	60da      	str	r2, [r3, #12]
 8004516:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8004518:	4b20      	ldr	r3, [pc, #128]	; (800459c <HAL_FSMC_MspInit+0x98>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d139      	bne.n	8004594 <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 8004520:	4b1e      	ldr	r3, [pc, #120]	; (800459c <HAL_FSMC_MspInit+0x98>)
 8004522:	2201      	movs	r2, #1
 8004524:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8004526:	2300      	movs	r3, #0
 8004528:	603b      	str	r3, [r7, #0]
 800452a:	4b1d      	ldr	r3, [pc, #116]	; (80045a0 <HAL_FSMC_MspInit+0x9c>)
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	4a1c      	ldr	r2, [pc, #112]	; (80045a0 <HAL_FSMC_MspInit+0x9c>)
 8004530:	f043 0301 	orr.w	r3, r3, #1
 8004534:	6393      	str	r3, [r2, #56]	; 0x38
 8004536:	4b1a      	ldr	r3, [pc, #104]	; (80045a0 <HAL_FSMC_MspInit+0x9c>)
 8004538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 8004542:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8004546:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004548:	2302      	movs	r3, #2
 800454a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004550:	2303      	movs	r3, #3
 8004552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004554:	230c      	movs	r3, #12
 8004556:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004558:	1d3b      	adds	r3, r7, #4
 800455a:	4619      	mov	r1, r3
 800455c:	4811      	ldr	r0, [pc, #68]	; (80045a4 <HAL_FSMC_MspInit+0xa0>)
 800455e:	f000 ff5d 	bl	800541c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CLE_Pin|ALE_Pin|D0_Pin|D1_Pin
 8004562:	f64d 03f3 	movw	r3, #55539	; 0xd8f3
 8004566:	607b      	str	r3, [r7, #4]
                          |D2_Pin|D3_Pin|NOE_Pin|NWE_Pin
                          |NWAIT_Pin|NCE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004568:	2302      	movs	r3, #2
 800456a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004570:	2303      	movs	r3, #3
 8004572:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004574:	230c      	movs	r3, #12
 8004576:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004578:	1d3b      	adds	r3, r7, #4
 800457a:	4619      	mov	r1, r3
 800457c:	480a      	ldr	r0, [pc, #40]	; (80045a8 <HAL_FSMC_MspInit+0xa4>)
 800457e:	f000 ff4d 	bl	800541c <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 5, 0);
 8004582:	2200      	movs	r2, #0
 8004584:	2105      	movs	r1, #5
 8004586:	2030      	movs	r0, #48	; 0x30
 8004588:	f000 fb1c 	bl	8004bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 800458c:	2030      	movs	r0, #48	; 0x30
 800458e:	f000 fb35 	bl	8004bfc <HAL_NVIC_EnableIRQ>
 8004592:	e000      	b.n	8004596 <HAL_FSMC_MspInit+0x92>
    return;
 8004594:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20001bb8 	.word	0x20001bb8
 80045a0:	40023800 	.word	0x40023800
 80045a4:	40021000 	.word	0x40021000
 80045a8:	40020c00 	.word	0x40020c00

080045ac <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* hnand){
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 80045b4:	f7ff ffa6 	bl	8004504 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08c      	sub	sp, #48	; 0x30
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80045cc:	2300      	movs	r3, #0
 80045ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80045d0:	2200      	movs	r2, #0
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	2019      	movs	r0, #25
 80045d6:	f000 faf5 	bl	8004bc4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80045da:	2019      	movs	r0, #25
 80045dc:	f000 fb0e 	bl	8004bfc <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	4b1f      	ldr	r3, [pc, #124]	; (8004664 <HAL_InitTick+0xa4>)
 80045e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e8:	4a1e      	ldr	r2, [pc, #120]	; (8004664 <HAL_InitTick+0xa4>)
 80045ea:	f043 0301 	orr.w	r3, r3, #1
 80045ee:	6453      	str	r3, [r2, #68]	; 0x44
 80045f0:	4b1c      	ldr	r3, [pc, #112]	; (8004664 <HAL_InitTick+0xa4>)
 80045f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80045fc:	f107 0210 	add.w	r2, r7, #16
 8004600:	f107 0314 	add.w	r3, r7, #20
 8004604:	4611      	mov	r1, r2
 8004606:	4618      	mov	r0, r3
 8004608:	f001 ff28 	bl	800645c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800460c:	f001 ff12 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 8004610:	4603      	mov	r3, r0
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	4a13      	ldr	r2, [pc, #76]	; (8004668 <HAL_InitTick+0xa8>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	0c9b      	lsrs	r3, r3, #18
 8004620:	3b01      	subs	r3, #1
 8004622:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004624:	4b11      	ldr	r3, [pc, #68]	; (800466c <HAL_InitTick+0xac>)
 8004626:	4a12      	ldr	r2, [pc, #72]	; (8004670 <HAL_InitTick+0xb0>)
 8004628:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800462a:	4b10      	ldr	r3, [pc, #64]	; (800466c <HAL_InitTick+0xac>)
 800462c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004630:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004632:	4a0e      	ldr	r2, [pc, #56]	; (800466c <HAL_InitTick+0xac>)
 8004634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004636:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <HAL_InitTick+0xac>)
 800463a:	2200      	movs	r2, #0
 800463c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800463e:	4b0b      	ldr	r3, [pc, #44]	; (800466c <HAL_InitTick+0xac>)
 8004640:	2200      	movs	r2, #0
 8004642:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004644:	4809      	ldr	r0, [pc, #36]	; (800466c <HAL_InitTick+0xac>)
 8004646:	f003 f80b 	bl	8007660 <HAL_TIM_Base_Init>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d104      	bne.n	800465a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004650:	4806      	ldr	r0, [pc, #24]	; (800466c <HAL_InitTick+0xac>)
 8004652:	f003 f855 	bl	8007700 <HAL_TIM_Base_Start_IT>
 8004656:	4603      	mov	r3, r0
 8004658:	e000      	b.n	800465c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
}
 800465c:	4618      	mov	r0, r3
 800465e:	3730      	adds	r7, #48	; 0x30
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40023800 	.word	0x40023800
 8004668:	431bde83 	.word	0x431bde83
 800466c:	20001bbc 	.word	0x20001bbc
 8004670:	40010000 	.word	0x40010000

08004674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004674:	b480      	push	{r7}
 8004676:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004678:	bf00      	nop
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004682:	b480      	push	{r7}
 8004684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004686:	e7fe      	b.n	8004686 <HardFault_Handler+0x4>

08004688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800468c:	e7fe      	b.n	800468c <MemManage_Handler+0x4>

0800468e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800468e:	b480      	push	{r7}
 8004690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004692:	e7fe      	b.n	8004692 <BusFault_Handler+0x4>

08004694 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004698:	e7fe      	b.n	8004698 <UsageFault_Handler+0x4>

0800469a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800469a:	b480      	push	{r7}
 800469c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800469e:	bf00      	nop
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
	...

080046b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80046bc:	4802      	ldr	r0, [pc, #8]	; (80046c8 <DMA1_Stream3_IRQHandler+0x10>)
 80046be:	f000 fc43 	bl	8004f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80046c2:	bf00      	nop
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	200002a0 	.word	0x200002a0

080046cc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046d0:	4802      	ldr	r0, [pc, #8]	; (80046dc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80046d2:	f003 f885 	bl	80077e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20001bbc 	.word	0x20001bbc

080046e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046e4:	4802      	ldr	r0, [pc, #8]	; (80046f0 <TIM2_IRQHandler+0x10>)
 80046e6:	f003 f87b 	bl	80077e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	20000214 	.word	0x20000214

080046f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80046f8:	4802      	ldr	r0, [pc, #8]	; (8004704 <SPI1_IRQHandler+0x10>)
 80046fa:	f002 fd3d 	bl	8007178 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80046fe:	bf00      	nop
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	2000015c 	.word	0x2000015c

08004708 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800470c:	4802      	ldr	r0, [pc, #8]	; (8004718 <USART3_IRQHandler+0x10>)
 800470e:	f003 fd25 	bl	800815c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	2000025c 	.word	0x2000025c

0800471c <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 8004720:	4802      	ldr	r0, [pc, #8]	; (800472c <FSMC_IRQHandler+0x10>)
 8004722:	f001 f898 	bl	8005856 <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	20000300 	.word	0x20000300

08004730 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004734:	4802      	ldr	r0, [pc, #8]	; (8004740 <DMA2_Stream3_IRQHandler+0x10>)
 8004736:	f000 fc07 	bl	8004f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	200001b4 	.word	0x200001b4

08004744 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004750:	2300      	movs	r3, #0
 8004752:	617b      	str	r3, [r7, #20]
 8004754:	e00a      	b.n	800476c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004756:	f3af 8000 	nop.w
 800475a:	4601      	mov	r1, r0
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	1c5a      	adds	r2, r3, #1
 8004760:	60ba      	str	r2, [r7, #8]
 8004762:	b2ca      	uxtb	r2, r1
 8004764:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	3301      	adds	r3, #1
 800476a:	617b      	str	r3, [r7, #20]
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	429a      	cmp	r2, r3
 8004772:	dbf0      	blt.n	8004756 <_read+0x12>
	}

return len;
 8004774:	687b      	ldr	r3, [r7, #4]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <_close>:
	}
	return len;
}

int _close(int file)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
	return -1;
 8004786:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80047a6:	605a      	str	r2, [r3, #4]
	return 0;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <_isatty>:

int _isatty(int file)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
	return 1;
 80047be:	2301      	movs	r3, #1
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
	return 0;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
	...

080047e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047f0:	4a14      	ldr	r2, [pc, #80]	; (8004844 <_sbrk+0x5c>)
 80047f2:	4b15      	ldr	r3, [pc, #84]	; (8004848 <_sbrk+0x60>)
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047fc:	4b13      	ldr	r3, [pc, #76]	; (800484c <_sbrk+0x64>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d102      	bne.n	800480a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004804:	4b11      	ldr	r3, [pc, #68]	; (800484c <_sbrk+0x64>)
 8004806:	4a12      	ldr	r2, [pc, #72]	; (8004850 <_sbrk+0x68>)
 8004808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800480a:	4b10      	ldr	r3, [pc, #64]	; (800484c <_sbrk+0x64>)
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4413      	add	r3, r2
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	429a      	cmp	r2, r3
 8004816:	d207      	bcs.n	8004828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004818:	f007 fe80 	bl	800c51c <__errno>
 800481c:	4603      	mov	r3, r0
 800481e:	220c      	movs	r2, #12
 8004820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004822:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004826:	e009      	b.n	800483c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004828:	4b08      	ldr	r3, [pc, #32]	; (800484c <_sbrk+0x64>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800482e:	4b07      	ldr	r3, [pc, #28]	; (800484c <_sbrk+0x64>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	4a05      	ldr	r2, [pc, #20]	; (800484c <_sbrk+0x64>)
 8004838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800483a:	68fb      	ldr	r3, [r7, #12]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20020000 	.word	0x20020000
 8004848:	00000800 	.word	0x00000800
 800484c:	20001c04 	.word	0x20001c04
 8004850:	200062a8 	.word	0x200062a8

08004854 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004858:	4b08      	ldr	r3, [pc, #32]	; (800487c <SystemInit+0x28>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	4a07      	ldr	r2, [pc, #28]	; (800487c <SystemInit+0x28>)
 8004860:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004864:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004868:	4b04      	ldr	r3, [pc, #16]	; (800487c <SystemInit+0x28>)
 800486a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800486e:	609a      	str	r2, [r3, #8]
#endif
}
 8004870:	bf00      	nop
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	e000ed00 	.word	0xe000ed00

08004880 <io_fs_unmount>:
/brief: Unmount a FS
/param:
/return: A negative error code on failure
-----------------------------------------------------------*/
int io_fs_unmount()
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
    return lfs_unmount(&_lfs);
 8004884:	4802      	ldr	r0, [pc, #8]	; (8004890 <io_fs_unmount+0x10>)
 8004886:	f000 f837 	bl	80048f8 <lfs_unmount>
 800488a:	4603      	mov	r3, r0
}
 800488c:	4618      	mov	r0, r3
 800488e:	bd80      	pop	{r7, pc}
 8004890:	20001c08 	.word	0x20001c08

08004894 <lfs_free>:
    return NULL;
#endif
}

// Deallocate memory, only used if buffers are not provided to littlefs
static inline void lfs_free(void *p) {
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    free(p);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f008 f80d 	bl	800c8bc <free>
#else
    (void)p;
#endif
}
 80048a2:	bf00      	nop
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <lfs_deinit>:
cleanup:
    lfs_deinit(lfs);
    return err;
}

static int lfs_deinit(lfs_t *lfs) {
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b082      	sub	sp, #8
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
    // free allocated memory
    if (!lfs->cfg->read_buffer) {
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d104      	bne.n	80048c6 <lfs_deinit+0x1c>
        lfs_free(lfs->rcache.buffer);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff ffe7 	bl	8004894 <lfs_free>
    }

    if (!lfs->cfg->prog_buffer) {
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d104      	bne.n	80048da <lfs_deinit+0x30>
        lfs_free(lfs->pcache.buffer);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7ff ffdd 	bl	8004894 <lfs_free>
    }

    if (!lfs->cfg->lookahead_buffer) {
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d104      	bne.n	80048ee <lfs_deinit+0x44>
        lfs_free(lfs->free.buffer);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff ffd3 	bl	8004894 <lfs_free>
    }

    return 0;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <lfs_unmount>:
    lfs_unmount(lfs);
    LFS_TRACE("lfs_mount -> %d", err);
    return err;
}

int lfs_unmount(lfs_t *lfs) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
    LFS_TRACE("lfs_unmount(%p)", (void*)lfs);
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	f640 6199 	movw	r1, #3737	; 0xe99
 8004906:	4809      	ldr	r0, [pc, #36]	; (800492c <lfs_unmount+0x34>)
 8004908:	f008 fbda 	bl	800d0c0 <iprintf>
    int err = lfs_deinit(lfs);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f7ff ffcc 	bl	80048aa <lfs_deinit>
 8004912:	60f8      	str	r0, [r7, #12]
    LFS_TRACE("lfs_unmount -> %d", err);
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	f640 619b 	movw	r1, #3739	; 0xe9b
 800491a:	4805      	ldr	r0, [pc, #20]	; (8004930 <lfs_unmount+0x38>)
 800491c:	f008 fbd0 	bl	800d0c0 <iprintf>
    return err;
 8004920:	68fb      	ldr	r3, [r7, #12]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	0800f42c 	.word	0x0800f42c
 8004930:	0800f44c 	.word	0x0800f44c

08004934 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004934:	f8df d034 	ldr.w	sp, [pc, #52]	; 800496c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004938:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800493a:	e003      	b.n	8004944 <LoopCopyDataInit>

0800493c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800493c:	4b0c      	ldr	r3, [pc, #48]	; (8004970 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800493e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004940:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004942:	3104      	adds	r1, #4

08004944 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004944:	480b      	ldr	r0, [pc, #44]	; (8004974 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004946:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004948:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800494a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800494c:	d3f6      	bcc.n	800493c <CopyDataInit>
  ldr  r2, =_sbss
 800494e:	4a0b      	ldr	r2, [pc, #44]	; (800497c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004950:	e002      	b.n	8004958 <LoopFillZerobss>

08004952 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004952:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004954:	f842 3b04 	str.w	r3, [r2], #4

08004958 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004958:	4b09      	ldr	r3, [pc, #36]	; (8004980 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800495a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800495c:	d3f9      	bcc.n	8004952 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800495e:	f7ff ff79 	bl	8004854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004962:	f007 ff83 	bl	800c86c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004966:	f7fc f979 	bl	8000c5c <main>
  bx  lr    
 800496a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800496c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004970:	080118d4 	.word	0x080118d4
  ldr  r0, =_sdata
 8004974:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004978:	2000011c 	.word	0x2000011c
  ldr  r2, =_sbss
 800497c:	20000120 	.word	0x20000120
  ldr  r3, = _ebss
 8004980:	200062a4 	.word	0x200062a4

08004984 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004984:	e7fe      	b.n	8004984 <ADC_IRQHandler>
	...

08004988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800498c:	4b0e      	ldr	r3, [pc, #56]	; (80049c8 <HAL_Init+0x40>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a0d      	ldr	r2, [pc, #52]	; (80049c8 <HAL_Init+0x40>)
 8004992:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004996:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004998:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <HAL_Init+0x40>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a0a      	ldr	r2, [pc, #40]	; (80049c8 <HAL_Init+0x40>)
 800499e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049a4:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <HAL_Init+0x40>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a07      	ldr	r2, [pc, #28]	; (80049c8 <HAL_Init+0x40>)
 80049aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049b0:	2003      	movs	r0, #3
 80049b2:	f000 f8fc 	bl	8004bae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049b6:	200f      	movs	r0, #15
 80049b8:	f7ff fe02 	bl	80045c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049bc:	f7ff fc04 	bl	80041c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	40023c00 	.word	0x40023c00

080049cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049d0:	4b06      	ldr	r3, [pc, #24]	; (80049ec <HAL_IncTick+0x20>)
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	461a      	mov	r2, r3
 80049d6:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <HAL_IncTick+0x24>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4413      	add	r3, r2
 80049dc:	4a04      	ldr	r2, [pc, #16]	; (80049f0 <HAL_IncTick+0x24>)
 80049de:	6013      	str	r3, [r2, #0]
}
 80049e0:	bf00      	nop
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	200000a0 	.word	0x200000a0
 80049f0:	20001c80 	.word	0x20001c80

080049f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049f4:	b480      	push	{r7}
 80049f6:	af00      	add	r7, sp, #0
  return uwTick;
 80049f8:	4b03      	ldr	r3, [pc, #12]	; (8004a08 <HAL_GetTick+0x14>)
 80049fa:	681b      	ldr	r3, [r3, #0]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	20001c80 	.word	0x20001c80

08004a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a14:	f7ff ffee 	bl	80049f4 <HAL_GetTick>
 8004a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a24:	d005      	beq.n	8004a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a26:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <HAL_Delay+0x44>)
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4413      	add	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a32:	bf00      	nop
 8004a34:	f7ff ffde 	bl	80049f4 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d8f7      	bhi.n	8004a34 <HAL_Delay+0x28>
  {
  }
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	200000a0 	.word	0x200000a0

08004a54 <__NVIC_SetPriorityGrouping>:
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a64:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <__NVIC_SetPriorityGrouping+0x44>)
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a70:	4013      	ands	r3, r2
 8004a72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a86:	4a04      	ldr	r2, [pc, #16]	; (8004a98 <__NVIC_SetPriorityGrouping+0x44>)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	60d3      	str	r3, [r2, #12]
}
 8004a8c:	bf00      	nop
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	e000ed00 	.word	0xe000ed00

08004a9c <__NVIC_GetPriorityGrouping>:
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004aa0:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	f003 0307 	and.w	r3, r3, #7
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000ed00 	.word	0xe000ed00

08004ab8 <__NVIC_EnableIRQ>:
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	4603      	mov	r3, r0
 8004ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	db0b      	blt.n	8004ae2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	f003 021f 	and.w	r2, r3, #31
 8004ad0:	4907      	ldr	r1, [pc, #28]	; (8004af0 <__NVIC_EnableIRQ+0x38>)
 8004ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad6:	095b      	lsrs	r3, r3, #5
 8004ad8:	2001      	movs	r0, #1
 8004ada:	fa00 f202 	lsl.w	r2, r0, r2
 8004ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	e000e100 	.word	0xe000e100

08004af4 <__NVIC_SetPriority>:
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	4603      	mov	r3, r0
 8004afc:	6039      	str	r1, [r7, #0]
 8004afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	db0a      	blt.n	8004b1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	490c      	ldr	r1, [pc, #48]	; (8004b40 <__NVIC_SetPriority+0x4c>)
 8004b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b12:	0112      	lsls	r2, r2, #4
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	440b      	add	r3, r1
 8004b18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004b1c:	e00a      	b.n	8004b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	4908      	ldr	r1, [pc, #32]	; (8004b44 <__NVIC_SetPriority+0x50>)
 8004b24:	79fb      	ldrb	r3, [r7, #7]
 8004b26:	f003 030f 	and.w	r3, r3, #15
 8004b2a:	3b04      	subs	r3, #4
 8004b2c:	0112      	lsls	r2, r2, #4
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	440b      	add	r3, r1
 8004b32:	761a      	strb	r2, [r3, #24]
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	e000e100 	.word	0xe000e100
 8004b44:	e000ed00 	.word	0xe000ed00

08004b48 <NVIC_EncodePriority>:
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b089      	sub	sp, #36	; 0x24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	f1c3 0307 	rsb	r3, r3, #7
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	bf28      	it	cs
 8004b66:	2304      	movcs	r3, #4
 8004b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d902      	bls.n	8004b78 <NVIC_EncodePriority+0x30>
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	3b03      	subs	r3, #3
 8004b76:	e000      	b.n	8004b7a <NVIC_EncodePriority+0x32>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	fa02 f303 	lsl.w	r3, r2, r3
 8004b86:	43da      	mvns	r2, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	401a      	ands	r2, r3
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9a:	43d9      	mvns	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ba0:	4313      	orrs	r3, r2
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3724      	adds	r7, #36	; 0x24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7ff ff4c 	bl	8004a54 <__NVIC_SetPriorityGrouping>
}
 8004bbc:	bf00      	nop
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	4603      	mov	r3, r0
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd6:	f7ff ff61 	bl	8004a9c <__NVIC_GetPriorityGrouping>
 8004bda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	6978      	ldr	r0, [r7, #20]
 8004be2:	f7ff ffb1 	bl	8004b48 <NVIC_EncodePriority>
 8004be6:	4602      	mov	r2, r0
 8004be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bec:	4611      	mov	r1, r2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff ff80 	bl	8004af4 <__NVIC_SetPriority>
}
 8004bf4:	bf00      	nop
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff ff54 	bl	8004ab8 <__NVIC_EnableIRQ>
}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c24:	f7ff fee6 	bl	80049f4 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e099      	b.n	8004d68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c54:	e00f      	b.n	8004c76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c56:	f7ff fecd 	bl	80049f4 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b05      	cmp	r3, #5
 8004c62:	d908      	bls.n	8004c76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2220      	movs	r2, #32
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e078      	b.n	8004d68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e8      	bne.n	8004c56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4b38      	ldr	r3, [pc, #224]	; (8004d70 <HAL_DMA_Init+0x158>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d107      	bne.n	8004ce0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0307 	bic.w	r3, r3, #7
 8004cf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d117      	bne.n	8004d3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fb01 	bl	8005324 <DMA_CheckFifoParam>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d008      	beq.n	8004d3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2240      	movs	r2, #64	; 0x40
 8004d2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d36:	2301      	movs	r3, #1
 8004d38:	e016      	b.n	8004d68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fab8 	bl	80052b8 <DMA_CalcBaseAndBitshift>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d50:	223f      	movs	r2, #63	; 0x3f
 8004d52:	409a      	lsls	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	f010803f 	.word	0xf010803f

08004d74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
 8004d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_DMA_Start_IT+0x26>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e040      	b.n	8004e1c <HAL_DMA_Start_IT+0xa8>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d12f      	bne.n	8004e0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2202      	movs	r2, #2
 8004db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fa4a 	bl	800525c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dcc:	223f      	movs	r2, #63	; 0x3f
 8004dce:	409a      	lsls	r2, r3
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0216 	orr.w	r2, r2, #22
 8004de2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0208 	orr.w	r2, r2, #8
 8004dfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e005      	b.n	8004e1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
 8004e18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e32:	f7ff fddf 	bl	80049f4 <HAL_GetTick>
 8004e36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d008      	beq.n	8004e56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2280      	movs	r2, #128	; 0x80
 8004e48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e052      	b.n	8004efc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0216 	bic.w	r2, r2, #22
 8004e64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d103      	bne.n	8004e86 <HAL_DMA_Abort+0x62>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d007      	beq.n	8004e96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f022 0208 	bic.w	r2, r2, #8
 8004e94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0201 	bic.w	r2, r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ea6:	e013      	b.n	8004ed0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ea8:	f7ff fda4 	bl	80049f4 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b05      	cmp	r3, #5
 8004eb4:	d90c      	bls.n	8004ed0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e015      	b.n	8004efc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1e4      	bne.n	8004ea8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee2:	223f      	movs	r2, #63	; 0x3f
 8004ee4:	409a      	lsls	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d004      	beq.n	8004f22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2280      	movs	r2, #128	; 0x80
 8004f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e00c      	b.n	8004f3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2205      	movs	r2, #5
 8004f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0201 	bic.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f54:	4b8e      	ldr	r3, [pc, #568]	; (8005190 <HAL_DMA_IRQHandler+0x248>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a8e      	ldr	r2, [pc, #568]	; (8005194 <HAL_DMA_IRQHandler+0x24c>)
 8004f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5e:	0a9b      	lsrs	r3, r3, #10
 8004f60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f72:	2208      	movs	r2, #8
 8004f74:	409a      	lsls	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d01a      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0304 	and.w	r3, r3, #4
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d013      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0204 	bic.w	r2, r2, #4
 8004f9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	409a      	lsls	r2, r3
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fac:	f043 0201 	orr.w	r2, r3, #1
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb8:	2201      	movs	r2, #1
 8004fba:	409a      	lsls	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d012      	beq.n	8004fea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00b      	beq.n	8004fea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	409a      	lsls	r2, r3
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe2:	f043 0202 	orr.w	r2, r3, #2
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fee:	2204      	movs	r2, #4
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d012      	beq.n	8005020 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00b      	beq.n	8005020 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800500c:	2204      	movs	r2, #4
 800500e:	409a      	lsls	r2, r3
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005018:	f043 0204 	orr.w	r2, r3, #4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005024:	2210      	movs	r2, #16
 8005026:	409a      	lsls	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4013      	ands	r3, r2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d043      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d03c      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005042:	2210      	movs	r2, #16
 8005044:	409a      	lsls	r2, r3
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d018      	beq.n	800508a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d108      	bne.n	8005078 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	2b00      	cmp	r3, #0
 800506c:	d024      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	4798      	blx	r3
 8005076:	e01f      	b.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507c:	2b00      	cmp	r3, #0
 800507e:	d01b      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	4798      	blx	r3
 8005088:	e016      	b.n	80050b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d107      	bne.n	80050a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0208 	bic.w	r2, r2, #8
 80050a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050bc:	2220      	movs	r2, #32
 80050be:	409a      	lsls	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 808f 	beq.w	80051e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0310 	and.w	r3, r3, #16
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 8087 	beq.w	80051e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050de:	2220      	movs	r2, #32
 80050e0:	409a      	lsls	r2, r3
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b05      	cmp	r3, #5
 80050f0:	d136      	bne.n	8005160 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0216 	bic.w	r2, r2, #22
 8005100:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695a      	ldr	r2, [r3, #20]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005110:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d103      	bne.n	8005122 <HAL_DMA_IRQHandler+0x1da>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800511e:	2b00      	cmp	r3, #0
 8005120:	d007      	beq.n	8005132 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0208 	bic.w	r2, r2, #8
 8005130:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005136:	223f      	movs	r2, #63	; 0x3f
 8005138:	409a      	lsls	r2, r3
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005152:	2b00      	cmp	r3, #0
 8005154:	d07e      	beq.n	8005254 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	4798      	blx	r3
        }
        return;
 800515e:	e079      	b.n	8005254 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01d      	beq.n	80051aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10d      	bne.n	8005198 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005180:	2b00      	cmp	r3, #0
 8005182:	d031      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	4798      	blx	r3
 800518c:	e02c      	b.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
 800518e:	bf00      	nop
 8005190:	20000098 	.word	0x20000098
 8005194:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800519c:	2b00      	cmp	r3, #0
 800519e:	d023      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	4798      	blx	r3
 80051a8:	e01e      	b.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10f      	bne.n	80051d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0210 	bic.w	r2, r2, #16
 80051c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d032      	beq.n	8005256 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d022      	beq.n	8005242 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2205      	movs	r2, #5
 8005200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0201 	bic.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	3301      	adds	r3, #1
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	429a      	cmp	r2, r3
 800521e:	d307      	bcc.n	8005230 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f2      	bne.n	8005214 <HAL_DMA_IRQHandler+0x2cc>
 800522e:	e000      	b.n	8005232 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005230:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	4798      	blx	r3
 8005252:	e000      	b.n	8005256 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005254:	bf00      	nop
    }
  }
}
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005278:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b40      	cmp	r3, #64	; 0x40
 8005288:	d108      	bne.n	800529c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800529a:	e007      	b.n	80052ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	60da      	str	r2, [r3, #12]
}
 80052ac:	bf00      	nop
 80052ae:	3714      	adds	r7, #20
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	3b10      	subs	r3, #16
 80052c8:	4a14      	ldr	r2, [pc, #80]	; (800531c <DMA_CalcBaseAndBitshift+0x64>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052d2:	4a13      	ldr	r2, [pc, #76]	; (8005320 <DMA_CalcBaseAndBitshift+0x68>)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	4413      	add	r3, r2
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d909      	bls.n	80052fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	1d1a      	adds	r2, r3, #4
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	659a      	str	r2, [r3, #88]	; 0x58
 80052f8:	e007      	b.n	800530a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005302:	f023 0303 	bic.w	r3, r3, #3
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	aaaaaaab 	.word	0xaaaaaaab
 8005320:	08011724 	.word	0x08011724

08005324 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800532c:	2300      	movs	r3, #0
 800532e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005334:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d11f      	bne.n	800537e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b03      	cmp	r3, #3
 8005342:	d856      	bhi.n	80053f2 <DMA_CheckFifoParam+0xce>
 8005344:	a201      	add	r2, pc, #4	; (adr r2, 800534c <DMA_CheckFifoParam+0x28>)
 8005346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534a:	bf00      	nop
 800534c:	0800535d 	.word	0x0800535d
 8005350:	0800536f 	.word	0x0800536f
 8005354:	0800535d 	.word	0x0800535d
 8005358:	080053f3 	.word	0x080053f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005360:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d046      	beq.n	80053f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800536c:	e043      	b.n	80053f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005372:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005376:	d140      	bne.n	80053fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800537c:	e03d      	b.n	80053fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005386:	d121      	bne.n	80053cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2b03      	cmp	r3, #3
 800538c:	d837      	bhi.n	80053fe <DMA_CheckFifoParam+0xda>
 800538e:	a201      	add	r2, pc, #4	; (adr r2, 8005394 <DMA_CheckFifoParam+0x70>)
 8005390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005394:	080053a5 	.word	0x080053a5
 8005398:	080053ab 	.word	0x080053ab
 800539c:	080053a5 	.word	0x080053a5
 80053a0:	080053bd 	.word	0x080053bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
      break;
 80053a8:	e030      	b.n	800540c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d025      	beq.n	8005402 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ba:	e022      	b.n	8005402 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053c4:	d11f      	bne.n	8005406 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053ca:	e01c      	b.n	8005406 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d903      	bls.n	80053da <DMA_CheckFifoParam+0xb6>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d003      	beq.n	80053e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053d8:	e018      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
      break;
 80053de:	e015      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00e      	beq.n	800540a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	73fb      	strb	r3, [r7, #15]
      break;
 80053f0:	e00b      	b.n	800540a <DMA_CheckFifoParam+0xe6>
      break;
 80053f2:	bf00      	nop
 80053f4:	e00a      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053f6:	bf00      	nop
 80053f8:	e008      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053fa:	bf00      	nop
 80053fc:	e006      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053fe:	bf00      	nop
 8005400:	e004      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;   
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 800540a:	bf00      	nop
    }
  } 
  
  return status; 
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop

0800541c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800541c:	b480      	push	{r7}
 800541e:	b089      	sub	sp, #36	; 0x24
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005426:	2300      	movs	r3, #0
 8005428:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800542a:	2300      	movs	r3, #0
 800542c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800542e:	2300      	movs	r3, #0
 8005430:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005432:	2300      	movs	r3, #0
 8005434:	61fb      	str	r3, [r7, #28]
 8005436:	e16b      	b.n	8005710 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005438:	2201      	movs	r2, #1
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4013      	ands	r3, r2
 800544a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	429a      	cmp	r2, r3
 8005452:	f040 815a 	bne.w	800570a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f003 0303 	and.w	r3, r3, #3
 800545e:	2b01      	cmp	r3, #1
 8005460:	d005      	beq.n	800546e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800546a:	2b02      	cmp	r3, #2
 800546c:	d130      	bne.n	80054d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	2203      	movs	r2, #3
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43db      	mvns	r3, r3
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	4013      	ands	r3, r2
 8005484:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	4313      	orrs	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054a4:	2201      	movs	r2, #1
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	43db      	mvns	r3, r3
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	4013      	ands	r3, r2
 80054b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	091b      	lsrs	r3, r3, #4
 80054ba:	f003 0201 	and.w	r2, r3, #1
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	fa02 f303 	lsl.w	r3, r2, r3
 80054c4:	69ba      	ldr	r2, [r7, #24]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	69ba      	ldr	r2, [r7, #24]
 80054ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f003 0303 	and.w	r3, r3, #3
 80054d8:	2b03      	cmp	r3, #3
 80054da:	d017      	beq.n	800550c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	2203      	movs	r2, #3
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	43db      	mvns	r3, r3
 80054ee:	69ba      	ldr	r2, [r7, #24]
 80054f0:	4013      	ands	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	4313      	orrs	r3, r2
 8005504:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f003 0303 	and.w	r3, r3, #3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d123      	bne.n	8005560 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	08da      	lsrs	r2, r3, #3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	3208      	adds	r2, #8
 8005520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005524:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	220f      	movs	r2, #15
 8005530:	fa02 f303 	lsl.w	r3, r2, r3
 8005534:	43db      	mvns	r3, r3
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	4013      	ands	r3, r2
 800553a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	4313      	orrs	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	08da      	lsrs	r2, r3, #3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	3208      	adds	r2, #8
 800555a:	69b9      	ldr	r1, [r7, #24]
 800555c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	2203      	movs	r2, #3
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	43db      	mvns	r3, r3
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	4013      	ands	r3, r2
 8005576:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f003 0203 	and.w	r2, r3, #3
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	4313      	orrs	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 80b4 	beq.w	800570a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055a2:	2300      	movs	r3, #0
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	4b60      	ldr	r3, [pc, #384]	; (8005728 <HAL_GPIO_Init+0x30c>)
 80055a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055aa:	4a5f      	ldr	r2, [pc, #380]	; (8005728 <HAL_GPIO_Init+0x30c>)
 80055ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055b0:	6453      	str	r3, [r2, #68]	; 0x44
 80055b2:	4b5d      	ldr	r3, [pc, #372]	; (8005728 <HAL_GPIO_Init+0x30c>)
 80055b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055ba:	60fb      	str	r3, [r7, #12]
 80055bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055be:	4a5b      	ldr	r2, [pc, #364]	; (800572c <HAL_GPIO_Init+0x310>)
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	089b      	lsrs	r3, r3, #2
 80055c4:	3302      	adds	r3, #2
 80055c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f003 0303 	and.w	r3, r3, #3
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	220f      	movs	r2, #15
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	43db      	mvns	r3, r3
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	4013      	ands	r3, r2
 80055e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a52      	ldr	r2, [pc, #328]	; (8005730 <HAL_GPIO_Init+0x314>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d02b      	beq.n	8005642 <HAL_GPIO_Init+0x226>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a51      	ldr	r2, [pc, #324]	; (8005734 <HAL_GPIO_Init+0x318>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d025      	beq.n	800563e <HAL_GPIO_Init+0x222>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a50      	ldr	r2, [pc, #320]	; (8005738 <HAL_GPIO_Init+0x31c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d01f      	beq.n	800563a <HAL_GPIO_Init+0x21e>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a4f      	ldr	r2, [pc, #316]	; (800573c <HAL_GPIO_Init+0x320>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d019      	beq.n	8005636 <HAL_GPIO_Init+0x21a>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a4e      	ldr	r2, [pc, #312]	; (8005740 <HAL_GPIO_Init+0x324>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d013      	beq.n	8005632 <HAL_GPIO_Init+0x216>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a4d      	ldr	r2, [pc, #308]	; (8005744 <HAL_GPIO_Init+0x328>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d00d      	beq.n	800562e <HAL_GPIO_Init+0x212>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a4c      	ldr	r2, [pc, #304]	; (8005748 <HAL_GPIO_Init+0x32c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d007      	beq.n	800562a <HAL_GPIO_Init+0x20e>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a4b      	ldr	r2, [pc, #300]	; (800574c <HAL_GPIO_Init+0x330>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d101      	bne.n	8005626 <HAL_GPIO_Init+0x20a>
 8005622:	2307      	movs	r3, #7
 8005624:	e00e      	b.n	8005644 <HAL_GPIO_Init+0x228>
 8005626:	2308      	movs	r3, #8
 8005628:	e00c      	b.n	8005644 <HAL_GPIO_Init+0x228>
 800562a:	2306      	movs	r3, #6
 800562c:	e00a      	b.n	8005644 <HAL_GPIO_Init+0x228>
 800562e:	2305      	movs	r3, #5
 8005630:	e008      	b.n	8005644 <HAL_GPIO_Init+0x228>
 8005632:	2304      	movs	r3, #4
 8005634:	e006      	b.n	8005644 <HAL_GPIO_Init+0x228>
 8005636:	2303      	movs	r3, #3
 8005638:	e004      	b.n	8005644 <HAL_GPIO_Init+0x228>
 800563a:	2302      	movs	r3, #2
 800563c:	e002      	b.n	8005644 <HAL_GPIO_Init+0x228>
 800563e:	2301      	movs	r3, #1
 8005640:	e000      	b.n	8005644 <HAL_GPIO_Init+0x228>
 8005642:	2300      	movs	r3, #0
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	f002 0203 	and.w	r2, r2, #3
 800564a:	0092      	lsls	r2, r2, #2
 800564c:	4093      	lsls	r3, r2
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4313      	orrs	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005654:	4935      	ldr	r1, [pc, #212]	; (800572c <HAL_GPIO_Init+0x310>)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	089b      	lsrs	r3, r3, #2
 800565a:	3302      	adds	r3, #2
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005662:	4b3b      	ldr	r3, [pc, #236]	; (8005750 <HAL_GPIO_Init+0x334>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	43db      	mvns	r3, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4013      	ands	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005686:	4a32      	ldr	r2, [pc, #200]	; (8005750 <HAL_GPIO_Init+0x334>)
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800568c:	4b30      	ldr	r3, [pc, #192]	; (8005750 <HAL_GPIO_Init+0x334>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	43db      	mvns	r3, r3
 8005696:	69ba      	ldr	r2, [r7, #24]
 8005698:	4013      	ands	r3, r2
 800569a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056b0:	4a27      	ldr	r2, [pc, #156]	; (8005750 <HAL_GPIO_Init+0x334>)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80056b6:	4b26      	ldr	r3, [pc, #152]	; (8005750 <HAL_GPIO_Init+0x334>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	43db      	mvns	r3, r3
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	4013      	ands	r3, r2
 80056c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056da:	4a1d      	ldr	r2, [pc, #116]	; (8005750 <HAL_GPIO_Init+0x334>)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056e0:	4b1b      	ldr	r3, [pc, #108]	; (8005750 <HAL_GPIO_Init+0x334>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	43db      	mvns	r3, r3
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	4013      	ands	r3, r2
 80056ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d003      	beq.n	8005704 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	4313      	orrs	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005704:	4a12      	ldr	r2, [pc, #72]	; (8005750 <HAL_GPIO_Init+0x334>)
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3301      	adds	r3, #1
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	2b0f      	cmp	r3, #15
 8005714:	f67f ae90 	bls.w	8005438 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005718:	bf00      	nop
 800571a:	bf00      	nop
 800571c:	3724      	adds	r7, #36	; 0x24
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	40023800 	.word	0x40023800
 800572c:	40013800 	.word	0x40013800
 8005730:	40020000 	.word	0x40020000
 8005734:	40020400 	.word	0x40020400
 8005738:	40020800 	.word	0x40020800
 800573c:	40020c00 	.word	0x40020c00
 8005740:	40021000 	.word	0x40021000
 8005744:	40021400 	.word	0x40021400
 8005748:	40021800 	.word	0x40021800
 800574c:	40021c00 	.word	0x40021c00
 8005750:	40013c00 	.word	0x40013c00

08005754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	460b      	mov	r3, r1
 800575e:	807b      	strh	r3, [r7, #2]
 8005760:	4613      	mov	r3, r2
 8005762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005764:	787b      	ldrb	r3, [r7, #1]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800576a:	887a      	ldrh	r2, [r7, #2]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005770:	e003      	b.n	800577a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005772:	887b      	ldrh	r3, [r7, #2]
 8005774:	041a      	lsls	r2, r3, #16
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	619a      	str	r2, [r3, #24]
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	460b      	mov	r3, r1
 8005790:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005798:	887a      	ldrh	r2, [r7, #2]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4013      	ands	r3, r2
 800579e:	041a      	lsls	r2, r3, #16
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	43d9      	mvns	r1, r3
 80057a4:	887b      	ldrh	r3, [r7, #2]
 80057a6:	400b      	ands	r3, r1
 80057a8:	431a      	orrs	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	619a      	str	r2, [r3, #24]
}
 80057ae:	bf00      	nop
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e03e      	b.n	800584e <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d106      	bne.n	80057ea <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f7fe fee1 	bl	80045ac <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	f003 fc79 	bl	80090ec <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6818      	ldr	r0, [r3, #0]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	461a      	mov	r2, r3
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	f003 fcbd 	bl	8009184 <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6818      	ldr	r0, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	461a      	mov	r2, r3
 8005814:	6879      	ldr	r1, [r7, #4]
 8005816:	f003 fcea 	bl	80091ee <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b10      	cmp	r3, #16
 8005820:	d108      	bne.n	8005834 <HAL_NAND_Init+0x7a>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f042 0204 	orr.w	r2, r2, #4
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	e007      	b.n	8005844 <HAL_NAND_Init+0x8a>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6a1a      	ldr	r2, [r3, #32]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0204 	orr.w	r2, r2, #4
 8005842:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b082      	sub	sp, #8
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	2b10      	cmp	r3, #16
 8005864:	d10a      	bne.n	800587c <HAL_NAND_IRQHandler+0x26>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b01      	cmp	r3, #1
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	e009      	b.n	8005890 <HAL_NAND_IRQHandler+0x3a>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b01      	cmp	r3, #1
 8005888:	bf0c      	ite	eq
 800588a:	2301      	moveq	r3, #1
 800588c:	2300      	movne	r3, #0
 800588e:	b2db      	uxtb	r3, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	d017      	beq.n	80058c4 <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7fc ffdd 	bl	8002854 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Rising edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2b10      	cmp	r3, #16
 80058a0:	d108      	bne.n	80058b4 <HAL_NAND_IRQHandler+0x5e>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f022 0201 	bic.w	r2, r2, #1
 80058b0:	605a      	str	r2, [r3, #4]
 80058b2:	e007      	b.n	80058c4 <HAL_NAND_IRQHandler+0x6e>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_RISING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Level flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d10a      	bne.n	80058e2 <HAL_NAND_IRQHandler+0x8c>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	bf0c      	ite	eq
 80058da:	2301      	moveq	r3, #1
 80058dc:	2300      	movne	r3, #0
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	e009      	b.n	80058f6 <HAL_NAND_IRQHandler+0xa0>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	bf0c      	ite	eq
 80058f0:	2301      	moveq	r3, #1
 80058f2:	2300      	movne	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d017      	beq.n	800592a <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc ffaa 	bl	8002854 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Level pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b10      	cmp	r3, #16
 8005906:	d108      	bne.n	800591a <HAL_NAND_IRQHandler+0xc4>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685a      	ldr	r2, [r3, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0202 	bic.w	r2, r2, #2
 8005916:	605a      	str	r2, [r3, #4]
 8005918:	e007      	b.n	800592a <HAL_NAND_IRQHandler+0xd4>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 0202 	bic.w	r2, r2, #2
 8005928:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_LEVEL);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Falling edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b10      	cmp	r3, #16
 8005930:	d10a      	bne.n	8005948 <HAL_NAND_IRQHandler+0xf2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b04      	cmp	r3, #4
 800593e:	bf0c      	ite	eq
 8005940:	2301      	moveq	r3, #1
 8005942:	2300      	movne	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	e009      	b.n	800595c <HAL_NAND_IRQHandler+0x106>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594e:	f003 0304 	and.w	r3, r3, #4
 8005952:	2b04      	cmp	r3, #4
 8005954:	bf0c      	ite	eq
 8005956:	2301      	moveq	r3, #1
 8005958:	2300      	movne	r3, #0
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	d017      	beq.n	8005990 <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7fc ff77 	bl	8002854 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Falling edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2b10      	cmp	r3, #16
 800596c:	d108      	bne.n	8005980 <HAL_NAND_IRQHandler+0x12a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 0204 	bic.w	r2, r2, #4
 800597c:	605a      	str	r2, [r3, #4]
 800597e:	e007      	b.n	8005990 <HAL_NAND_IRQHandler+0x13a>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f022 0204 	bic.w	r2, r2, #4
 800598e:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FALLING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt FIFO empty flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b10      	cmp	r3, #16
 8005996:	d10a      	bne.n	80059ae <HAL_NAND_IRQHandler+0x158>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	bf0c      	ite	eq
 80059a6:	2301      	moveq	r3, #1
 80059a8:	2300      	movne	r3, #0
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	e009      	b.n	80059c2 <HAL_NAND_IRQHandler+0x16c>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b8:	2b40      	cmp	r3, #64	; 0x40
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d017      	beq.n	80059f6 <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fc ff44 	bl	8002854 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt FIFO empty pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	2b10      	cmp	r3, #16
 80059d2:	d108      	bne.n	80059e6 <HAL_NAND_IRQHandler+0x190>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059e2:	605a      	str	r2, [r3, #4]
#else
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FEMPT);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

}
 80059e4:	e007      	b.n	80059f6 <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059f4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80059f6:	bf00      	nop
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <HAL_NAND_Reset>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b085      	sub	sp, #20
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress;

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d101      	bne.n	8005a16 <HAL_NAND_Reset+0x18>
  {
    return HAL_BUSY;
 8005a12:	2302      	movs	r3, #2
 8005a14:	e027      	b.n	8005a66 <HAL_NAND_Reset+0x68>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d120      	bne.n	8005a64 <HAL_NAND_Reset+0x66>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_NAND_Reset+0x32>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e01a      	b.n	8005a66 <HAL_NAND_Reset+0x68>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 8005a40:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005a44:	60fb      	str	r3, [r7, #12]
#endif

    /* Send NAND reset command */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = 0xFF;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a4c:	22ff      	movs	r2, #255	; 0xff
 8005a4e:	701a      	strb	r2, [r3, #0]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	e000      	b.n	8005a66 <HAL_NAND_Reset+0x68>
    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1

}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <HAL_NAND_ECC_Disable>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b082      	sub	sp, #8
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d101      	bne.n	8005a8a <HAL_NAND_ECC_Disable+0x18>
  {
    return HAL_BUSY;
 8005a86:	2302      	movs	r3, #2
 8005a88:	e018      	b.n	8005abc <HAL_NAND_ECC_Disable+0x4a>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d111      	bne.n	8005aba <HAL_NAND_ECC_Disable+0x48>
  {
    /* Update the NAND state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2202      	movs	r2, #2
 8005a9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable ECC feature */
    (void)FMC_NAND_ECC_Disable(hnand->Instance, hnand->Init.NandBank);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	4610      	mov	r0, r2
 8005aaa:	f003 fbd5 	bl	8009258 <FSMC_NAND_ECC_Disable>

    /* Update the NAND state */
    hnand->State = HAL_NAND_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	e000      	b.n	8005abc <HAL_NAND_ECC_Disable+0x4a>
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  return hnand->State;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005ad2:	b2db      	uxtb	r3, r3
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  else
  {
    deviceaddress = NAND_DEVICE2;
  }
#else
  deviceaddress = NAND_DEVICE;
 8005ae8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005aec:	60fb      	str	r3, [r7, #12]
#endif

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005af4:	2270      	movs	r2, #112	; 0x70
 8005af6:	701a      	strb	r2, [r3, #0]

  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if ((data & NAND_ERROR) == NAND_ERROR)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <HAL_NAND_Read_Status+0x2e>
  {
    return NAND_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e007      	b.n	8005b1e <HAL_NAND_Read_Status+0x3e>
  }
  else if ((data & NAND_READY) == NAND_READY)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d001      	beq.n	8005b1c <HAL_NAND_Read_Status+0x3c>
  {
    return NAND_READY;
 8005b18:	2340      	movs	r3, #64	; 0x40
 8005b1a:	e000      	b.n	8005b1e <HAL_NAND_Read_Status+0x3e>
  }
  else
  {
    return NAND_BUSY;
 8005b1c:	2300      	movs	r3, #0
  }
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
	...

08005b2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e267      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d075      	beq.n	8005c36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005b4a:	4b88      	ldr	r3, [pc, #544]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 030c 	and.w	r3, r3, #12
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d00c      	beq.n	8005b70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b56:	4b85      	ldr	r3, [pc, #532]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	d112      	bne.n	8005b88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b62:	4b82      	ldr	r3, [pc, #520]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b6e:	d10b      	bne.n	8005b88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b70:	4b7e      	ldr	r3, [pc, #504]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d05b      	beq.n	8005c34 <HAL_RCC_OscConfig+0x108>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d157      	bne.n	8005c34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e242      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b90:	d106      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x74>
 8005b92:	4b76      	ldr	r3, [pc, #472]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a75      	ldr	r2, [pc, #468]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	e01d      	b.n	8005bdc <HAL_RCC_OscConfig+0xb0>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ba8:	d10c      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x98>
 8005baa:	4b70      	ldr	r3, [pc, #448]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a6f      	ldr	r2, [pc, #444]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	4b6d      	ldr	r3, [pc, #436]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a6c      	ldr	r2, [pc, #432]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	e00b      	b.n	8005bdc <HAL_RCC_OscConfig+0xb0>
 8005bc4:	4b69      	ldr	r3, [pc, #420]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a68      	ldr	r2, [pc, #416]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bce:	6013      	str	r3, [r2, #0]
 8005bd0:	4b66      	ldr	r3, [pc, #408]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a65      	ldr	r2, [pc, #404]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d013      	beq.n	8005c0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be4:	f7fe ff06 	bl	80049f4 <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bec:	f7fe ff02 	bl	80049f4 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b64      	cmp	r3, #100	; 0x64
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e207      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bfe:	4b5b      	ldr	r3, [pc, #364]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0f0      	beq.n	8005bec <HAL_RCC_OscConfig+0xc0>
 8005c0a:	e014      	b.n	8005c36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c0c:	f7fe fef2 	bl	80049f4 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c14:	f7fe feee 	bl	80049f4 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b64      	cmp	r3, #100	; 0x64
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e1f3      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c26:	4b51      	ldr	r3, [pc, #324]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCC_OscConfig+0xe8>
 8005c32:	e000      	b.n	8005c36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0302 	and.w	r3, r3, #2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d063      	beq.n	8005d0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c42:	4b4a      	ldr	r3, [pc, #296]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 030c 	and.w	r3, r3, #12
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00b      	beq.n	8005c66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c4e:	4b47      	ldr	r3, [pc, #284]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c56:	2b08      	cmp	r3, #8
 8005c58:	d11c      	bne.n	8005c94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c5a:	4b44      	ldr	r3, [pc, #272]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d116      	bne.n	8005c94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c66:	4b41      	ldr	r3, [pc, #260]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d005      	beq.n	8005c7e <HAL_RCC_OscConfig+0x152>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d001      	beq.n	8005c7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e1c7      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c7e:	4b3b      	ldr	r3, [pc, #236]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	4937      	ldr	r1, [pc, #220]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c92:	e03a      	b.n	8005d0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d020      	beq.n	8005cde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c9c:	4b34      	ldr	r3, [pc, #208]	; (8005d70 <HAL_RCC_OscConfig+0x244>)
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca2:	f7fe fea7 	bl	80049f4 <HAL_GetTick>
 8005ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca8:	e008      	b.n	8005cbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005caa:	f7fe fea3 	bl	80049f4 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e1a8      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cbc:	4b2b      	ldr	r3, [pc, #172]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0f0      	beq.n	8005caa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc8:	4b28      	ldr	r3, [pc, #160]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	00db      	lsls	r3, r3, #3
 8005cd6:	4925      	ldr	r1, [pc, #148]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	600b      	str	r3, [r1, #0]
 8005cdc:	e015      	b.n	8005d0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cde:	4b24      	ldr	r3, [pc, #144]	; (8005d70 <HAL_RCC_OscConfig+0x244>)
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce4:	f7fe fe86 	bl	80049f4 <HAL_GetTick>
 8005ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cea:	e008      	b.n	8005cfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cec:	f7fe fe82 	bl	80049f4 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e187      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cfe:	4b1b      	ldr	r3, [pc, #108]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f0      	bne.n	8005cec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0308 	and.w	r3, r3, #8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d036      	beq.n	8005d84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d016      	beq.n	8005d4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d1e:	4b15      	ldr	r3, [pc, #84]	; (8005d74 <HAL_RCC_OscConfig+0x248>)
 8005d20:	2201      	movs	r2, #1
 8005d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d24:	f7fe fe66 	bl	80049f4 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d2a:	e008      	b.n	8005d3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d2c:	f7fe fe62 	bl	80049f4 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e167      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d3e:	4b0b      	ldr	r3, [pc, #44]	; (8005d6c <HAL_RCC_OscConfig+0x240>)
 8005d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d0f0      	beq.n	8005d2c <HAL_RCC_OscConfig+0x200>
 8005d4a:	e01b      	b.n	8005d84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d4c:	4b09      	ldr	r3, [pc, #36]	; (8005d74 <HAL_RCC_OscConfig+0x248>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d52:	f7fe fe4f 	bl	80049f4 <HAL_GetTick>
 8005d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d58:	e00e      	b.n	8005d78 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d5a:	f7fe fe4b 	bl	80049f4 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d907      	bls.n	8005d78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e150      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	42470000 	.word	0x42470000
 8005d74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d78:	4b88      	ldr	r3, [pc, #544]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1ea      	bne.n	8005d5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 8097 	beq.w	8005ec0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d92:	2300      	movs	r3, #0
 8005d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d96:	4b81      	ldr	r3, [pc, #516]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10f      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005da2:	2300      	movs	r3, #0
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	4b7d      	ldr	r3, [pc, #500]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005daa:	4a7c      	ldr	r2, [pc, #496]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005db0:	6413      	str	r3, [r2, #64]	; 0x40
 8005db2:	4b7a      	ldr	r3, [pc, #488]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dba:	60bb      	str	r3, [r7, #8]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc2:	4b77      	ldr	r3, [pc, #476]	; (8005fa0 <HAL_RCC_OscConfig+0x474>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d118      	bne.n	8005e00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dce:	4b74      	ldr	r3, [pc, #464]	; (8005fa0 <HAL_RCC_OscConfig+0x474>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a73      	ldr	r2, [pc, #460]	; (8005fa0 <HAL_RCC_OscConfig+0x474>)
 8005dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dda:	f7fe fe0b 	bl	80049f4 <HAL_GetTick>
 8005dde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de0:	e008      	b.n	8005df4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005de2:	f7fe fe07 	bl	80049f4 <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d901      	bls.n	8005df4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e10c      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005df4:	4b6a      	ldr	r3, [pc, #424]	; (8005fa0 <HAL_RCC_OscConfig+0x474>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d0f0      	beq.n	8005de2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d106      	bne.n	8005e16 <HAL_RCC_OscConfig+0x2ea>
 8005e08:	4b64      	ldr	r3, [pc, #400]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0c:	4a63      	ldr	r2, [pc, #396]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e0e:	f043 0301 	orr.w	r3, r3, #1
 8005e12:	6713      	str	r3, [r2, #112]	; 0x70
 8005e14:	e01c      	b.n	8005e50 <HAL_RCC_OscConfig+0x324>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	2b05      	cmp	r3, #5
 8005e1c:	d10c      	bne.n	8005e38 <HAL_RCC_OscConfig+0x30c>
 8005e1e:	4b5f      	ldr	r3, [pc, #380]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e22:	4a5e      	ldr	r2, [pc, #376]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e24:	f043 0304 	orr.w	r3, r3, #4
 8005e28:	6713      	str	r3, [r2, #112]	; 0x70
 8005e2a:	4b5c      	ldr	r3, [pc, #368]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2e:	4a5b      	ldr	r2, [pc, #364]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e30:	f043 0301 	orr.w	r3, r3, #1
 8005e34:	6713      	str	r3, [r2, #112]	; 0x70
 8005e36:	e00b      	b.n	8005e50 <HAL_RCC_OscConfig+0x324>
 8005e38:	4b58      	ldr	r3, [pc, #352]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e3c:	4a57      	ldr	r2, [pc, #348]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e3e:	f023 0301 	bic.w	r3, r3, #1
 8005e42:	6713      	str	r3, [r2, #112]	; 0x70
 8005e44:	4b55      	ldr	r3, [pc, #340]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e48:	4a54      	ldr	r2, [pc, #336]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e4a:	f023 0304 	bic.w	r3, r3, #4
 8005e4e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d015      	beq.n	8005e84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e58:	f7fe fdcc 	bl	80049f4 <HAL_GetTick>
 8005e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e5e:	e00a      	b.n	8005e76 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e60:	f7fe fdc8 	bl	80049f4 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e0cb      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e76:	4b49      	ldr	r3, [pc, #292]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d0ee      	beq.n	8005e60 <HAL_RCC_OscConfig+0x334>
 8005e82:	e014      	b.n	8005eae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e84:	f7fe fdb6 	bl	80049f4 <HAL_GetTick>
 8005e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e8a:	e00a      	b.n	8005ea2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e8c:	f7fe fdb2 	bl	80049f4 <HAL_GetTick>
 8005e90:	4602      	mov	r2, r0
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e0b5      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ea2:	4b3e      	ldr	r3, [pc, #248]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1ee      	bne.n	8005e8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005eae:	7dfb      	ldrb	r3, [r7, #23]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d105      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eb4:	4b39      	ldr	r3, [pc, #228]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb8:	4a38      	ldr	r2, [pc, #224]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005eba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ebe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f000 80a1 	beq.w	800600c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005eca:	4b34      	ldr	r3, [pc, #208]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 030c 	and.w	r3, r3, #12
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	d05c      	beq.n	8005f90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d141      	bne.n	8005f62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ede:	4b31      	ldr	r3, [pc, #196]	; (8005fa4 <HAL_RCC_OscConfig+0x478>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee4:	f7fe fd86 	bl	80049f4 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eec:	f7fe fd82 	bl	80049f4 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e087      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005efe:	4b27      	ldr	r3, [pc, #156]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	69da      	ldr	r2, [r3, #28]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	431a      	orrs	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	019b      	lsls	r3, r3, #6
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	3b01      	subs	r3, #1
 8005f24:	041b      	lsls	r3, r3, #16
 8005f26:	431a      	orrs	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2c:	061b      	lsls	r3, r3, #24
 8005f2e:	491b      	ldr	r1, [pc, #108]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f34:	4b1b      	ldr	r3, [pc, #108]	; (8005fa4 <HAL_RCC_OscConfig+0x478>)
 8005f36:	2201      	movs	r2, #1
 8005f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f3a:	f7fe fd5b 	bl	80049f4 <HAL_GetTick>
 8005f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f40:	e008      	b.n	8005f54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f42:	f7fe fd57 	bl	80049f4 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e05c      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f54:	4b11      	ldr	r3, [pc, #68]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0f0      	beq.n	8005f42 <HAL_RCC_OscConfig+0x416>
 8005f60:	e054      	b.n	800600c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f62:	4b10      	ldr	r3, [pc, #64]	; (8005fa4 <HAL_RCC_OscConfig+0x478>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f68:	f7fe fd44 	bl	80049f4 <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f70:	f7fe fd40 	bl	80049f4 <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e045      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f82:	4b06      	ldr	r3, [pc, #24]	; (8005f9c <HAL_RCC_OscConfig+0x470>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1f0      	bne.n	8005f70 <HAL_RCC_OscConfig+0x444>
 8005f8e:	e03d      	b.n	800600c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d107      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e038      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
 8005f9c:	40023800 	.word	0x40023800
 8005fa0:	40007000 	.word	0x40007000
 8005fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005fa8:	4b1b      	ldr	r3, [pc, #108]	; (8006018 <HAL_RCC_OscConfig+0x4ec>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d028      	beq.n	8006008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d121      	bne.n	8006008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d11a      	bne.n	8006008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005fd8:	4013      	ands	r3, r2
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d111      	bne.n	8006008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	085b      	lsrs	r3, r3, #1
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d107      	bne.n	8006008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006004:	429a      	cmp	r2, r3
 8006006:	d001      	beq.n	800600c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e000      	b.n	800600e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3718      	adds	r7, #24
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	40023800 	.word	0x40023800

0800601c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e0cc      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006030:	4b68      	ldr	r3, [pc, #416]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	429a      	cmp	r2, r3
 800603c:	d90c      	bls.n	8006058 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800603e:	4b65      	ldr	r3, [pc, #404]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006040:	683a      	ldr	r2, [r7, #0]
 8006042:	b2d2      	uxtb	r2, r2
 8006044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006046:	4b63      	ldr	r3, [pc, #396]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0307 	and.w	r3, r3, #7
 800604e:	683a      	ldr	r2, [r7, #0]
 8006050:	429a      	cmp	r2, r3
 8006052:	d001      	beq.n	8006058 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e0b8      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d020      	beq.n	80060a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0304 	and.w	r3, r3, #4
 800606c:	2b00      	cmp	r3, #0
 800606e:	d005      	beq.n	800607c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006070:	4b59      	ldr	r3, [pc, #356]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	4a58      	ldr	r2, [pc, #352]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006076:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800607a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b00      	cmp	r3, #0
 8006086:	d005      	beq.n	8006094 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006088:	4b53      	ldr	r3, [pc, #332]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	4a52      	ldr	r2, [pc, #328]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 800608e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006092:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006094:	4b50      	ldr	r3, [pc, #320]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	494d      	ldr	r1, [pc, #308]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d044      	beq.n	800613c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d107      	bne.n	80060ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060ba:	4b47      	ldr	r3, [pc, #284]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d119      	bne.n	80060fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e07f      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d003      	beq.n	80060da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	d107      	bne.n	80060ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060da:	4b3f      	ldr	r3, [pc, #252]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d109      	bne.n	80060fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e06f      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ea:	4b3b      	ldr	r3, [pc, #236]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e067      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060fa:	4b37      	ldr	r3, [pc, #220]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f023 0203 	bic.w	r2, r3, #3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	4934      	ldr	r1, [pc, #208]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006108:	4313      	orrs	r3, r2
 800610a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800610c:	f7fe fc72 	bl	80049f4 <HAL_GetTick>
 8006110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006112:	e00a      	b.n	800612a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006114:	f7fe fc6e 	bl	80049f4 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006122:	4293      	cmp	r3, r2
 8006124:	d901      	bls.n	800612a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e04f      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800612a:	4b2b      	ldr	r3, [pc, #172]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 020c 	and.w	r2, r3, #12
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	429a      	cmp	r2, r3
 800613a:	d1eb      	bne.n	8006114 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800613c:	4b25      	ldr	r3, [pc, #148]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0307 	and.w	r3, r3, #7
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	429a      	cmp	r2, r3
 8006148:	d20c      	bcs.n	8006164 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800614a:	4b22      	ldr	r3, [pc, #136]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006152:	4b20      	ldr	r3, [pc, #128]	; (80061d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0307 	and.w	r3, r3, #7
 800615a:	683a      	ldr	r2, [r7, #0]
 800615c:	429a      	cmp	r2, r3
 800615e:	d001      	beq.n	8006164 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	e032      	b.n	80061ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0304 	and.w	r3, r3, #4
 800616c:	2b00      	cmp	r3, #0
 800616e:	d008      	beq.n	8006182 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006170:	4b19      	ldr	r3, [pc, #100]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	4916      	ldr	r1, [pc, #88]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	4313      	orrs	r3, r2
 8006180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b00      	cmp	r3, #0
 800618c:	d009      	beq.n	80061a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800618e:	4b12      	ldr	r3, [pc, #72]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	490e      	ldr	r1, [pc, #56]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80061a2:	f000 f821 	bl	80061e8 <HAL_RCC_GetSysClockFreq>
 80061a6:	4602      	mov	r2, r0
 80061a8:	4b0b      	ldr	r3, [pc, #44]	; (80061d8 <HAL_RCC_ClockConfig+0x1bc>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	091b      	lsrs	r3, r3, #4
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	490a      	ldr	r1, [pc, #40]	; (80061dc <HAL_RCC_ClockConfig+0x1c0>)
 80061b4:	5ccb      	ldrb	r3, [r1, r3]
 80061b6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ba:	4a09      	ldr	r2, [pc, #36]	; (80061e0 <HAL_RCC_ClockConfig+0x1c4>)
 80061bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80061be:	4b09      	ldr	r3, [pc, #36]	; (80061e4 <HAL_RCC_ClockConfig+0x1c8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7fe f9fc 	bl	80045c0 <HAL_InitTick>

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	40023c00 	.word	0x40023c00
 80061d8:	40023800 	.word	0x40023800
 80061dc:	0801170c 	.word	0x0801170c
 80061e0:	20000098 	.word	0x20000098
 80061e4:	2000009c 	.word	0x2000009c

080061e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061ec:	b094      	sub	sp, #80	; 0x50
 80061ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80061f0:	2300      	movs	r3, #0
 80061f2:	647b      	str	r3, [r7, #68]	; 0x44
 80061f4:	2300      	movs	r3, #0
 80061f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061f8:	2300      	movs	r3, #0
 80061fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80061fc:	2300      	movs	r3, #0
 80061fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006200:	4b79      	ldr	r3, [pc, #484]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f003 030c 	and.w	r3, r3, #12
 8006208:	2b08      	cmp	r3, #8
 800620a:	d00d      	beq.n	8006228 <HAL_RCC_GetSysClockFreq+0x40>
 800620c:	2b08      	cmp	r3, #8
 800620e:	f200 80e1 	bhi.w	80063d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <HAL_RCC_GetSysClockFreq+0x34>
 8006216:	2b04      	cmp	r3, #4
 8006218:	d003      	beq.n	8006222 <HAL_RCC_GetSysClockFreq+0x3a>
 800621a:	e0db      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800621c:	4b73      	ldr	r3, [pc, #460]	; (80063ec <HAL_RCC_GetSysClockFreq+0x204>)
 800621e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006220:	e0db      	b.n	80063da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006222:	4b73      	ldr	r3, [pc, #460]	; (80063f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006224:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006226:	e0d8      	b.n	80063da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006228:	4b6f      	ldr	r3, [pc, #444]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006230:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006232:	4b6d      	ldr	r3, [pc, #436]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d063      	beq.n	8006306 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800623e:	4b6a      	ldr	r3, [pc, #424]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	099b      	lsrs	r3, r3, #6
 8006244:	2200      	movs	r2, #0
 8006246:	63bb      	str	r3, [r7, #56]	; 0x38
 8006248:	63fa      	str	r2, [r7, #60]	; 0x3c
 800624a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800624c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006250:	633b      	str	r3, [r7, #48]	; 0x30
 8006252:	2300      	movs	r3, #0
 8006254:	637b      	str	r3, [r7, #52]	; 0x34
 8006256:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800625a:	4622      	mov	r2, r4
 800625c:	462b      	mov	r3, r5
 800625e:	f04f 0000 	mov.w	r0, #0
 8006262:	f04f 0100 	mov.w	r1, #0
 8006266:	0159      	lsls	r1, r3, #5
 8006268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800626c:	0150      	lsls	r0, r2, #5
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	4621      	mov	r1, r4
 8006274:	1a51      	subs	r1, r2, r1
 8006276:	6139      	str	r1, [r7, #16]
 8006278:	4629      	mov	r1, r5
 800627a:	eb63 0301 	sbc.w	r3, r3, r1
 800627e:	617b      	str	r3, [r7, #20]
 8006280:	f04f 0200 	mov.w	r2, #0
 8006284:	f04f 0300 	mov.w	r3, #0
 8006288:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800628c:	4659      	mov	r1, fp
 800628e:	018b      	lsls	r3, r1, #6
 8006290:	4651      	mov	r1, sl
 8006292:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006296:	4651      	mov	r1, sl
 8006298:	018a      	lsls	r2, r1, #6
 800629a:	4651      	mov	r1, sl
 800629c:	ebb2 0801 	subs.w	r8, r2, r1
 80062a0:	4659      	mov	r1, fp
 80062a2:	eb63 0901 	sbc.w	r9, r3, r1
 80062a6:	f04f 0200 	mov.w	r2, #0
 80062aa:	f04f 0300 	mov.w	r3, #0
 80062ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062ba:	4690      	mov	r8, r2
 80062bc:	4699      	mov	r9, r3
 80062be:	4623      	mov	r3, r4
 80062c0:	eb18 0303 	adds.w	r3, r8, r3
 80062c4:	60bb      	str	r3, [r7, #8]
 80062c6:	462b      	mov	r3, r5
 80062c8:	eb49 0303 	adc.w	r3, r9, r3
 80062cc:	60fb      	str	r3, [r7, #12]
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80062da:	4629      	mov	r1, r5
 80062dc:	024b      	lsls	r3, r1, #9
 80062de:	4621      	mov	r1, r4
 80062e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80062e4:	4621      	mov	r1, r4
 80062e6:	024a      	lsls	r2, r1, #9
 80062e8:	4610      	mov	r0, r2
 80062ea:	4619      	mov	r1, r3
 80062ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062ee:	2200      	movs	r2, #0
 80062f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80062f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062f8:	f7fa fb18 	bl	800092c <__aeabi_uldivmod>
 80062fc:	4602      	mov	r2, r0
 80062fe:	460b      	mov	r3, r1
 8006300:	4613      	mov	r3, r2
 8006302:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006304:	e058      	b.n	80063b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006306:	4b38      	ldr	r3, [pc, #224]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	099b      	lsrs	r3, r3, #6
 800630c:	2200      	movs	r2, #0
 800630e:	4618      	mov	r0, r3
 8006310:	4611      	mov	r1, r2
 8006312:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006316:	623b      	str	r3, [r7, #32]
 8006318:	2300      	movs	r3, #0
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
 800631c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006320:	4642      	mov	r2, r8
 8006322:	464b      	mov	r3, r9
 8006324:	f04f 0000 	mov.w	r0, #0
 8006328:	f04f 0100 	mov.w	r1, #0
 800632c:	0159      	lsls	r1, r3, #5
 800632e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006332:	0150      	lsls	r0, r2, #5
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	4641      	mov	r1, r8
 800633a:	ebb2 0a01 	subs.w	sl, r2, r1
 800633e:	4649      	mov	r1, r9
 8006340:	eb63 0b01 	sbc.w	fp, r3, r1
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006350:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006354:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006358:	ebb2 040a 	subs.w	r4, r2, sl
 800635c:	eb63 050b 	sbc.w	r5, r3, fp
 8006360:	f04f 0200 	mov.w	r2, #0
 8006364:	f04f 0300 	mov.w	r3, #0
 8006368:	00eb      	lsls	r3, r5, #3
 800636a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800636e:	00e2      	lsls	r2, r4, #3
 8006370:	4614      	mov	r4, r2
 8006372:	461d      	mov	r5, r3
 8006374:	4643      	mov	r3, r8
 8006376:	18e3      	adds	r3, r4, r3
 8006378:	603b      	str	r3, [r7, #0]
 800637a:	464b      	mov	r3, r9
 800637c:	eb45 0303 	adc.w	r3, r5, r3
 8006380:	607b      	str	r3, [r7, #4]
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	f04f 0300 	mov.w	r3, #0
 800638a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800638e:	4629      	mov	r1, r5
 8006390:	028b      	lsls	r3, r1, #10
 8006392:	4621      	mov	r1, r4
 8006394:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006398:	4621      	mov	r1, r4
 800639a:	028a      	lsls	r2, r1, #10
 800639c:	4610      	mov	r0, r2
 800639e:	4619      	mov	r1, r3
 80063a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063a2:	2200      	movs	r2, #0
 80063a4:	61bb      	str	r3, [r7, #24]
 80063a6:	61fa      	str	r2, [r7, #28]
 80063a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063ac:	f7fa fabe 	bl	800092c <__aeabi_uldivmod>
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	4613      	mov	r3, r2
 80063b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80063b8:	4b0b      	ldr	r3, [pc, #44]	; (80063e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	0c1b      	lsrs	r3, r3, #16
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	3301      	adds	r3, #1
 80063c4:	005b      	lsls	r3, r3, #1
 80063c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80063c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063d2:	e002      	b.n	80063da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80063d4:	4b05      	ldr	r3, [pc, #20]	; (80063ec <HAL_RCC_GetSysClockFreq+0x204>)
 80063d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3750      	adds	r7, #80	; 0x50
 80063e0:	46bd      	mov	sp, r7
 80063e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063e6:	bf00      	nop
 80063e8:	40023800 	.word	0x40023800
 80063ec:	00f42400 	.word	0x00f42400
 80063f0:	007a1200 	.word	0x007a1200

080063f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063f8:	4b03      	ldr	r3, [pc, #12]	; (8006408 <HAL_RCC_GetHCLKFreq+0x14>)
 80063fa:	681b      	ldr	r3, [r3, #0]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	20000098 	.word	0x20000098

0800640c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006410:	f7ff fff0 	bl	80063f4 <HAL_RCC_GetHCLKFreq>
 8006414:	4602      	mov	r2, r0
 8006416:	4b05      	ldr	r3, [pc, #20]	; (800642c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	0a9b      	lsrs	r3, r3, #10
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	4903      	ldr	r1, [pc, #12]	; (8006430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006422:	5ccb      	ldrb	r3, [r1, r3]
 8006424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006428:	4618      	mov	r0, r3
 800642a:	bd80      	pop	{r7, pc}
 800642c:	40023800 	.word	0x40023800
 8006430:	0801171c 	.word	0x0801171c

08006434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006438:	f7ff ffdc 	bl	80063f4 <HAL_RCC_GetHCLKFreq>
 800643c:	4602      	mov	r2, r0
 800643e:	4b05      	ldr	r3, [pc, #20]	; (8006454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	0b5b      	lsrs	r3, r3, #13
 8006444:	f003 0307 	and.w	r3, r3, #7
 8006448:	4903      	ldr	r1, [pc, #12]	; (8006458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800644a:	5ccb      	ldrb	r3, [r1, r3]
 800644c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006450:	4618      	mov	r0, r3
 8006452:	bd80      	pop	{r7, pc}
 8006454:	40023800 	.word	0x40023800
 8006458:	0801171c 	.word	0x0801171c

0800645c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	220f      	movs	r2, #15
 800646a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800646c:	4b12      	ldr	r3, [pc, #72]	; (80064b8 <HAL_RCC_GetClockConfig+0x5c>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f003 0203 	and.w	r2, r3, #3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006478:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <HAL_RCC_GetClockConfig+0x5c>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006484:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <HAL_RCC_GetClockConfig+0x5c>)
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006490:	4b09      	ldr	r3, [pc, #36]	; (80064b8 <HAL_RCC_GetClockConfig+0x5c>)
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	08db      	lsrs	r3, r3, #3
 8006496:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800649e:	4b07      	ldr	r3, [pc, #28]	; (80064bc <HAL_RCC_GetClockConfig+0x60>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0207 	and.w	r2, r3, #7
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	601a      	str	r2, [r3, #0]
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40023800 	.word	0x40023800
 80064bc:	40023c00 	.word	0x40023c00

080064c0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d105      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d035      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064e8:	4b62      	ldr	r3, [pc, #392]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064ee:	f7fe fa81 	bl	80049f4 <HAL_GetTick>
 80064f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064f4:	e008      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80064f6:	f7fe fa7d 	bl	80049f4 <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	2b02      	cmp	r3, #2
 8006502:	d901      	bls.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e0b0      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006508:	4b5b      	ldr	r3, [pc, #364]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1f0      	bne.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	019a      	lsls	r2, r3, #6
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	071b      	lsls	r3, r3, #28
 8006520:	4955      	ldr	r1, [pc, #340]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006522:	4313      	orrs	r3, r2
 8006524:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006528:	4b52      	ldr	r3, [pc, #328]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800652a:	2201      	movs	r2, #1
 800652c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800652e:	f7fe fa61 	bl	80049f4 <HAL_GetTick>
 8006532:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006534:	e008      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006536:	f7fe fa5d 	bl	80049f4 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	2b02      	cmp	r3, #2
 8006542:	d901      	bls.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e090      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006548:	4b4b      	ldr	r3, [pc, #300]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0f0      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 8083 	beq.w	8006668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006562:	2300      	movs	r3, #0
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	4b44      	ldr	r3, [pc, #272]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	4a43      	ldr	r2, [pc, #268]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800656c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006570:	6413      	str	r3, [r2, #64]	; 0x40
 8006572:	4b41      	ldr	r3, [pc, #260]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800657a:	60fb      	str	r3, [r7, #12]
 800657c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800657e:	4b3f      	ldr	r3, [pc, #252]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a3e      	ldr	r2, [pc, #248]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006588:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800658a:	f7fe fa33 	bl	80049f4 <HAL_GetTick>
 800658e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006590:	e008      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006592:	f7fe fa2f 	bl	80049f4 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d901      	bls.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e062      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80065a4:	4b35      	ldr	r3, [pc, #212]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d0f0      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80065b0:	4b31      	ldr	r3, [pc, #196]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065b8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d02f      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d028      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065ce:	4b2a      	ldr	r3, [pc, #168]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065d6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065d8:	4b29      	ldr	r3, [pc, #164]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065da:	2201      	movs	r2, #1
 80065dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065de:	4b28      	ldr	r3, [pc, #160]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80065e4:	4a24      	ldr	r2, [pc, #144]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80065ea:	4b23      	ldr	r3, [pc, #140]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ee:	f003 0301 	and.w	r3, r3, #1
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d114      	bne.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80065f6:	f7fe f9fd 	bl	80049f4 <HAL_GetTick>
 80065fa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065fc:	e00a      	b.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065fe:	f7fe f9f9 	bl	80049f4 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	f241 3288 	movw	r2, #5000	; 0x1388
 800660c:	4293      	cmp	r3, r2
 800660e:	d901      	bls.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e02a      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006614:	4b18      	ldr	r3, [pc, #96]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d0ee      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006628:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800662c:	d10d      	bne.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800662e:	4b12      	ldr	r3, [pc, #72]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800663e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006642:	490d      	ldr	r1, [pc, #52]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006644:	4313      	orrs	r3, r2
 8006646:	608b      	str	r3, [r1, #8]
 8006648:	e005      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800664a:	4b0b      	ldr	r3, [pc, #44]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	4a0a      	ldr	r2, [pc, #40]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006650:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006654:	6093      	str	r3, [r2, #8]
 8006656:	4b08      	ldr	r3, [pc, #32]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006658:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006662:	4905      	ldr	r1, [pc, #20]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006664:	4313      	orrs	r3, r2
 8006666:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	42470068 	.word	0x42470068
 8006678:	40023800 	.word	0x40023800
 800667c:	40007000 	.word	0x40007000
 8006680:	42470e40 	.word	0x42470e40

08006684 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e066      	b.n	8006768 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	7f5b      	ldrb	r3, [r3, #29]
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d105      	bne.n	80066b0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fd fdc8 	bl	8004240 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	22ca      	movs	r2, #202	; 0xca
 80066bc:	625a      	str	r2, [r3, #36]	; 0x24
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2253      	movs	r2, #83	; 0x53
 80066c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 fa45 	bl	8006b56 <RTC_EnterInitMode>
 80066cc:	4603      	mov	r3, r0
 80066ce:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d12c      	bne.n	8006730 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	6812      	ldr	r2, [r2, #0]
 80066e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066e8:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6899      	ldr	r1, [r3, #8]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685a      	ldr	r2, [r3, #4]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	68d2      	ldr	r2, [r2, #12]
 8006710:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6919      	ldr	r1, [r3, #16]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	041a      	lsls	r2, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 fa4c 	bl	8006bc4 <RTC_ExitInitMode>
 800672c:	4603      	mov	r3, r0
 800672e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006730:	7bfb      	ldrb	r3, [r7, #15]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d113      	bne.n	800675e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006744:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	699a      	ldr	r2, [r3, #24]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	22ff      	movs	r2, #255	; 0xff
 8006764:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006766:	7bfb      	ldrb	r3, [r7, #15]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006770:	b590      	push	{r4, r7, lr}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	7f1b      	ldrb	r3, [r3, #28]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_RTC_SetTime+0x1c>
 8006788:	2302      	movs	r3, #2
 800678a:	e087      	b.n	800689c <HAL_RTC_SetTime+0x12c>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2201      	movs	r2, #1
 8006790:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2202      	movs	r2, #2
 8006796:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d126      	bne.n	80067ec <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d102      	bne.n	80067b2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	2200      	movs	r2, #0
 80067b0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fa29 	bl	8006c0e <RTC_ByteToBcd2>
 80067bc:	4603      	mov	r3, r0
 80067be:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 fa22 	bl	8006c0e <RTC_ByteToBcd2>
 80067ca:	4603      	mov	r3, r0
 80067cc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80067ce:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	789b      	ldrb	r3, [r3, #2]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 fa1a 	bl	8006c0e <RTC_ByteToBcd2>
 80067da:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80067dc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	78db      	ldrb	r3, [r3, #3]
 80067e4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80067e6:	4313      	orrs	r3, r2
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	e018      	b.n	800681e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d102      	bne.n	8006800 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2200      	movs	r2, #0
 80067fe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	785b      	ldrb	r3, [r3, #1]
 800680a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800680c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006812:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	78db      	ldrb	r3, [r3, #3]
 8006818:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800681a:	4313      	orrs	r3, r2
 800681c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	22ca      	movs	r2, #202	; 0xca
 8006824:	625a      	str	r2, [r3, #36]	; 0x24
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2253      	movs	r2, #83	; 0x53
 800682c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 f991 	bl	8006b56 <RTC_EnterInitMode>
 8006834:	4603      	mov	r3, r0
 8006836:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006838:	7cfb      	ldrb	r3, [r7, #19]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d120      	bne.n	8006880 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006848:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800684c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689a      	ldr	r2, [r3, #8]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800685c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6899      	ldr	r1, [r3, #8]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	68da      	ldr	r2, [r3, #12]
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	431a      	orrs	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f000 f9a4 	bl	8006bc4 <RTC_ExitInitMode>
 800687c:	4603      	mov	r3, r0
 800687e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006880:	7cfb      	ldrb	r3, [r7, #19]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d102      	bne.n	800688c <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2201      	movs	r2, #1
 800688a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	22ff      	movs	r2, #255	; 0xff
 8006892:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	771a      	strb	r2, [r3, #28]

  return status;
 800689a:	7cfb      	ldrb	r3, [r7, #19]
}
 800689c:	4618      	mov	r0, r3
 800689e:	371c      	adds	r7, #28
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd90      	pop	{r4, r7, pc}

080068a4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b086      	sub	sp, #24
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80068d6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80068da:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	0c1b      	lsrs	r3, r3, #16
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068e6:	b2da      	uxtb	r2, r3
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	0a1b      	lsrs	r3, r3, #8
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006904:	b2da      	uxtb	r2, r3
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	0d9b      	lsrs	r3, r3, #22
 800690e:	b2db      	uxtb	r3, r3
 8006910:	f003 0301 	and.w	r3, r3, #1
 8006914:	b2da      	uxtb	r2, r3
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d11a      	bne.n	8006956 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f000 f98f 	bl	8006c48 <RTC_Bcd2ToByte>
 800692a:	4603      	mov	r3, r0
 800692c:	461a      	mov	r2, r3
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	785b      	ldrb	r3, [r3, #1]
 8006936:	4618      	mov	r0, r3
 8006938:	f000 f986 	bl	8006c48 <RTC_Bcd2ToByte>
 800693c:	4603      	mov	r3, r0
 800693e:	461a      	mov	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	789b      	ldrb	r3, [r3, #2]
 8006948:	4618      	mov	r0, r3
 800694a:	f000 f97d 	bl	8006c48 <RTC_Bcd2ToByte>
 800694e:	4603      	mov	r3, r0
 8006950:	461a      	mov	r2, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3718      	adds	r7, #24
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006960:	b590      	push	{r4, r7, lr}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800696c:	2300      	movs	r3, #0
 800696e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	7f1b      	ldrb	r3, [r3, #28]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d101      	bne.n	800697c <HAL_RTC_SetDate+0x1c>
 8006978:	2302      	movs	r3, #2
 800697a:	e071      	b.n	8006a60 <HAL_RTC_SetDate+0x100>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2201      	movs	r2, #1
 8006980:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2202      	movs	r2, #2
 8006986:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10e      	bne.n	80069ac <HAL_RTC_SetDate+0x4c>
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	785b      	ldrb	r3, [r3, #1]
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b00      	cmp	r3, #0
 8006998:	d008      	beq.n	80069ac <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	785b      	ldrb	r3, [r3, #1]
 800699e:	f023 0310 	bic.w	r3, r3, #16
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	330a      	adds	r3, #10
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d11c      	bne.n	80069ec <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	78db      	ldrb	r3, [r3, #3]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 f929 	bl	8006c0e <RTC_ByteToBcd2>
 80069bc:	4603      	mov	r3, r0
 80069be:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	785b      	ldrb	r3, [r3, #1]
 80069c4:	4618      	mov	r0, r3
 80069c6:	f000 f922 	bl	8006c0e <RTC_ByteToBcd2>
 80069ca:	4603      	mov	r3, r0
 80069cc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80069ce:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	789b      	ldrb	r3, [r3, #2]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f000 f91a 	bl	8006c0e <RTC_ByteToBcd2>
 80069da:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80069dc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80069e6:	4313      	orrs	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	e00e      	b.n	8006a0a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	78db      	ldrb	r3, [r3, #3]
 80069f0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	785b      	ldrb	r3, [r3, #1]
 80069f6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80069f8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80069fe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006a06:	4313      	orrs	r3, r2
 8006a08:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	22ca      	movs	r2, #202	; 0xca
 8006a10:	625a      	str	r2, [r3, #36]	; 0x24
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2253      	movs	r2, #83	; 0x53
 8006a18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 f89b 	bl	8006b56 <RTC_EnterInitMode>
 8006a20:	4603      	mov	r3, r0
 8006a22:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006a24:	7cfb      	ldrb	r3, [r7, #19]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10c      	bne.n	8006a44 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a34:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a38:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 f8c2 	bl	8006bc4 <RTC_ExitInitMode>
 8006a40:	4603      	mov	r3, r0
 8006a42:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006a44:	7cfb      	ldrb	r3, [r7, #19]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d102      	bne.n	8006a50 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	22ff      	movs	r2, #255	; 0xff
 8006a56:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	771a      	strb	r2, [r3, #28]

  return status;
 8006a5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	371c      	adds	r7, #28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd90      	pop	{r4, r7, pc}

08006a68 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b086      	sub	sp, #24
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a86:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	0c1b      	lsrs	r3, r3, #16
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	0a1b      	lsrs	r3, r3, #8
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	f003 031f 	and.w	r3, r3, #31
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	0b5b      	lsrs	r3, r3, #13
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d11a      	bne.n	8006afc <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	78db      	ldrb	r3, [r3, #3]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 f8bc 	bl	8006c48 <RTC_Bcd2ToByte>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	785b      	ldrb	r3, [r3, #1]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 f8b3 	bl	8006c48 <RTC_Bcd2ToByte>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	789b      	ldrb	r3, [r3, #2]
 8006aee:	4618      	mov	r0, r3
 8006af0:	f000 f8aa 	bl	8006c48 <RTC_Bcd2ToByte>
 8006af4:	4603      	mov	r3, r0
 8006af6:	461a      	mov	r2, r3
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3718      	adds	r7, #24
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b084      	sub	sp, #16
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b20:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b22:	f7fd ff67 	bl	80049f4 <HAL_GetTick>
 8006b26:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006b28:	e009      	b.n	8006b3e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006b2a:	f7fd ff63 	bl	80049f4 <HAL_GetTick>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b38:	d901      	bls.n	8006b3e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e007      	b.n	8006b4e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	f003 0320 	and.w	r3, r3, #32
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0ee      	beq.n	8006b2a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3710      	adds	r7, #16
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}

08006b56 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b084      	sub	sp, #16
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d122      	bne.n	8006bba <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b82:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b84:	f7fd ff36 	bl	80049f4 <HAL_GetTick>
 8006b88:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006b8a:	e00c      	b.n	8006ba6 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006b8c:	f7fd ff32 	bl	80049f4 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b9a:	d904      	bls.n	8006ba6 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2204      	movs	r2, #4
 8006ba0:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d102      	bne.n	8006bba <RTC_EnterInitMode+0x64>
 8006bb4:	7bfb      	ldrb	r3, [r7, #15]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d1e8      	bne.n	8006b8c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68da      	ldr	r2, [r3, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bde:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f003 0320 	and.w	r3, r3, #32
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10a      	bne.n	8006c04 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f7ff ff89 	bl	8006b06 <HAL_RTC_WaitForSynchro>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d004      	beq.n	8006c04 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2204      	movs	r2, #4
 8006bfe:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b085      	sub	sp, #20
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	4603      	mov	r3, r0
 8006c16:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006c1c:	e005      	b.n	8006c2a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	3301      	adds	r3, #1
 8006c22:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006c24:	79fb      	ldrb	r3, [r7, #7]
 8006c26:	3b0a      	subs	r3, #10
 8006c28:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006c2a:	79fb      	ldrb	r3, [r7, #7]
 8006c2c:	2b09      	cmp	r3, #9
 8006c2e:	d8f6      	bhi.n	8006c1e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
 8006c32:	011b      	lsls	r3, r3, #4
 8006c34:	b2da      	uxtb	r2, r3
 8006c36:	79fb      	ldrb	r3, [r7, #7]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	b2db      	uxtb	r3, r3
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3714      	adds	r7, #20
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b085      	sub	sp, #20
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	4603      	mov	r3, r0
 8006c50:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006c52:	2300      	movs	r3, #0
 8006c54:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006c56:	79fb      	ldrb	r3, [r7, #7]
 8006c58:	091b      	lsrs	r3, r3, #4
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	0092      	lsls	r2, r2, #2
 8006c60:	4413      	add	r3, r2
 8006c62:	005b      	lsls	r3, r3, #1
 8006c64:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006c66:	79fb      	ldrb	r3, [r7, #7]
 8006c68:	f003 030f 	and.w	r3, r3, #15
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	7bfb      	ldrb	r3, [r7, #15]
 8006c70:	4413      	add	r3, r2
 8006c72:	b2db      	uxtb	r3, r3
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e07b      	b.n	8006d8a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d108      	bne.n	8006cac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ca2:	d009      	beq.n	8006cb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	61da      	str	r2, [r3, #28]
 8006caa:	e005      	b.n	8006cb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d106      	bne.n	8006cd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f7fd fae0 	bl	8004298 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006d00:	431a      	orrs	r2, r3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d0a:	431a      	orrs	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	431a      	orrs	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	695b      	ldr	r3, [r3, #20]
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	69db      	ldr	r3, [r3, #28]
 8006d2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d32:	431a      	orrs	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3c:	ea42 0103 	orr.w	r1, r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d44:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	0c1b      	lsrs	r3, r3, #16
 8006d56:	f003 0104 	and.w	r1, r3, #4
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5e:	f003 0210 	and.w	r2, r3, #16
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69da      	ldr	r2, [r3, #28]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d78:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3708      	adds	r7, #8
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b088      	sub	sp, #32
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	60f8      	str	r0, [r7, #12]
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	603b      	str	r3, [r7, #0]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_SPI_Transmit+0x22>
 8006db0:	2302      	movs	r3, #2
 8006db2:	e126      	b.n	8007002 <HAL_SPI_Transmit+0x270>
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dbc:	f7fd fe1a 	bl	80049f4 <HAL_GetTick>
 8006dc0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006dc2:	88fb      	ldrh	r3, [r7, #6]
 8006dc4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d002      	beq.n	8006dd8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006dd2:	2302      	movs	r3, #2
 8006dd4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006dd6:	e10b      	b.n	8006ff0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <HAL_SPI_Transmit+0x52>
 8006dde:	88fb      	ldrh	r3, [r7, #6]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d102      	bne.n	8006dea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006de8:	e102      	b.n	8006ff0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2203      	movs	r2, #3
 8006dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	88fa      	ldrh	r2, [r7, #6]
 8006e02:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	88fa      	ldrh	r2, [r7, #6]
 8006e08:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e30:	d10f      	bne.n	8006e52 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e5c:	2b40      	cmp	r3, #64	; 0x40
 8006e5e:	d007      	beq.n	8006e70 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e78:	d14b      	bne.n	8006f12 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <HAL_SPI_Transmit+0xf6>
 8006e82:	8afb      	ldrh	r3, [r7, #22]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d13e      	bne.n	8006f06 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e8c:	881a      	ldrh	r2, [r3, #0]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e98:	1c9a      	adds	r2, r3, #2
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006eac:	e02b      	b.n	8006f06 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f003 0302 	and.w	r3, r3, #2
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d112      	bne.n	8006ee2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec0:	881a      	ldrh	r2, [r3, #0]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ecc:	1c9a      	adds	r2, r3, #2
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ee0:	e011      	b.n	8006f06 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ee2:	f7fd fd87 	bl	80049f4 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d803      	bhi.n	8006efa <HAL_SPI_Transmit+0x168>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ef8:	d102      	bne.n	8006f00 <HAL_SPI_Transmit+0x16e>
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d102      	bne.n	8006f06 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f04:	e074      	b.n	8006ff0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1ce      	bne.n	8006eae <HAL_SPI_Transmit+0x11c>
 8006f10:	e04c      	b.n	8006fac <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <HAL_SPI_Transmit+0x18e>
 8006f1a:	8afb      	ldrh	r3, [r7, #22]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d140      	bne.n	8006fa2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	330c      	adds	r3, #12
 8006f2a:	7812      	ldrb	r2, [r2, #0]
 8006f2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	1c5a      	adds	r2, r3, #1
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006f46:	e02c      	b.n	8006fa2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d113      	bne.n	8006f7e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	330c      	adds	r3, #12
 8006f60:	7812      	ldrb	r2, [r2, #0]
 8006f62:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	86da      	strh	r2, [r3, #54]	; 0x36
 8006f7c:	e011      	b.n	8006fa2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f7e:	f7fd fd39 	bl	80049f4 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d803      	bhi.n	8006f96 <HAL_SPI_Transmit+0x204>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f94:	d102      	bne.n	8006f9c <HAL_SPI_Transmit+0x20a>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d102      	bne.n	8006fa2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006fa0:	e026      	b.n	8006ff0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1cd      	bne.n	8006f48 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fac:	69ba      	ldr	r2, [r7, #24]
 8006fae:	6839      	ldr	r1, [r7, #0]
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f000 fb13 	bl	80075dc <SPI_EndRxTxTransaction>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10a      	bne.n	8006fe0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fca:	2300      	movs	r3, #0
 8006fcc:	613b      	str	r3, [r7, #16]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	613b      	str	r3, [r7, #16]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	613b      	str	r3, [r7, #16]
 8006fde:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	77fb      	strb	r3, [r7, #31]
 8006fec:	e000      	b.n	8006ff0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006fee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007000:	7ffb      	ldrb	r3, [r7, #31]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3720      	adds	r7, #32
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
	...

0800700c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b086      	sub	sp, #24
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	4613      	mov	r3, r2
 8007018:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800701a:	2300      	movs	r3, #0
 800701c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007024:	2b01      	cmp	r3, #1
 8007026:	d101      	bne.n	800702c <HAL_SPI_Transmit_DMA+0x20>
 8007028:	2302      	movs	r3, #2
 800702a:	e09b      	b.n	8007164 <HAL_SPI_Transmit_DMA+0x158>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800703a:	b2db      	uxtb	r3, r3
 800703c:	2b01      	cmp	r3, #1
 800703e:	d002      	beq.n	8007046 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007040:	2302      	movs	r3, #2
 8007042:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007044:	e089      	b.n	800715a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <HAL_SPI_Transmit_DMA+0x46>
 800704c:	88fb      	ldrh	r3, [r7, #6]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d102      	bne.n	8007058 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007056:	e080      	b.n	800715a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2203      	movs	r2, #3
 800705c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	88fa      	ldrh	r2, [r7, #6]
 8007070:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	88fa      	ldrh	r2, [r7, #6]
 8007076:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800709e:	d10f      	bne.n	80070c0 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070c4:	4a29      	ldr	r2, [pc, #164]	; (800716c <HAL_SPI_Transmit_DMA+0x160>)
 80070c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070cc:	4a28      	ldr	r2, [pc, #160]	; (8007170 <HAL_SPI_Transmit_DMA+0x164>)
 80070ce:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070d4:	4a27      	ldr	r2, [pc, #156]	; (8007174 <HAL_SPI_Transmit_DMA+0x168>)
 80070d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070dc:	2200      	movs	r2, #0
 80070de:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e8:	4619      	mov	r1, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	330c      	adds	r3, #12
 80070f0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070f6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80070f8:	f7fd fe3c 	bl	8004d74 <HAL_DMA_Start_IT>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00c      	beq.n	800711c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007106:	f043 0210 	orr.w	r2, r3, #16
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800711a:	e01e      	b.n	800715a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007126:	2b40      	cmp	r3, #64	; 0x40
 8007128:	d007      	beq.n	800713a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007138:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f042 0220 	orr.w	r2, r2, #32
 8007148:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f042 0202 	orr.w	r2, r2, #2
 8007158:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007162:	7dfb      	ldrb	r3, [r7, #23]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3718      	adds	r7, #24
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	08007449 	.word	0x08007449
 8007170:	080073a1 	.word	0x080073a1
 8007174:	08007465 	.word	0x08007465

08007178 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	099b      	lsrs	r3, r3, #6
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10f      	bne.n	80071bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00a      	beq.n	80071bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	099b      	lsrs	r3, r3, #6
 80071aa:	f003 0301 	and.w	r3, r3, #1
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d004      	beq.n	80071bc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	4798      	blx	r3
    return;
 80071ba:	e0d7      	b.n	800736c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	085b      	lsrs	r3, r3, #1
 80071c0:	f003 0301 	and.w	r3, r3, #1
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00a      	beq.n	80071de <HAL_SPI_IRQHandler+0x66>
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	09db      	lsrs	r3, r3, #7
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d004      	beq.n	80071de <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	4798      	blx	r3
    return;
 80071dc:	e0c6      	b.n	800736c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	095b      	lsrs	r3, r3, #5
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d10c      	bne.n	8007204 <HAL_SPI_IRQHandler+0x8c>
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	099b      	lsrs	r3, r3, #6
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d106      	bne.n	8007204 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	0a1b      	lsrs	r3, r3, #8
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 80b4 	beq.w	800736c <HAL_SPI_IRQHandler+0x1f4>
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	095b      	lsrs	r3, r3, #5
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 80ad 	beq.w	800736c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	099b      	lsrs	r3, r3, #6
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d023      	beq.n	8007266 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b03      	cmp	r3, #3
 8007228:	d011      	beq.n	800724e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722e:	f043 0204 	orr.w	r2, r3, #4
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007236:	2300      	movs	r3, #0
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	617b      	str	r3, [r7, #20]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	e00b      	b.n	8007266 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800724e:	2300      	movs	r3, #0
 8007250:	613b      	str	r3, [r7, #16]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	613b      	str	r3, [r7, #16]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	693b      	ldr	r3, [r7, #16]
        return;
 8007264:	e082      	b.n	800736c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	095b      	lsrs	r3, r3, #5
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d014      	beq.n	800729c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007276:	f043 0201 	orr.w	r2, r3, #1
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800727e:	2300      	movs	r3, #0
 8007280:	60fb      	str	r3, [r7, #12]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	0a1b      	lsrs	r3, r3, #8
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00c      	beq.n	80072c2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ac:	f043 0208 	orr.w	r2, r3, #8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80072b4:	2300      	movs	r3, #0
 80072b6:	60bb      	str	r3, [r7, #8]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	60bb      	str	r3, [r7, #8]
 80072c0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d04f      	beq.n	800736a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80072d8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	f003 0302 	and.w	r3, r3, #2
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d104      	bne.n	80072f6 <HAL_SPI_IRQHandler+0x17e>
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	f003 0301 	and.w	r3, r3, #1
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d034      	beq.n	8007360 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f022 0203 	bic.w	r2, r2, #3
 8007304:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d011      	beq.n	8007332 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007312:	4a18      	ldr	r2, [pc, #96]	; (8007374 <HAL_SPI_IRQHandler+0x1fc>)
 8007314:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800731a:	4618      	mov	r0, r3
 800731c:	f7fd fdf2 	bl	8004f04 <HAL_DMA_Abort_IT>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d005      	beq.n	8007332 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800732a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007336:	2b00      	cmp	r3, #0
 8007338:	d016      	beq.n	8007368 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800733e:	4a0d      	ldr	r2, [pc, #52]	; (8007374 <HAL_SPI_IRQHandler+0x1fc>)
 8007340:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007346:	4618      	mov	r0, r3
 8007348:	f7fd fddc 	bl	8004f04 <HAL_DMA_Abort_IT>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007356:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800735e:	e003      	b.n	8007368 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 f813 	bl	800738c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007366:	e000      	b.n	800736a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007368:	bf00      	nop
    return;
 800736a:	bf00      	nop
  }
}
 800736c:	3720      	adds	r7, #32
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	080074a5 	.word	0x080074a5

08007378 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ae:	f7fd fb21 	bl	80049f4 <HAL_GetTick>
 80073b2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073c2:	d03b      	beq.n	800743c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0220 	bic.w	r2, r2, #32
 80073d2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f022 0202 	bic.w	r2, r2, #2
 80073e2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	2164      	movs	r1, #100	; 0x64
 80073e8:	6978      	ldr	r0, [r7, #20]
 80073ea:	f000 f8f7 	bl	80075dc <SPI_EndRxTxTransaction>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d005      	beq.n	8007400 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f8:	f043 0220 	orr.w	r2, r3, #32
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10a      	bne.n	800741e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007408:	2300      	movs	r3, #0
 800740a:	60fb      	str	r3, [r7, #12]
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	60fb      	str	r3, [r7, #12]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	2200      	movs	r2, #0
 8007422:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007430:	2b00      	cmp	r3, #0
 8007432:	d003      	beq.n	800743c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007434:	6978      	ldr	r0, [r7, #20]
 8007436:	f7ff ffa9 	bl	800738c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800743a:	e002      	b.n	8007442 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800743c:	6978      	ldr	r0, [r7, #20]
 800743e:	f7fb f9f3 	bl	8002828 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007454:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007456:	68f8      	ldr	r0, [r7, #12]
 8007458:	f7ff ff8e 	bl	8007378 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800745c:	bf00      	nop
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007470:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	685a      	ldr	r2, [r3, #4]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f022 0203 	bic.w	r2, r2, #3
 8007480:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007486:	f043 0210 	orr.w	r2, r3, #16
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2201      	movs	r2, #1
 8007492:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f7ff ff78 	bl	800738c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800749c:	bf00      	nop
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f7ff ff64 	bl	800738c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074c4:	bf00      	nop
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b088      	sub	sp, #32
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	603b      	str	r3, [r7, #0]
 80074d8:	4613      	mov	r3, r2
 80074da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074dc:	f7fd fa8a 	bl	80049f4 <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e4:	1a9b      	subs	r3, r3, r2
 80074e6:	683a      	ldr	r2, [r7, #0]
 80074e8:	4413      	add	r3, r2
 80074ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074ec:	f7fd fa82 	bl	80049f4 <HAL_GetTick>
 80074f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80074f2:	4b39      	ldr	r3, [pc, #228]	; (80075d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	015b      	lsls	r3, r3, #5
 80074f8:	0d1b      	lsrs	r3, r3, #20
 80074fa:	69fa      	ldr	r2, [r7, #28]
 80074fc:	fb02 f303 	mul.w	r3, r2, r3
 8007500:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007502:	e054      	b.n	80075ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800750a:	d050      	beq.n	80075ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800750c:	f7fd fa72 	bl	80049f4 <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	69fa      	ldr	r2, [r7, #28]
 8007518:	429a      	cmp	r2, r3
 800751a:	d902      	bls.n	8007522 <SPI_WaitFlagStateUntilTimeout+0x56>
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d13d      	bne.n	800759e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685a      	ldr	r2, [r3, #4]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007530:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800753a:	d111      	bne.n	8007560 <SPI_WaitFlagStateUntilTimeout+0x94>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007544:	d004      	beq.n	8007550 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800754e:	d107      	bne.n	8007560 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800755e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007568:	d10f      	bne.n	800758a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007578:	601a      	str	r2, [r3, #0]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007588:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e017      	b.n	80075ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d101      	bne.n	80075a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80075a4:	2300      	movs	r3, #0
 80075a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	3b01      	subs	r3, #1
 80075ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	689a      	ldr	r2, [r3, #8]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	4013      	ands	r3, r2
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	bf0c      	ite	eq
 80075be:	2301      	moveq	r3, #1
 80075c0:	2300      	movne	r3, #0
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	461a      	mov	r2, r3
 80075c6:	79fb      	ldrb	r3, [r7, #7]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d19b      	bne.n	8007504 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3720      	adds	r7, #32
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20000098 	.word	0x20000098

080075dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b088      	sub	sp, #32
 80075e0:	af02      	add	r7, sp, #8
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80075e8:	4b1b      	ldr	r3, [pc, #108]	; (8007658 <SPI_EndRxTxTransaction+0x7c>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a1b      	ldr	r2, [pc, #108]	; (800765c <SPI_EndRxTxTransaction+0x80>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	0d5b      	lsrs	r3, r3, #21
 80075f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80075f8:	fb02 f303 	mul.w	r3, r2, r3
 80075fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007606:	d112      	bne.n	800762e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2200      	movs	r2, #0
 8007610:	2180      	movs	r1, #128	; 0x80
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f7ff ff5a 	bl	80074cc <SPI_WaitFlagStateUntilTimeout>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d016      	beq.n	800764c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007622:	f043 0220 	orr.w	r2, r3, #32
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800762a:	2303      	movs	r3, #3
 800762c:	e00f      	b.n	800764e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00a      	beq.n	800764a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	3b01      	subs	r3, #1
 8007638:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007644:	2b80      	cmp	r3, #128	; 0x80
 8007646:	d0f2      	beq.n	800762e <SPI_EndRxTxTransaction+0x52>
 8007648:	e000      	b.n	800764c <SPI_EndRxTxTransaction+0x70>
        break;
 800764a:	bf00      	nop
  }

  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3718      	adds	r7, #24
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000098 	.word	0x20000098
 800765c:	165e9f81 	.word	0x165e9f81

08007660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e041      	b.n	80076f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7fc fe92 	bl	80043b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f000 fa96 	bl	8007bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3708      	adds	r7, #8
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}
	...

08007700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b01      	cmp	r3, #1
 8007712:	d001      	beq.n	8007718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e04e      	b.n	80077b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2202      	movs	r2, #2
 800771c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68da      	ldr	r2, [r3, #12]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f042 0201 	orr.w	r2, r2, #1
 800772e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a23      	ldr	r2, [pc, #140]	; (80077c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d022      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007742:	d01d      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a1f      	ldr	r2, [pc, #124]	; (80077c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d018      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a1e      	ldr	r2, [pc, #120]	; (80077cc <HAL_TIM_Base_Start_IT+0xcc>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d013      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a1c      	ldr	r2, [pc, #112]	; (80077d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d00e      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a1b      	ldr	r2, [pc, #108]	; (80077d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d009      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a19      	ldr	r2, [pc, #100]	; (80077d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d004      	beq.n	8007780 <HAL_TIM_Base_Start_IT+0x80>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a18      	ldr	r2, [pc, #96]	; (80077dc <HAL_TIM_Base_Start_IT+0xdc>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d111      	bne.n	80077a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0307 	and.w	r3, r3, #7
 800778a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2b06      	cmp	r3, #6
 8007790:	d010      	beq.n	80077b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f042 0201 	orr.w	r2, r2, #1
 80077a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077a2:	e007      	b.n	80077b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f042 0201 	orr.w	r2, r2, #1
 80077b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	40010000 	.word	0x40010000
 80077c8:	40000400 	.word	0x40000400
 80077cc:	40000800 	.word	0x40000800
 80077d0:	40000c00 	.word	0x40000c00
 80077d4:	40010400 	.word	0x40010400
 80077d8:	40014000 	.word	0x40014000
 80077dc:	40001800 	.word	0x40001800

080077e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d122      	bne.n	800783c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b02      	cmp	r3, #2
 8007802:	d11b      	bne.n	800783c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f06f 0202 	mvn.w	r2, #2
 800780c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d003      	beq.n	800782a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f9b5 	bl	8007b92 <HAL_TIM_IC_CaptureCallback>
 8007828:	e005      	b.n	8007836 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f9a7 	bl	8007b7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f9b8 	bl	8007ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	f003 0304 	and.w	r3, r3, #4
 8007846:	2b04      	cmp	r3, #4
 8007848:	d122      	bne.n	8007890 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f003 0304 	and.w	r3, r3, #4
 8007854:	2b04      	cmp	r3, #4
 8007856:	d11b      	bne.n	8007890 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f06f 0204 	mvn.w	r2, #4
 8007860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2202      	movs	r2, #2
 8007866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f98b 	bl	8007b92 <HAL_TIM_IC_CaptureCallback>
 800787c:	e005      	b.n	800788a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f97d 	bl	8007b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f98e 	bl	8007ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	f003 0308 	and.w	r3, r3, #8
 800789a:	2b08      	cmp	r3, #8
 800789c:	d122      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f003 0308 	and.w	r3, r3, #8
 80078a8:	2b08      	cmp	r3, #8
 80078aa:	d11b      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f06f 0208 	mvn.w	r2, #8
 80078b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2204      	movs	r2, #4
 80078ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	f003 0303 	and.w	r3, r3, #3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f961 	bl	8007b92 <HAL_TIM_IC_CaptureCallback>
 80078d0:	e005      	b.n	80078de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f953 	bl	8007b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f964 	bl	8007ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	f003 0310 	and.w	r3, r3, #16
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d122      	bne.n	8007938 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d11b      	bne.n	8007938 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f06f 0210 	mvn.w	r2, #16
 8007908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2208      	movs	r2, #8
 800790e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f937 	bl	8007b92 <HAL_TIM_IC_CaptureCallback>
 8007924:	e005      	b.n	8007932 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f929 	bl	8007b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f93a 	bl	8007ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b01      	cmp	r3, #1
 8007944:	d10e      	bne.n	8007964 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b01      	cmp	r3, #1
 8007952:	d107      	bne.n	8007964 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f06f 0201 	mvn.w	r2, #1
 800795c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7fc f80e 	bl	8003980 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800796e:	2b80      	cmp	r3, #128	; 0x80
 8007970:	d10e      	bne.n	8007990 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800797c:	2b80      	cmp	r3, #128	; 0x80
 800797e:	d107      	bne.n	8007990 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 fae0 	bl	8007f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799a:	2b40      	cmp	r3, #64	; 0x40
 800799c:	d10e      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a8:	2b40      	cmp	r3, #64	; 0x40
 80079aa:	d107      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f8ff 	bl	8007bba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b20      	cmp	r3, #32
 80079c8:	d10e      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0320 	and.w	r3, r3, #32
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	d107      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0220 	mvn.w	r2, #32
 80079e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 faaa 	bl	8007f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079e8:	bf00      	nop
 80079ea:	3708      	adds	r7, #8
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d101      	bne.n	8007a0c <HAL_TIM_ConfigClockSource+0x1c>
 8007a08:	2302      	movs	r3, #2
 8007a0a:	e0b4      	b.n	8007b76 <HAL_TIM_ConfigClockSource+0x186>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a44:	d03e      	beq.n	8007ac4 <HAL_TIM_ConfigClockSource+0xd4>
 8007a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a4a:	f200 8087 	bhi.w	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a52:	f000 8086 	beq.w	8007b62 <HAL_TIM_ConfigClockSource+0x172>
 8007a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5a:	d87f      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a5c:	2b70      	cmp	r3, #112	; 0x70
 8007a5e:	d01a      	beq.n	8007a96 <HAL_TIM_ConfigClockSource+0xa6>
 8007a60:	2b70      	cmp	r3, #112	; 0x70
 8007a62:	d87b      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a64:	2b60      	cmp	r3, #96	; 0x60
 8007a66:	d050      	beq.n	8007b0a <HAL_TIM_ConfigClockSource+0x11a>
 8007a68:	2b60      	cmp	r3, #96	; 0x60
 8007a6a:	d877      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a6c:	2b50      	cmp	r3, #80	; 0x50
 8007a6e:	d03c      	beq.n	8007aea <HAL_TIM_ConfigClockSource+0xfa>
 8007a70:	2b50      	cmp	r3, #80	; 0x50
 8007a72:	d873      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a74:	2b40      	cmp	r3, #64	; 0x40
 8007a76:	d058      	beq.n	8007b2a <HAL_TIM_ConfigClockSource+0x13a>
 8007a78:	2b40      	cmp	r3, #64	; 0x40
 8007a7a:	d86f      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a7c:	2b30      	cmp	r3, #48	; 0x30
 8007a7e:	d064      	beq.n	8007b4a <HAL_TIM_ConfigClockSource+0x15a>
 8007a80:	2b30      	cmp	r3, #48	; 0x30
 8007a82:	d86b      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a84:	2b20      	cmp	r3, #32
 8007a86:	d060      	beq.n	8007b4a <HAL_TIM_ConfigClockSource+0x15a>
 8007a88:	2b20      	cmp	r3, #32
 8007a8a:	d867      	bhi.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d05c      	beq.n	8007b4a <HAL_TIM_ConfigClockSource+0x15a>
 8007a90:	2b10      	cmp	r3, #16
 8007a92:	d05a      	beq.n	8007b4a <HAL_TIM_ConfigClockSource+0x15a>
 8007a94:	e062      	b.n	8007b5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6818      	ldr	r0, [r3, #0]
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	6899      	ldr	r1, [r3, #8]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f000 f9ad 	bl	8007e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ab8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	609a      	str	r2, [r3, #8]
      break;
 8007ac2:	e04f      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6818      	ldr	r0, [r3, #0]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	6899      	ldr	r1, [r3, #8]
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	f000 f996 	bl	8007e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689a      	ldr	r2, [r3, #8]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ae6:	609a      	str	r2, [r3, #8]
      break;
 8007ae8:	e03c      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	6859      	ldr	r1, [r3, #4]
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	461a      	mov	r2, r3
 8007af8:	f000 f90a 	bl	8007d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2150      	movs	r1, #80	; 0x50
 8007b02:	4618      	mov	r0, r3
 8007b04:	f000 f963 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 8007b08:	e02c      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	6859      	ldr	r1, [r3, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	461a      	mov	r2, r3
 8007b18:	f000 f929 	bl	8007d6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2160      	movs	r1, #96	; 0x60
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 f953 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 8007b28:	e01c      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6818      	ldr	r0, [r3, #0]
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	6859      	ldr	r1, [r3, #4]
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	461a      	mov	r2, r3
 8007b38:	f000 f8ea 	bl	8007d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2140      	movs	r1, #64	; 0x40
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 f943 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 8007b48:	e00c      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4619      	mov	r1, r3
 8007b54:	4610      	mov	r0, r2
 8007b56:	f000 f93a 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 8007b5a:	e003      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8007b60:	e000      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007b62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b7e:	b480      	push	{r7}
 8007b80:	b083      	sub	sp, #12
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b86:	bf00      	nop
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr

08007b92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b083      	sub	sp, #12
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b9a:	bf00      	nop
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b083      	sub	sp, #12
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bc2:	bf00      	nop
 8007bc4:	370c      	adds	r7, #12
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
	...

08007bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a40      	ldr	r2, [pc, #256]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d013      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bee:	d00f      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a3d      	ldr	r2, [pc, #244]	; (8007ce8 <TIM_Base_SetConfig+0x118>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d00b      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a3c      	ldr	r2, [pc, #240]	; (8007cec <TIM_Base_SetConfig+0x11c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d007      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a3b      	ldr	r2, [pc, #236]	; (8007cf0 <TIM_Base_SetConfig+0x120>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d003      	beq.n	8007c10 <TIM_Base_SetConfig+0x40>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a3a      	ldr	r2, [pc, #232]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d108      	bne.n	8007c22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a2f      	ldr	r2, [pc, #188]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d02b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c30:	d027      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a2c      	ldr	r2, [pc, #176]	; (8007ce8 <TIM_Base_SetConfig+0x118>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d023      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a2b      	ldr	r2, [pc, #172]	; (8007cec <TIM_Base_SetConfig+0x11c>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d01f      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a2a      	ldr	r2, [pc, #168]	; (8007cf0 <TIM_Base_SetConfig+0x120>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d01b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a29      	ldr	r2, [pc, #164]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d017      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a28      	ldr	r2, [pc, #160]	; (8007cf8 <TIM_Base_SetConfig+0x128>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d013      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a27      	ldr	r2, [pc, #156]	; (8007cfc <TIM_Base_SetConfig+0x12c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00f      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a26      	ldr	r2, [pc, #152]	; (8007d00 <TIM_Base_SetConfig+0x130>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00b      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a25      	ldr	r2, [pc, #148]	; (8007d04 <TIM_Base_SetConfig+0x134>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d007      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a24      	ldr	r2, [pc, #144]	; (8007d08 <TIM_Base_SetConfig+0x138>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d003      	beq.n	8007c82 <TIM_Base_SetConfig+0xb2>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a23      	ldr	r2, [pc, #140]	; (8007d0c <TIM_Base_SetConfig+0x13c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d108      	bne.n	8007c94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	68fa      	ldr	r2, [r7, #12]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a0a      	ldr	r2, [pc, #40]	; (8007ce4 <TIM_Base_SetConfig+0x114>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d003      	beq.n	8007cc8 <TIM_Base_SetConfig+0xf8>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a0c      	ldr	r2, [pc, #48]	; (8007cf4 <TIM_Base_SetConfig+0x124>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d103      	bne.n	8007cd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	691a      	ldr	r2, [r3, #16]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	615a      	str	r2, [r3, #20]
}
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	40010000 	.word	0x40010000
 8007ce8:	40000400 	.word	0x40000400
 8007cec:	40000800 	.word	0x40000800
 8007cf0:	40000c00 	.word	0x40000c00
 8007cf4:	40010400 	.word	0x40010400
 8007cf8:	40014000 	.word	0x40014000
 8007cfc:	40014400 	.word	0x40014400
 8007d00:	40014800 	.word	0x40014800
 8007d04:	40001800 	.word	0x40001800
 8007d08:	40001c00 	.word	0x40001c00
 8007d0c:	40002000 	.word	0x40002000

08007d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6a1b      	ldr	r3, [r3, #32]
 8007d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	f023 0201 	bic.w	r2, r3, #1
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	011b      	lsls	r3, r3, #4
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f023 030a 	bic.w	r3, r3, #10
 8007d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	621a      	str	r2, [r3, #32]
}
 8007d62:	bf00      	nop
 8007d64:	371c      	adds	r7, #28
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b087      	sub	sp, #28
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	60f8      	str	r0, [r7, #12]
 8007d76:	60b9      	str	r1, [r7, #8]
 8007d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	f023 0210 	bic.w	r2, r3, #16
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	031b      	lsls	r3, r3, #12
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007daa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	011b      	lsls	r3, r3, #4
 8007db0:	693a      	ldr	r2, [r7, #16]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	621a      	str	r2, [r3, #32]
}
 8007dc2:	bf00      	nop
 8007dc4:	371c      	adds	r7, #28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b085      	sub	sp, #20
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	f043 0307 	orr.w	r3, r3, #7
 8007df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	609a      	str	r2, [r3, #8]
}
 8007df8:	bf00      	nop
 8007dfa:	3714      	adds	r7, #20
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	021a      	lsls	r2, r3, #8
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	431a      	orrs	r2, r3
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	609a      	str	r2, [r3, #8]
}
 8007e38:	bf00      	nop
 8007e3a:	371c      	adds	r7, #28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d101      	bne.n	8007e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e58:	2302      	movs	r3, #2
 8007e5a:	e05a      	b.n	8007f12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2202      	movs	r2, #2
 8007e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a21      	ldr	r2, [pc, #132]	; (8007f20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d022      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ea8:	d01d      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a1d      	ldr	r2, [pc, #116]	; (8007f24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d018      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a1b      	ldr	r2, [pc, #108]	; (8007f28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d013      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a1a      	ldr	r2, [pc, #104]	; (8007f2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00e      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a18      	ldr	r2, [pc, #96]	; (8007f30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d009      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a17      	ldr	r2, [pc, #92]	; (8007f34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d004      	beq.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a15      	ldr	r2, [pc, #84]	; (8007f38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d10c      	bne.n	8007f00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	40010000 	.word	0x40010000
 8007f24:	40000400 	.word	0x40000400
 8007f28:	40000800 	.word	0x40000800
 8007f2c:	40000c00 	.word	0x40000c00
 8007f30:	40010400 	.word	0x40010400
 8007f34:	40014000 	.word	0x40014000
 8007f38:	40001800 	.word	0x40001800

08007f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e03f      	b.n	8007ff6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d106      	bne.n	8007f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f7fc fa36 	bl	80043fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2224      	movs	r2, #36	; 0x24
 8007f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68da      	ldr	r2, [r3, #12]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fe2b 	bl	8008c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	691a      	ldr	r2, [r3, #16]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	695a      	ldr	r2, [r3, #20]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007fcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68da      	ldr	r2, [r3, #12]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007fdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2220      	movs	r2, #32
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2220      	movs	r2, #32
 8007ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3708      	adds	r7, #8
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}

08007ffe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b084      	sub	sp, #16
 8008002:	af00      	add	r7, sp, #0
 8008004:	60f8      	str	r0, [r7, #12]
 8008006:	60b9      	str	r1, [r7, #8]
 8008008:	4613      	mov	r3, r2
 800800a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b20      	cmp	r3, #32
 8008016:	d11d      	bne.n	8008054 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <HAL_UART_Receive_IT+0x26>
 800801e:	88fb      	ldrh	r3, [r7, #6]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e016      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_UART_Receive_IT+0x38>
 8008032:	2302      	movs	r3, #2
 8008034:	e00f      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008044:	88fb      	ldrh	r3, [r7, #6]
 8008046:	461a      	mov	r2, r3
 8008048:	68b9      	ldr	r1, [r7, #8]
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f000 fbd9 	bl	8008802 <UART_Start_Receive_IT>
 8008050:	4603      	mov	r3, r0
 8008052:	e000      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008054:	2302      	movs	r3, #2
  }
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b08c      	sub	sp, #48	; 0x30
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	4613      	mov	r3, r2
 800806c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008074:	b2db      	uxtb	r3, r3
 8008076:	2b20      	cmp	r3, #32
 8008078:	d165      	bne.n	8008146 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d002      	beq.n	8008086 <HAL_UART_Transmit_DMA+0x26>
 8008080:	88fb      	ldrh	r3, [r7, #6]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e05e      	b.n	8008148 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008090:	2b01      	cmp	r3, #1
 8008092:	d101      	bne.n	8008098 <HAL_UART_Transmit_DMA+0x38>
 8008094:	2302      	movs	r3, #2
 8008096:	e057      	b.n	8008148 <HAL_UART_Transmit_DMA+0xe8>
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	88fa      	ldrh	r2, [r7, #6]
 80080aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	88fa      	ldrh	r2, [r7, #6]
 80080b0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2221      	movs	r2, #33	; 0x21
 80080bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080c4:	4a22      	ldr	r2, [pc, #136]	; (8008150 <HAL_UART_Transmit_DMA+0xf0>)
 80080c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080cc:	4a21      	ldr	r2, [pc, #132]	; (8008154 <HAL_UART_Transmit_DMA+0xf4>)
 80080ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080d4:	4a20      	ldr	r2, [pc, #128]	; (8008158 <HAL_UART_Transmit_DMA+0xf8>)
 80080d6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080dc:	2200      	movs	r2, #0
 80080de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80080e0:	f107 0308 	add.w	r3, r7, #8
 80080e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80080ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ec:	6819      	ldr	r1, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3304      	adds	r3, #4
 80080f4:	461a      	mov	r2, r3
 80080f6:	88fb      	ldrh	r3, [r7, #6]
 80080f8:	f7fc fe3c 	bl	8004d74 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008104:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	3314      	adds	r3, #20
 8008114:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	e853 3f00 	ldrex	r3, [r3]
 800811c:	617b      	str	r3, [r7, #20]
   return(result);
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008124:	62bb      	str	r3, [r7, #40]	; 0x28
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	3314      	adds	r3, #20
 800812c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800812e:	627a      	str	r2, [r7, #36]	; 0x24
 8008130:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008132:	6a39      	ldr	r1, [r7, #32]
 8008134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008136:	e841 2300 	strex	r3, r2, [r1]
 800813a:	61fb      	str	r3, [r7, #28]
   return(result);
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1e5      	bne.n	800810e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008142:	2300      	movs	r3, #0
 8008144:	e000      	b.n	8008148 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008146:	2302      	movs	r3, #2
  }
}
 8008148:	4618      	mov	r0, r3
 800814a:	3730      	adds	r7, #48	; 0x30
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}
 8008150:	080086b9 	.word	0x080086b9
 8008154:	08008753 	.word	0x08008753
 8008158:	0800876f 	.word	0x0800876f

0800815c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b0ba      	sub	sp, #232	; 0xe8
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	695b      	ldr	r3, [r3, #20]
 800817e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008182:	2300      	movs	r3, #0
 8008184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008188:	2300      	movs	r3, #0
 800818a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800818e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008192:	f003 030f 	and.w	r3, r3, #15
 8008196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800819a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10f      	bne.n	80081c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081a6:	f003 0320 	and.w	r3, r3, #32
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d009      	beq.n	80081c2 <HAL_UART_IRQHandler+0x66>
 80081ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081b2:	f003 0320 	and.w	r3, r3, #32
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d003      	beq.n	80081c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fc66 	bl	8008a8c <UART_Receive_IT>
      return;
 80081c0:	e256      	b.n	8008670 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 80de 	beq.w	8008388 <HAL_UART_IRQHandler+0x22c>
 80081cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081d0:	f003 0301 	and.w	r3, r3, #1
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d106      	bne.n	80081e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f000 80d1 	beq.w	8008388 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00b      	beq.n	800820a <HAL_UART_IRQHandler+0xae>
 80081f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d005      	beq.n	800820a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008202:	f043 0201 	orr.w	r2, r3, #1
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800820a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820e:	f003 0304 	and.w	r3, r3, #4
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00b      	beq.n	800822e <HAL_UART_IRQHandler+0xd2>
 8008216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800821a:	f003 0301 	and.w	r3, r3, #1
 800821e:	2b00      	cmp	r3, #0
 8008220:	d005      	beq.n	800822e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008226:	f043 0202 	orr.w	r2, r3, #2
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800822e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008232:	f003 0302 	and.w	r3, r3, #2
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00b      	beq.n	8008252 <HAL_UART_IRQHandler+0xf6>
 800823a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800823e:	f003 0301 	and.w	r3, r3, #1
 8008242:	2b00      	cmp	r3, #0
 8008244:	d005      	beq.n	8008252 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824a:	f043 0204 	orr.w	r2, r3, #4
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008256:	f003 0308 	and.w	r3, r3, #8
 800825a:	2b00      	cmp	r3, #0
 800825c:	d011      	beq.n	8008282 <HAL_UART_IRQHandler+0x126>
 800825e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008262:	f003 0320 	and.w	r3, r3, #32
 8008266:	2b00      	cmp	r3, #0
 8008268:	d105      	bne.n	8008276 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800826a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	d005      	beq.n	8008282 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827a:	f043 0208 	orr.w	r2, r3, #8
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008286:	2b00      	cmp	r3, #0
 8008288:	f000 81ed 	beq.w	8008666 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800828c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b00      	cmp	r3, #0
 8008296:	d008      	beq.n	80082aa <HAL_UART_IRQHandler+0x14e>
 8008298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800829c:	f003 0320 	and.w	r3, r3, #32
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 fbf1 	bl	8008a8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	695b      	ldr	r3, [r3, #20]
 80082b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b4:	2b40      	cmp	r3, #64	; 0x40
 80082b6:	bf0c      	ite	eq
 80082b8:	2301      	moveq	r3, #1
 80082ba:	2300      	movne	r3, #0
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c6:	f003 0308 	and.w	r3, r3, #8
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d103      	bne.n	80082d6 <HAL_UART_IRQHandler+0x17a>
 80082ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d04f      	beq.n	8008376 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 faf9 	bl	80088ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e6:	2b40      	cmp	r3, #64	; 0x40
 80082e8:	d141      	bne.n	800836e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	3314      	adds	r3, #20
 80082f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082f8:	e853 3f00 	ldrex	r3, [r3]
 80082fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3314      	adds	r3, #20
 8008312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008316:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800831a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800832e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1d9      	bne.n	80082ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833a:	2b00      	cmp	r3, #0
 800833c:	d013      	beq.n	8008366 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	4a7d      	ldr	r2, [pc, #500]	; (8008538 <HAL_UART_IRQHandler+0x3dc>)
 8008344:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	4618      	mov	r0, r3
 800834c:	f7fc fdda 	bl	8004f04 <HAL_DMA_Abort_IT>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d016      	beq.n	8008384 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008360:	4610      	mov	r0, r2
 8008362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008364:	e00e      	b.n	8008384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 f990 	bl	800868c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	e00a      	b.n	8008384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f98c 	bl	800868c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008374:	e006      	b.n	8008384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f988 	bl	800868c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008382:	e170      	b.n	8008666 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008384:	bf00      	nop
    return;
 8008386:	e16e      	b.n	8008666 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838c:	2b01      	cmp	r3, #1
 800838e:	f040 814a 	bne.w	8008626 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008396:	f003 0310 	and.w	r3, r3, #16
 800839a:	2b00      	cmp	r3, #0
 800839c:	f000 8143 	beq.w	8008626 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80083a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083a4:	f003 0310 	and.w	r3, r3, #16
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 813c 	beq.w	8008626 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083ae:	2300      	movs	r3, #0
 80083b0:	60bb      	str	r3, [r7, #8]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	60bb      	str	r3, [r7, #8]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	60bb      	str	r3, [r7, #8]
 80083c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	695b      	ldr	r3, [r3, #20]
 80083ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ce:	2b40      	cmp	r3, #64	; 0x40
 80083d0:	f040 80b4 	bne.w	800853c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	f000 8140 	beq.w	800866a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083f2:	429a      	cmp	r2, r3
 80083f4:	f080 8139 	bcs.w	800866a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800840a:	f000 8088 	beq.w	800851e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	330c      	adds	r3, #12
 8008414:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800841c:	e853 3f00 	ldrex	r3, [r3]
 8008420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008424:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800842c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	330c      	adds	r3, #12
 8008436:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800843a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800843e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008446:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008452:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1d9      	bne.n	800840e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	3314      	adds	r3, #20
 8008460:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008464:	e853 3f00 	ldrex	r3, [r3]
 8008468:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800846a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800846c:	f023 0301 	bic.w	r3, r3, #1
 8008470:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3314      	adds	r3, #20
 800847a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800847e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008482:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008484:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008486:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e1      	bne.n	800845a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3314      	adds	r3, #20
 800849c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084a0:	e853 3f00 	ldrex	r3, [r3]
 80084a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80084a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	3314      	adds	r3, #20
 80084b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084c2:	e841 2300 	strex	r3, r2, [r1]
 80084c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1e3      	bne.n	8008496 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2220      	movs	r2, #32
 80084d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	330c      	adds	r3, #12
 80084e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084ee:	f023 0310 	bic.w	r3, r3, #16
 80084f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	330c      	adds	r3, #12
 80084fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008500:	65ba      	str	r2, [r7, #88]	; 0x58
 8008502:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008504:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008506:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008508:	e841 2300 	strex	r3, r2, [r1]
 800850c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800850e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1e3      	bne.n	80084dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008518:	4618      	mov	r0, r3
 800851a:	f7fc fc83 	bl	8004e24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008526:	b29b      	uxth	r3, r3
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	b29b      	uxth	r3, r3
 800852c:	4619      	mov	r1, r3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f8b6 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008534:	e099      	b.n	800866a <HAL_UART_IRQHandler+0x50e>
 8008536:	bf00      	nop
 8008538:	08008995 	.word	0x08008995
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008544:	b29b      	uxth	r3, r3
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008550:	b29b      	uxth	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 808b 	beq.w	800866e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 8086 	beq.w	800866e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	330c      	adds	r3, #12
 8008568:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800856c:	e853 3f00 	ldrex	r3, [r3]
 8008570:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008574:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008578:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	330c      	adds	r3, #12
 8008582:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008586:	647a      	str	r2, [r7, #68]	; 0x44
 8008588:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800858c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800858e:	e841 2300 	strex	r3, r2, [r1]
 8008592:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1e3      	bne.n	8008562 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3314      	adds	r3, #20
 80085a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a4:	e853 3f00 	ldrex	r3, [r3]
 80085a8:	623b      	str	r3, [r7, #32]
   return(result);
 80085aa:	6a3b      	ldr	r3, [r7, #32]
 80085ac:	f023 0301 	bic.w	r3, r3, #1
 80085b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3314      	adds	r3, #20
 80085ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085be:	633a      	str	r2, [r7, #48]	; 0x30
 80085c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085c6:	e841 2300 	strex	r3, r2, [r1]
 80085ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1e3      	bne.n	800859a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2220      	movs	r2, #32
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	e853 3f00 	ldrex	r3, [r3]
 80085ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f023 0310 	bic.w	r3, r3, #16
 80085f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	330c      	adds	r3, #12
 8008600:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008604:	61fa      	str	r2, [r7, #28]
 8008606:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008608:	69b9      	ldr	r1, [r7, #24]
 800860a:	69fa      	ldr	r2, [r7, #28]
 800860c:	e841 2300 	strex	r3, r2, [r1]
 8008610:	617b      	str	r3, [r7, #20]
   return(result);
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1e3      	bne.n	80085e0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008618:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800861c:	4619      	mov	r1, r3
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f83e 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008624:	e023      	b.n	800866e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800862a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800862e:	2b00      	cmp	r3, #0
 8008630:	d009      	beq.n	8008646 <HAL_UART_IRQHandler+0x4ea>
 8008632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800863a:	2b00      	cmp	r3, #0
 800863c:	d003      	beq.n	8008646 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 f9bc 	bl	80089bc <UART_Transmit_IT>
    return;
 8008644:	e014      	b.n	8008670 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800864a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800864e:	2b00      	cmp	r3, #0
 8008650:	d00e      	beq.n	8008670 <HAL_UART_IRQHandler+0x514>
 8008652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800865a:	2b00      	cmp	r3, #0
 800865c:	d008      	beq.n	8008670 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f9fc 	bl	8008a5c <UART_EndTransmit_IT>
    return;
 8008664:	e004      	b.n	8008670 <HAL_UART_IRQHandler+0x514>
    return;
 8008666:	bf00      	nop
 8008668:	e002      	b.n	8008670 <HAL_UART_IRQHandler+0x514>
      return;
 800866a:	bf00      	nop
 800866c:	e000      	b.n	8008670 <HAL_UART_IRQHandler+0x514>
      return;
 800866e:	bf00      	nop
  }
}
 8008670:	37e8      	adds	r7, #232	; 0xe8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop

08008678 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008680:	bf00      	nop
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086ac:	bf00      	nop
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b090      	sub	sp, #64	; 0x40
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d137      	bne.n	8008744 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80086d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086d6:	2200      	movs	r2, #0
 80086d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80086da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3314      	adds	r3, #20
 80086e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e4:	e853 3f00 	ldrex	r3, [r3]
 80086e8:	623b      	str	r3, [r7, #32]
   return(result);
 80086ea:	6a3b      	ldr	r3, [r7, #32]
 80086ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80086f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3314      	adds	r3, #20
 80086f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086fa:	633a      	str	r2, [r7, #48]	; 0x30
 80086fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008702:	e841 2300 	strex	r3, r2, [r1]
 8008706:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1e5      	bne.n	80086da <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800870e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	330c      	adds	r3, #12
 8008714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	e853 3f00 	ldrex	r3, [r3]
 800871c:	60fb      	str	r3, [r7, #12]
   return(result);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008724:	637b      	str	r3, [r7, #52]	; 0x34
 8008726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	330c      	adds	r3, #12
 800872c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800872e:	61fa      	str	r2, [r7, #28]
 8008730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008732:	69b9      	ldr	r1, [r7, #24]
 8008734:	69fa      	ldr	r2, [r7, #28]
 8008736:	e841 2300 	strex	r3, r2, [r1]
 800873a:	617b      	str	r3, [r7, #20]
   return(result);
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1e5      	bne.n	800870e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008742:	e002      	b.n	800874a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008744:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008746:	f7fa f859 	bl	80027fc <HAL_UART_TxCpltCallback>
}
 800874a:	bf00      	nop
 800874c:	3740      	adds	r7, #64	; 0x40
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b084      	sub	sp, #16
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f7ff ff89 	bl	8008678 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008766:	bf00      	nop
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b084      	sub	sp, #16
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008776:	2300      	movs	r3, #0
 8008778:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	695b      	ldr	r3, [r3, #20]
 8008786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800878a:	2b80      	cmp	r3, #128	; 0x80
 800878c:	bf0c      	ite	eq
 800878e:	2301      	moveq	r3, #1
 8008790:	2300      	movne	r3, #0
 8008792:	b2db      	uxtb	r3, r3
 8008794:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b21      	cmp	r3, #33	; 0x21
 80087a0:	d108      	bne.n	80087b4 <UART_DMAError+0x46>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d005      	beq.n	80087b4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2200      	movs	r2, #0
 80087ac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80087ae:	68b8      	ldr	r0, [r7, #8]
 80087b0:	f000 f865 	bl	800887e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	695b      	ldr	r3, [r3, #20]
 80087ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087be:	2b40      	cmp	r3, #64	; 0x40
 80087c0:	bf0c      	ite	eq
 80087c2:	2301      	moveq	r3, #1
 80087c4:	2300      	movne	r3, #0
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b22      	cmp	r3, #34	; 0x22
 80087d4:	d108      	bne.n	80087e8 <UART_DMAError+0x7a>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d005      	beq.n	80087e8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	2200      	movs	r2, #0
 80087e0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80087e2:	68b8      	ldr	r0, [r7, #8]
 80087e4:	f000 f873 	bl	80088ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ec:	f043 0210 	orr.w	r2, r3, #16
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087f4:	68b8      	ldr	r0, [r7, #8]
 80087f6:	f7ff ff49 	bl	800868c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087fa:	bf00      	nop
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008802:	b480      	push	{r7}
 8008804:	b085      	sub	sp, #20
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	4613      	mov	r3, r2
 800880e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	88fa      	ldrh	r2, [r7, #6]
 800881a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	88fa      	ldrh	r2, [r7, #6]
 8008820:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2222      	movs	r2, #34	; 0x22
 800882c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d007      	beq.n	8008850 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68da      	ldr	r2, [r3, #12]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800884e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	695a      	ldr	r2, [r3, #20]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f042 0201 	orr.w	r2, r2, #1
 800885e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68da      	ldr	r2, [r3, #12]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f042 0220 	orr.w	r2, r2, #32
 800886e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr

0800887e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800887e:	b480      	push	{r7}
 8008880:	b089      	sub	sp, #36	; 0x24
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	330c      	adds	r3, #12
 800888c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	e853 3f00 	ldrex	r3, [r3]
 8008894:	60bb      	str	r3, [r7, #8]
   return(result);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800889c:	61fb      	str	r3, [r7, #28]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	330c      	adds	r3, #12
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	61ba      	str	r2, [r7, #24]
 80088a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088aa:	6979      	ldr	r1, [r7, #20]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	e841 2300 	strex	r3, r2, [r1]
 80088b2:	613b      	str	r3, [r7, #16]
   return(result);
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e5      	bne.n	8008886 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2220      	movs	r2, #32
 80088be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80088c2:	bf00      	nop
 80088c4:	3724      	adds	r7, #36	; 0x24
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b095      	sub	sp, #84	; 0x54
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	330c      	adds	r3, #12
 80088dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088e0:	e853 3f00 	ldrex	r3, [r3]
 80088e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	330c      	adds	r3, #12
 80088f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80088f6:	643a      	str	r2, [r7, #64]	; 0x40
 80088f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088fe:	e841 2300 	strex	r3, r2, [r1]
 8008902:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008906:	2b00      	cmp	r3, #0
 8008908:	d1e5      	bne.n	80088d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	3314      	adds	r3, #20
 8008910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	e853 3f00 	ldrex	r3, [r3]
 8008918:	61fb      	str	r3, [r7, #28]
   return(result);
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	f023 0301 	bic.w	r3, r3, #1
 8008920:	64bb      	str	r3, [r7, #72]	; 0x48
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3314      	adds	r3, #20
 8008928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800892a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800892c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008930:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e5      	bne.n	800890a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008942:	2b01      	cmp	r3, #1
 8008944:	d119      	bne.n	800897a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	330c      	adds	r3, #12
 800894c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	60bb      	str	r3, [r7, #8]
   return(result);
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	f023 0310 	bic.w	r3, r3, #16
 800895c:	647b      	str	r3, [r7, #68]	; 0x44
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	330c      	adds	r3, #12
 8008964:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008966:	61ba      	str	r2, [r7, #24]
 8008968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	69ba      	ldr	r2, [r7, #24]
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	613b      	str	r3, [r7, #16]
   return(result);
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e5      	bne.n	8008946 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2220      	movs	r2, #32
 800897e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008988:	bf00      	nop
 800898a:	3754      	adds	r7, #84	; 0x54
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2200      	movs	r2, #0
 80089a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f7ff fe6c 	bl	800868c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b4:	bf00      	nop
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	2b21      	cmp	r3, #33	; 0x21
 80089ce:	d13e      	bne.n	8008a4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089d8:	d114      	bne.n	8008a04 <UART_Transmit_IT+0x48>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d110      	bne.n	8008a04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	881b      	ldrh	r3, [r3, #0]
 80089ec:	461a      	mov	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	1c9a      	adds	r2, r3, #2
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	621a      	str	r2, [r3, #32]
 8008a02:	e008      	b.n	8008a16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6a1b      	ldr	r3, [r3, #32]
 8008a08:	1c59      	adds	r1, r3, #1
 8008a0a:	687a      	ldr	r2, [r7, #4]
 8008a0c:	6211      	str	r1, [r2, #32]
 8008a0e:	781a      	ldrb	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	4619      	mov	r1, r3
 8008a24:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10f      	bne.n	8008a4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68da      	ldr	r2, [r3, #12]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68da      	ldr	r2, [r3, #12]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	e000      	b.n	8008a50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a4e:	2302      	movs	r3, #2
  }
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3714      	adds	r7, #20
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a72:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2220      	movs	r2, #32
 8008a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7f9 febd 	bl	80027fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08c      	sub	sp, #48	; 0x30
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b22      	cmp	r3, #34	; 0x22
 8008a9e:	f040 80ab 	bne.w	8008bf8 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aaa:	d117      	bne.n	8008adc <UART_Receive_IT+0x50>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d113      	bne.n	8008adc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008abc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ace:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad4:	1c9a      	adds	r2, r3, #2
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	629a      	str	r2, [r3, #40]	; 0x28
 8008ada:	e026      	b.n	8008b2a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aee:	d007      	beq.n	8008b00 <UART_Receive_IT+0x74>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d10a      	bne.n	8008b0e <UART_Receive_IT+0x82>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d106      	bne.n	8008b0e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	b2da      	uxtb	r2, r3
 8008b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b0a:	701a      	strb	r2, [r3, #0]
 8008b0c:	e008      	b.n	8008b20 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	3b01      	subs	r3, #1
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	4619      	mov	r1, r3
 8008b38:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d15a      	bne.n	8008bf4 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 0220 	bic.w	r2, r2, #32
 8008b4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68da      	ldr	r2, [r3, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f022 0201 	bic.w	r2, r2, #1
 8008b6c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2220      	movs	r2, #32
 8008b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d135      	bne.n	8008bea <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	613b      	str	r3, [r7, #16]
   return(result);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f023 0310 	bic.w	r3, r3, #16
 8008b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ba4:	623a      	str	r2, [r7, #32]
 8008ba6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	69f9      	ldr	r1, [r7, #28]
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e5      	bne.n	8008b84 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0310 	and.w	r3, r3, #16
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d10a      	bne.n	8008bdc <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60fb      	str	r3, [r7, #12]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	60fb      	str	r3, [r7, #12]
 8008bda:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008be0:	4619      	mov	r1, r3
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7ff fd5c 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
 8008be8:	e002      	b.n	8008bf0 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7f9 fb68 	bl	80022c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e002      	b.n	8008bfa <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	e000      	b.n	8008bfa <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008bf8:	2302      	movs	r3, #2
  }
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3730      	adds	r7, #48	; 0x30
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c08:	b0c0      	sub	sp, #256	; 0x100
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c20:	68d9      	ldr	r1, [r3, #12]
 8008c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	ea40 0301 	orr.w	r3, r0, r1
 8008c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c32:	689a      	ldr	r2, [r3, #8]
 8008c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	431a      	orrs	r2, r3
 8008c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c48:	69db      	ldr	r3, [r3, #28]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008c5c:	f021 010c 	bic.w	r1, r1, #12
 8008c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008c6a:	430b      	orrs	r3, r1
 8008c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c7e:	6999      	ldr	r1, [r3, #24]
 8008c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	ea40 0301 	orr.w	r3, r0, r1
 8008c8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	4b8f      	ldr	r3, [pc, #572]	; (8008ed0 <UART_SetConfig+0x2cc>)
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d005      	beq.n	8008ca4 <UART_SetConfig+0xa0>
 8008c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	4b8d      	ldr	r3, [pc, #564]	; (8008ed4 <UART_SetConfig+0x2d0>)
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d104      	bne.n	8008cae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ca4:	f7fd fbc6 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 8008ca8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008cac:	e003      	b.n	8008cb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008cae:	f7fd fbad 	bl	800640c <HAL_RCC_GetPCLK1Freq>
 8008cb2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cba:	69db      	ldr	r3, [r3, #28]
 8008cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cc0:	f040 810c 	bne.w	8008edc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008cce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008cd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008cd6:	4622      	mov	r2, r4
 8008cd8:	462b      	mov	r3, r5
 8008cda:	1891      	adds	r1, r2, r2
 8008cdc:	65b9      	str	r1, [r7, #88]	; 0x58
 8008cde:	415b      	adcs	r3, r3
 8008ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ce2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	eb12 0801 	adds.w	r8, r2, r1
 8008cec:	4629      	mov	r1, r5
 8008cee:	eb43 0901 	adc.w	r9, r3, r1
 8008cf2:	f04f 0200 	mov.w	r2, #0
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008d06:	4690      	mov	r8, r2
 8008d08:	4699      	mov	r9, r3
 8008d0a:	4623      	mov	r3, r4
 8008d0c:	eb18 0303 	adds.w	r3, r8, r3
 8008d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d14:	462b      	mov	r3, r5
 8008d16:	eb49 0303 	adc.w	r3, r9, r3
 8008d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008d2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008d2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008d32:	460b      	mov	r3, r1
 8008d34:	18db      	adds	r3, r3, r3
 8008d36:	653b      	str	r3, [r7, #80]	; 0x50
 8008d38:	4613      	mov	r3, r2
 8008d3a:	eb42 0303 	adc.w	r3, r2, r3
 8008d3e:	657b      	str	r3, [r7, #84]	; 0x54
 8008d40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008d44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008d48:	f7f7 fdf0 	bl	800092c <__aeabi_uldivmod>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4b61      	ldr	r3, [pc, #388]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008d52:	fba3 2302 	umull	r2, r3, r3, r2
 8008d56:	095b      	lsrs	r3, r3, #5
 8008d58:	011c      	lsls	r4, r3, #4
 8008d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008d68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008d6c:	4642      	mov	r2, r8
 8008d6e:	464b      	mov	r3, r9
 8008d70:	1891      	adds	r1, r2, r2
 8008d72:	64b9      	str	r1, [r7, #72]	; 0x48
 8008d74:	415b      	adcs	r3, r3
 8008d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d7c:	4641      	mov	r1, r8
 8008d7e:	eb12 0a01 	adds.w	sl, r2, r1
 8008d82:	4649      	mov	r1, r9
 8008d84:	eb43 0b01 	adc.w	fp, r3, r1
 8008d88:	f04f 0200 	mov.w	r2, #0
 8008d8c:	f04f 0300 	mov.w	r3, #0
 8008d90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d9c:	4692      	mov	sl, r2
 8008d9e:	469b      	mov	fp, r3
 8008da0:	4643      	mov	r3, r8
 8008da2:	eb1a 0303 	adds.w	r3, sl, r3
 8008da6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008daa:	464b      	mov	r3, r9
 8008dac:	eb4b 0303 	adc.w	r3, fp, r3
 8008db0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008dc8:	460b      	mov	r3, r1
 8008dca:	18db      	adds	r3, r3, r3
 8008dcc:	643b      	str	r3, [r7, #64]	; 0x40
 8008dce:	4613      	mov	r3, r2
 8008dd0:	eb42 0303 	adc.w	r3, r2, r3
 8008dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8008dd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008dda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008dde:	f7f7 fda5 	bl	800092c <__aeabi_uldivmod>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	4611      	mov	r1, r2
 8008de8:	4b3b      	ldr	r3, [pc, #236]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008dea:	fba3 2301 	umull	r2, r3, r3, r1
 8008dee:	095b      	lsrs	r3, r3, #5
 8008df0:	2264      	movs	r2, #100	; 0x64
 8008df2:	fb02 f303 	mul.w	r3, r2, r3
 8008df6:	1acb      	subs	r3, r1, r3
 8008df8:	00db      	lsls	r3, r3, #3
 8008dfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008dfe:	4b36      	ldr	r3, [pc, #216]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008e00:	fba3 2302 	umull	r2, r3, r3, r2
 8008e04:	095b      	lsrs	r3, r3, #5
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008e0c:	441c      	add	r4, r3
 8008e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e12:	2200      	movs	r2, #0
 8008e14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008e1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008e20:	4642      	mov	r2, r8
 8008e22:	464b      	mov	r3, r9
 8008e24:	1891      	adds	r1, r2, r2
 8008e26:	63b9      	str	r1, [r7, #56]	; 0x38
 8008e28:	415b      	adcs	r3, r3
 8008e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008e30:	4641      	mov	r1, r8
 8008e32:	1851      	adds	r1, r2, r1
 8008e34:	6339      	str	r1, [r7, #48]	; 0x30
 8008e36:	4649      	mov	r1, r9
 8008e38:	414b      	adcs	r3, r1
 8008e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8008e3c:	f04f 0200 	mov.w	r2, #0
 8008e40:	f04f 0300 	mov.w	r3, #0
 8008e44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008e48:	4659      	mov	r1, fp
 8008e4a:	00cb      	lsls	r3, r1, #3
 8008e4c:	4651      	mov	r1, sl
 8008e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e52:	4651      	mov	r1, sl
 8008e54:	00ca      	lsls	r2, r1, #3
 8008e56:	4610      	mov	r0, r2
 8008e58:	4619      	mov	r1, r3
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	4642      	mov	r2, r8
 8008e5e:	189b      	adds	r3, r3, r2
 8008e60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e64:	464b      	mov	r3, r9
 8008e66:	460a      	mov	r2, r1
 8008e68:	eb42 0303 	adc.w	r3, r2, r3
 8008e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008e7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008e80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008e84:	460b      	mov	r3, r1
 8008e86:	18db      	adds	r3, r3, r3
 8008e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	eb42 0303 	adc.w	r3, r2, r3
 8008e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008e9a:	f7f7 fd47 	bl	800092c <__aeabi_uldivmod>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4b0d      	ldr	r3, [pc, #52]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ea8:	095b      	lsrs	r3, r3, #5
 8008eaa:	2164      	movs	r1, #100	; 0x64
 8008eac:	fb01 f303 	mul.w	r3, r1, r3
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	3332      	adds	r3, #50	; 0x32
 8008eb6:	4a08      	ldr	r2, [pc, #32]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebc:	095b      	lsrs	r3, r3, #5
 8008ebe:	f003 0207 	and.w	r2, r3, #7
 8008ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4422      	add	r2, r4
 8008eca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ecc:	e105      	b.n	80090da <UART_SetConfig+0x4d6>
 8008ece:	bf00      	nop
 8008ed0:	40011000 	.word	0x40011000
 8008ed4:	40011400 	.word	0x40011400
 8008ed8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008ee6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008eea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008eee:	4642      	mov	r2, r8
 8008ef0:	464b      	mov	r3, r9
 8008ef2:	1891      	adds	r1, r2, r2
 8008ef4:	6239      	str	r1, [r7, #32]
 8008ef6:	415b      	adcs	r3, r3
 8008ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8008efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008efe:	4641      	mov	r1, r8
 8008f00:	1854      	adds	r4, r2, r1
 8008f02:	4649      	mov	r1, r9
 8008f04:	eb43 0501 	adc.w	r5, r3, r1
 8008f08:	f04f 0200 	mov.w	r2, #0
 8008f0c:	f04f 0300 	mov.w	r3, #0
 8008f10:	00eb      	lsls	r3, r5, #3
 8008f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f16:	00e2      	lsls	r2, r4, #3
 8008f18:	4614      	mov	r4, r2
 8008f1a:	461d      	mov	r5, r3
 8008f1c:	4643      	mov	r3, r8
 8008f1e:	18e3      	adds	r3, r4, r3
 8008f20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008f24:	464b      	mov	r3, r9
 8008f26:	eb45 0303 	adc.w	r3, r5, r3
 8008f2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008f3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008f3e:	f04f 0200 	mov.w	r2, #0
 8008f42:	f04f 0300 	mov.w	r3, #0
 8008f46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	008b      	lsls	r3, r1, #2
 8008f4e:	4621      	mov	r1, r4
 8008f50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f54:	4621      	mov	r1, r4
 8008f56:	008a      	lsls	r2, r1, #2
 8008f58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008f5c:	f7f7 fce6 	bl	800092c <__aeabi_uldivmod>
 8008f60:	4602      	mov	r2, r0
 8008f62:	460b      	mov	r3, r1
 8008f64:	4b60      	ldr	r3, [pc, #384]	; (80090e8 <UART_SetConfig+0x4e4>)
 8008f66:	fba3 2302 	umull	r2, r3, r3, r2
 8008f6a:	095b      	lsrs	r3, r3, #5
 8008f6c:	011c      	lsls	r4, r3, #4
 8008f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008f7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008f80:	4642      	mov	r2, r8
 8008f82:	464b      	mov	r3, r9
 8008f84:	1891      	adds	r1, r2, r2
 8008f86:	61b9      	str	r1, [r7, #24]
 8008f88:	415b      	adcs	r3, r3
 8008f8a:	61fb      	str	r3, [r7, #28]
 8008f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f90:	4641      	mov	r1, r8
 8008f92:	1851      	adds	r1, r2, r1
 8008f94:	6139      	str	r1, [r7, #16]
 8008f96:	4649      	mov	r1, r9
 8008f98:	414b      	adcs	r3, r1
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	f04f 0200 	mov.w	r2, #0
 8008fa0:	f04f 0300 	mov.w	r3, #0
 8008fa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008fa8:	4659      	mov	r1, fp
 8008faa:	00cb      	lsls	r3, r1, #3
 8008fac:	4651      	mov	r1, sl
 8008fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fb2:	4651      	mov	r1, sl
 8008fb4:	00ca      	lsls	r2, r1, #3
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	4619      	mov	r1, r3
 8008fba:	4603      	mov	r3, r0
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	189b      	adds	r3, r3, r2
 8008fc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008fc4:	464b      	mov	r3, r9
 8008fc6:	460a      	mov	r2, r1
 8008fc8:	eb42 0303 	adc.w	r3, r2, r3
 8008fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8008fda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008fdc:	f04f 0200 	mov.w	r2, #0
 8008fe0:	f04f 0300 	mov.w	r3, #0
 8008fe4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008fe8:	4649      	mov	r1, r9
 8008fea:	008b      	lsls	r3, r1, #2
 8008fec:	4641      	mov	r1, r8
 8008fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	008a      	lsls	r2, r1, #2
 8008ff6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008ffa:	f7f7 fc97 	bl	800092c <__aeabi_uldivmod>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4b39      	ldr	r3, [pc, #228]	; (80090e8 <UART_SetConfig+0x4e4>)
 8009004:	fba3 1302 	umull	r1, r3, r3, r2
 8009008:	095b      	lsrs	r3, r3, #5
 800900a:	2164      	movs	r1, #100	; 0x64
 800900c:	fb01 f303 	mul.w	r3, r1, r3
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	011b      	lsls	r3, r3, #4
 8009014:	3332      	adds	r3, #50	; 0x32
 8009016:	4a34      	ldr	r2, [pc, #208]	; (80090e8 <UART_SetConfig+0x4e4>)
 8009018:	fba2 2303 	umull	r2, r3, r2, r3
 800901c:	095b      	lsrs	r3, r3, #5
 800901e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009022:	441c      	add	r4, r3
 8009024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009028:	2200      	movs	r2, #0
 800902a:	673b      	str	r3, [r7, #112]	; 0x70
 800902c:	677a      	str	r2, [r7, #116]	; 0x74
 800902e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009032:	4642      	mov	r2, r8
 8009034:	464b      	mov	r3, r9
 8009036:	1891      	adds	r1, r2, r2
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	415b      	adcs	r3, r3
 800903c:	60fb      	str	r3, [r7, #12]
 800903e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009042:	4641      	mov	r1, r8
 8009044:	1851      	adds	r1, r2, r1
 8009046:	6039      	str	r1, [r7, #0]
 8009048:	4649      	mov	r1, r9
 800904a:	414b      	adcs	r3, r1
 800904c:	607b      	str	r3, [r7, #4]
 800904e:	f04f 0200 	mov.w	r2, #0
 8009052:	f04f 0300 	mov.w	r3, #0
 8009056:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800905a:	4659      	mov	r1, fp
 800905c:	00cb      	lsls	r3, r1, #3
 800905e:	4651      	mov	r1, sl
 8009060:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009064:	4651      	mov	r1, sl
 8009066:	00ca      	lsls	r2, r1, #3
 8009068:	4610      	mov	r0, r2
 800906a:	4619      	mov	r1, r3
 800906c:	4603      	mov	r3, r0
 800906e:	4642      	mov	r2, r8
 8009070:	189b      	adds	r3, r3, r2
 8009072:	66bb      	str	r3, [r7, #104]	; 0x68
 8009074:	464b      	mov	r3, r9
 8009076:	460a      	mov	r2, r1
 8009078:	eb42 0303 	adc.w	r3, r2, r3
 800907c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800907e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	2200      	movs	r2, #0
 8009086:	663b      	str	r3, [r7, #96]	; 0x60
 8009088:	667a      	str	r2, [r7, #100]	; 0x64
 800908a:	f04f 0200 	mov.w	r2, #0
 800908e:	f04f 0300 	mov.w	r3, #0
 8009092:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009096:	4649      	mov	r1, r9
 8009098:	008b      	lsls	r3, r1, #2
 800909a:	4641      	mov	r1, r8
 800909c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090a0:	4641      	mov	r1, r8
 80090a2:	008a      	lsls	r2, r1, #2
 80090a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80090a8:	f7f7 fc40 	bl	800092c <__aeabi_uldivmod>
 80090ac:	4602      	mov	r2, r0
 80090ae:	460b      	mov	r3, r1
 80090b0:	4b0d      	ldr	r3, [pc, #52]	; (80090e8 <UART_SetConfig+0x4e4>)
 80090b2:	fba3 1302 	umull	r1, r3, r3, r2
 80090b6:	095b      	lsrs	r3, r3, #5
 80090b8:	2164      	movs	r1, #100	; 0x64
 80090ba:	fb01 f303 	mul.w	r3, r1, r3
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	011b      	lsls	r3, r3, #4
 80090c2:	3332      	adds	r3, #50	; 0x32
 80090c4:	4a08      	ldr	r2, [pc, #32]	; (80090e8 <UART_SetConfig+0x4e4>)
 80090c6:	fba2 2303 	umull	r2, r3, r2, r3
 80090ca:	095b      	lsrs	r3, r3, #5
 80090cc:	f003 020f 	and.w	r2, r3, #15
 80090d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4422      	add	r2, r4
 80090d8:	609a      	str	r2, [r3, #8]
}
 80090da:	bf00      	nop
 80090dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80090e0:	46bd      	mov	sp, r7
 80090e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090e6:	bf00      	nop
 80090e8:	51eb851f 	.word	0x51eb851f

080090ec <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2b10      	cmp	r3, #16
 80090fc:	d11c      	bne.n	8009138 <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	4b1f      	ldr	r3, [pc, #124]	; (8009180 <FSMC_NAND_Init+0x94>)
 8009104:	4013      	ands	r3, r2
 8009106:	683a      	ldr	r2, [r7, #0]
 8009108:	6851      	ldr	r1, [r2, #4]
 800910a:	683a      	ldr	r2, [r7, #0]
 800910c:	6892      	ldr	r2, [r2, #8]
 800910e:	4311      	orrs	r1, r2
 8009110:	683a      	ldr	r2, [r7, #0]
 8009112:	68d2      	ldr	r2, [r2, #12]
 8009114:	4311      	orrs	r1, r2
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	6912      	ldr	r2, [r2, #16]
 800911a:	4311      	orrs	r1, r2
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	6952      	ldr	r2, [r2, #20]
 8009120:	0252      	lsls	r2, r2, #9
 8009122:	4311      	orrs	r1, r2
 8009124:	683a      	ldr	r2, [r7, #0]
 8009126:	6992      	ldr	r2, [r2, #24]
 8009128:	0352      	lsls	r2, r2, #13
 800912a:	430a      	orrs	r2, r1
 800912c:	4313      	orrs	r3, r2
 800912e:	f043 0208 	orr.w	r2, r3, #8
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	601a      	str	r2, [r3, #0]
 8009136:	e01b      	b.n	8009170 <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a1a      	ldr	r2, [r3, #32]
 800913c:	4b10      	ldr	r3, [pc, #64]	; (8009180 <FSMC_NAND_Init+0x94>)
 800913e:	4013      	ands	r3, r2
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	6851      	ldr	r1, [r2, #4]
 8009144:	683a      	ldr	r2, [r7, #0]
 8009146:	6892      	ldr	r2, [r2, #8]
 8009148:	4311      	orrs	r1, r2
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	68d2      	ldr	r2, [r2, #12]
 800914e:	4311      	orrs	r1, r2
 8009150:	683a      	ldr	r2, [r7, #0]
 8009152:	6912      	ldr	r2, [r2, #16]
 8009154:	4311      	orrs	r1, r2
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	6952      	ldr	r2, [r2, #20]
 800915a:	0252      	lsls	r2, r2, #9
 800915c:	4311      	orrs	r1, r2
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	6992      	ldr	r2, [r2, #24]
 8009162:	0352      	lsls	r2, r2, #13
 8009164:	430a      	orrs	r2, r1
 8009166:	4313      	orrs	r3, r2
 8009168:	f043 0208 	orr.w	r2, r3, #8
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	fff00181 	.word	0xfff00181

08009184 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                   FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8009184:	b480      	push	{r7}
 8009186:	b085      	sub	sp, #20
 8009188:	af00      	add	r7, sp, #0
 800918a:	60f8      	str	r0, [r7, #12]
 800918c:	60b9      	str	r1, [r7, #8]
 800918e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2b10      	cmp	r3, #16
 8009194:	d112      	bne.n	80091bc <FSMC_NAND_CommonSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	685b      	ldr	r3, [r3, #4]
 80091a2:	021b      	lsls	r3, r3, #8
 80091a4:	431a      	orrs	r2, r3
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	041b      	lsls	r3, r3, #16
 80091ac:	431a      	orrs	r2, r3
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	061b      	lsls	r3, r3, #24
 80091b4:	431a      	orrs	r2, r3
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	609a      	str	r2, [r3, #8]
 80091ba:	e011      	b.n	80091e0 <FSMC_NAND_CommonSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	021b      	lsls	r3, r3, #8
 80091ca:	431a      	orrs	r2, r3
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	041b      	lsls	r3, r3, #16
 80091d2:	431a      	orrs	r2, r3
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	061b      	lsls	r3, r3, #24
 80091da:	431a      	orrs	r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	629a      	str	r2, [r3, #40]	; 0x28
                                                ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3714      	adds	r7, #20
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr

080091ee <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                      FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 80091ee:	b480      	push	{r7}
 80091f0:	b085      	sub	sp, #20
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	60f8      	str	r0, [r7, #12]
 80091f6:	60b9      	str	r1, [r7, #8]
 80091f8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2b10      	cmp	r3, #16
 80091fe:	d112      	bne.n	8009226 <FSMC_NAND_AttributeSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	021b      	lsls	r3, r3, #8
 800920e:	431a      	orrs	r2, r3
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	041b      	lsls	r3, r3, #16
 8009216:	431a      	orrs	r2, r3
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	061b      	lsls	r3, r3, #24
 800921e:	431a      	orrs	r2, r3
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	60da      	str	r2, [r3, #12]
 8009224:	e011      	b.n	800924a <FSMC_NAND_AttributeSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	021b      	lsls	r3, r3, #8
 8009234:	431a      	orrs	r2, r3
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	041b      	lsls	r3, r3, #16
 800923c:	431a      	orrs	r2, r3
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	68db      	ldr	r3, [r3, #12]
 8009242:	061b      	lsls	r3, r3, #24
 8009244:	431a      	orrs	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	62da      	str	r2, [r3, #44]	; 0x2c
                                                ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	3714      	adds	r7, #20
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <FSMC_NAND_ECC_Disable>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_NAND_DEVICE(Device));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Disable ECC feature */
  if (Bank == FSMC_NAND_BANK2)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2b10      	cmp	r3, #16
 8009266:	d106      	bne.n	8009276 <FSMC_NAND_ECC_Disable+0x1e>
  {
    CLEAR_BIT(Device->PCR2, FSMC_PCR2_ECCEN);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	e005      	b.n	8009282 <FSMC_NAND_ECC_Disable+0x2a>
  }
  else
  {
    CLEAR_BIT(Device->PCR3, FSMC_PCR2_ECCEN);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a1b      	ldr	r3, [r3, #32]
 800927a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	621a      	str	r2, [r3, #32]
  }

  return HAL_OK;
 8009282:	2300      	movs	r3, #0
}
 8009284:	4618      	mov	r0, r3
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <__NVIC_SetPriority>:
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	4603      	mov	r3, r0
 8009298:	6039      	str	r1, [r7, #0]
 800929a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800929c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	db0a      	blt.n	80092ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	490c      	ldr	r1, [pc, #48]	; (80092dc <__NVIC_SetPriority+0x4c>)
 80092aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092ae:	0112      	lsls	r2, r2, #4
 80092b0:	b2d2      	uxtb	r2, r2
 80092b2:	440b      	add	r3, r1
 80092b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80092b8:	e00a      	b.n	80092d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	b2da      	uxtb	r2, r3
 80092be:	4908      	ldr	r1, [pc, #32]	; (80092e0 <__NVIC_SetPriority+0x50>)
 80092c0:	79fb      	ldrb	r3, [r7, #7]
 80092c2:	f003 030f 	and.w	r3, r3, #15
 80092c6:	3b04      	subs	r3, #4
 80092c8:	0112      	lsls	r2, r2, #4
 80092ca:	b2d2      	uxtb	r2, r2
 80092cc:	440b      	add	r3, r1
 80092ce:	761a      	strb	r2, [r3, #24]
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr
 80092dc:	e000e100 	.word	0xe000e100
 80092e0:	e000ed00 	.word	0xe000ed00

080092e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80092e4:	b580      	push	{r7, lr}
 80092e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80092e8:	4b05      	ldr	r3, [pc, #20]	; (8009300 <SysTick_Handler+0x1c>)
 80092ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80092ec:	f002 f856 	bl	800b39c <xTaskGetSchedulerState>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d001      	beq.n	80092fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80092f6:	f002 fe3f 	bl	800bf78 <xPortSysTickHandler>
  }
}
 80092fa:	bf00      	nop
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	e000e010 	.word	0xe000e010

08009304 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009304:	b580      	push	{r7, lr}
 8009306:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009308:	2100      	movs	r1, #0
 800930a:	f06f 0004 	mvn.w	r0, #4
 800930e:	f7ff ffbf 	bl	8009290 <__NVIC_SetPriority>
#endif
}
 8009312:	bf00      	nop
 8009314:	bd80      	pop	{r7, pc}
	...

08009318 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800931e:	f3ef 8305 	mrs	r3, IPSR
 8009322:	603b      	str	r3, [r7, #0]
  return(result);
 8009324:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009326:	2b00      	cmp	r3, #0
 8009328:	d003      	beq.n	8009332 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800932a:	f06f 0305 	mvn.w	r3, #5
 800932e:	607b      	str	r3, [r7, #4]
 8009330:	e00f      	b.n	8009352 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009332:	4b0a      	ldr	r3, [pc, #40]	; (800935c <osKernelInitialize+0x44>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d108      	bne.n	800934c <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800933a:	4809      	ldr	r0, [pc, #36]	; (8009360 <osKernelInitialize+0x48>)
 800933c:	f003 f818 	bl	800c370 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8009340:	4b06      	ldr	r3, [pc, #24]	; (800935c <osKernelInitialize+0x44>)
 8009342:	2201      	movs	r2, #1
 8009344:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009346:	2300      	movs	r3, #0
 8009348:	607b      	str	r3, [r7, #4]
 800934a:	e002      	b.n	8009352 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800934c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009350:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009352:	687b      	ldr	r3, [r7, #4]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3708      	adds	r7, #8
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20001c84 	.word	0x20001c84
 8009360:	200000a4 	.word	0x200000a4

08009364 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800936a:	f3ef 8305 	mrs	r3, IPSR
 800936e:	603b      	str	r3, [r7, #0]
  return(result);
 8009370:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009372:	2b00      	cmp	r3, #0
 8009374:	d003      	beq.n	800937e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009376:	f06f 0305 	mvn.w	r3, #5
 800937a:	607b      	str	r3, [r7, #4]
 800937c:	e010      	b.n	80093a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800937e:	4b0b      	ldr	r3, [pc, #44]	; (80093ac <osKernelStart+0x48>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2b01      	cmp	r3, #1
 8009384:	d109      	bne.n	800939a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009386:	f7ff ffbd 	bl	8009304 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800938a:	4b08      	ldr	r3, [pc, #32]	; (80093ac <osKernelStart+0x48>)
 800938c:	2202      	movs	r2, #2
 800938e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009390:	f001 fba8 	bl	800aae4 <vTaskStartScheduler>
      stat = osOK;
 8009394:	2300      	movs	r3, #0
 8009396:	607b      	str	r3, [r7, #4]
 8009398:	e002      	b.n	80093a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800939a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800939e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80093a0:	687b      	ldr	r3, [r7, #4]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	20001c84 	.word	0x20001c84

080093b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b08e      	sub	sp, #56	; 0x38
 80093b4:	af04      	add	r7, sp, #16
 80093b6:	60f8      	str	r0, [r7, #12]
 80093b8:	60b9      	str	r1, [r7, #8]
 80093ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80093bc:	2300      	movs	r3, #0
 80093be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093c0:	f3ef 8305 	mrs	r3, IPSR
 80093c4:	617b      	str	r3, [r7, #20]
  return(result);
 80093c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d17e      	bne.n	80094ca <osThreadNew+0x11a>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d07b      	beq.n	80094ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80093d2:	2380      	movs	r3, #128	; 0x80
 80093d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80093d6:	2318      	movs	r3, #24
 80093d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80093da:	2300      	movs	r3, #0
 80093dc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80093de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80093e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d045      	beq.n	8009476 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d002      	beq.n	80093f8 <osThreadNew+0x48>
        name = attr->name;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d002      	beq.n	8009406 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	699b      	ldr	r3, [r3, #24]
 8009404:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d008      	beq.n	800941e <osThreadNew+0x6e>
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	2b38      	cmp	r3, #56	; 0x38
 8009410:	d805      	bhi.n	800941e <osThreadNew+0x6e>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	f003 0301 	and.w	r3, r3, #1
 800941a:	2b00      	cmp	r3, #0
 800941c:	d001      	beq.n	8009422 <osThreadNew+0x72>
        return (NULL);
 800941e:	2300      	movs	r3, #0
 8009420:	e054      	b.n	80094cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d003      	beq.n	8009432 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	695b      	ldr	r3, [r3, #20]
 800942e:	089b      	lsrs	r3, r3, #2
 8009430:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00e      	beq.n	8009458 <osThreadNew+0xa8>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	2bbb      	cmp	r3, #187	; 0xbb
 8009440:	d90a      	bls.n	8009458 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009446:	2b00      	cmp	r3, #0
 8009448:	d006      	beq.n	8009458 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	695b      	ldr	r3, [r3, #20]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d002      	beq.n	8009458 <osThreadNew+0xa8>
        mem = 1;
 8009452:	2301      	movs	r3, #1
 8009454:	61bb      	str	r3, [r7, #24]
 8009456:	e010      	b.n	800947a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10c      	bne.n	800947a <osThreadNew+0xca>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d108      	bne.n	800947a <osThreadNew+0xca>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	691b      	ldr	r3, [r3, #16]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d104      	bne.n	800947a <osThreadNew+0xca>
          mem = 0;
 8009470:	2300      	movs	r3, #0
 8009472:	61bb      	str	r3, [r7, #24]
 8009474:	e001      	b.n	800947a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009476:	2300      	movs	r3, #0
 8009478:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	2b01      	cmp	r3, #1
 800947e:	d110      	bne.n	80094a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009488:	9202      	str	r2, [sp, #8]
 800948a:	9301      	str	r3, [sp, #4]
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	6a3a      	ldr	r2, [r7, #32]
 8009494:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f001 f938 	bl	800a70c <xTaskCreateStatic>
 800949c:	4603      	mov	r3, r0
 800949e:	613b      	str	r3, [r7, #16]
 80094a0:	e013      	b.n	80094ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d110      	bne.n	80094ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80094a8:	6a3b      	ldr	r3, [r7, #32]
 80094aa:	b29a      	uxth	r2, r3
 80094ac:	f107 0310 	add.w	r3, r7, #16
 80094b0:	9301      	str	r3, [sp, #4]
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	9300      	str	r3, [sp, #0]
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f001 f983 	bl	800a7c6 <xTaskCreate>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d001      	beq.n	80094ca <osThreadNew+0x11a>
            hTask = NULL;
 80094c6:	2300      	movs	r3, #0
 80094c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80094ca:	693b      	ldr	r3, [r7, #16]
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3728      	adds	r7, #40	; 0x28
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094dc:	f3ef 8305 	mrs	r3, IPSR
 80094e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80094e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d003      	beq.n	80094f0 <osDelay+0x1c>
    stat = osErrorISR;
 80094e8:	f06f 0305 	mvn.w	r3, #5
 80094ec:	60fb      	str	r3, [r7, #12]
 80094ee:	e007      	b.n	8009500 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80094f0:	2300      	movs	r3, #0
 80094f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d002      	beq.n	8009500 <osDelay+0x2c>
      vTaskDelay(ticks);
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f001 fabe 	bl	800aa7c <vTaskDelay>
    }
  }

  return (stat);
 8009500:	68fb      	ldr	r3, [r7, #12]
}
 8009502:	4618      	mov	r0, r3
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800950a:	b580      	push	{r7, lr}
 800950c:	b08a      	sub	sp, #40	; 0x28
 800950e:	af02      	add	r7, sp, #8
 8009510:	60f8      	str	r0, [r7, #12]
 8009512:	60b9      	str	r1, [r7, #8]
 8009514:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009516:	2300      	movs	r3, #0
 8009518:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800951a:	f3ef 8305 	mrs	r3, IPSR
 800951e:	613b      	str	r3, [r7, #16]
  return(result);
 8009520:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009522:	2b00      	cmp	r3, #0
 8009524:	d175      	bne.n	8009612 <osSemaphoreNew+0x108>
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d072      	beq.n	8009612 <osSemaphoreNew+0x108>
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	429a      	cmp	r2, r3
 8009532:	d86e      	bhi.n	8009612 <osSemaphoreNew+0x108>
    mem = -1;
 8009534:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009538:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d015      	beq.n	800956c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d006      	beq.n	8009556 <osSemaphoreNew+0x4c>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	2b4f      	cmp	r3, #79	; 0x4f
 800954e:	d902      	bls.n	8009556 <osSemaphoreNew+0x4c>
        mem = 1;
 8009550:	2301      	movs	r3, #1
 8009552:	61bb      	str	r3, [r7, #24]
 8009554:	e00c      	b.n	8009570 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d108      	bne.n	8009570 <osSemaphoreNew+0x66>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d104      	bne.n	8009570 <osSemaphoreNew+0x66>
          mem = 0;
 8009566:	2300      	movs	r3, #0
 8009568:	61bb      	str	r3, [r7, #24]
 800956a:	e001      	b.n	8009570 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800956c:	2300      	movs	r3, #0
 800956e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009576:	d04c      	beq.n	8009612 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d128      	bne.n	80095d0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	2b01      	cmp	r3, #1
 8009582:	d10a      	bne.n	800959a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	2203      	movs	r2, #3
 800958a:	9200      	str	r2, [sp, #0]
 800958c:	2200      	movs	r2, #0
 800958e:	2100      	movs	r1, #0
 8009590:	2001      	movs	r0, #1
 8009592:	f000 fac5 	bl	8009b20 <xQueueGenericCreateStatic>
 8009596:	61f8      	str	r0, [r7, #28]
 8009598:	e005      	b.n	80095a6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800959a:	2203      	movs	r2, #3
 800959c:	2100      	movs	r1, #0
 800959e:	2001      	movs	r0, #1
 80095a0:	f000 fb36 	bl	8009c10 <xQueueGenericCreate>
 80095a4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d022      	beq.n	80095f2 <osSemaphoreNew+0xe8>
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d01f      	beq.n	80095f2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80095b2:	2300      	movs	r3, #0
 80095b4:	2200      	movs	r2, #0
 80095b6:	2100      	movs	r1, #0
 80095b8:	69f8      	ldr	r0, [r7, #28]
 80095ba:	f000 fbf1 	bl	8009da0 <xQueueGenericSend>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d016      	beq.n	80095f2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80095c4:	69f8      	ldr	r0, [r7, #28]
 80095c6:	f000 fee5 	bl	800a394 <vQueueDelete>
            hSemaphore = NULL;
 80095ca:	2300      	movs	r3, #0
 80095cc:	61fb      	str	r3, [r7, #28]
 80095ce:	e010      	b.n	80095f2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d108      	bne.n	80095e8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	461a      	mov	r2, r3
 80095dc:	68b9      	ldr	r1, [r7, #8]
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 fb73 	bl	8009cca <xQueueCreateCountingSemaphoreStatic>
 80095e4:	61f8      	str	r0, [r7, #28]
 80095e6:	e004      	b.n	80095f2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80095e8:	68b9      	ldr	r1, [r7, #8]
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f000 fba4 	bl	8009d38 <xQueueCreateCountingSemaphore>
 80095f0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00c      	beq.n	8009612 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <osSemaphoreNew+0xfc>
          name = attr->name;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	617b      	str	r3, [r7, #20]
 8009604:	e001      	b.n	800960a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009606:	2300      	movs	r3, #0
 8009608:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800960a:	6979      	ldr	r1, [r7, #20]
 800960c:	69f8      	ldr	r0, [r7, #28]
 800960e:	f000 fff5 	bl	800a5fc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009612:	69fb      	ldr	r3, [r7, #28]
}
 8009614:	4618      	mov	r0, r3
 8009616:	3720      	adds	r7, #32
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800961c:	b580      	push	{r7, lr}
 800961e:	b08a      	sub	sp, #40	; 0x28
 8009620:	af02      	add	r7, sp, #8
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009628:	2300      	movs	r3, #0
 800962a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800962c:	f3ef 8305 	mrs	r3, IPSR
 8009630:	613b      	str	r3, [r7, #16]
  return(result);
 8009632:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009634:	2b00      	cmp	r3, #0
 8009636:	d15f      	bne.n	80096f8 <osMessageQueueNew+0xdc>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d05c      	beq.n	80096f8 <osMessageQueueNew+0xdc>
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d059      	beq.n	80096f8 <osMessageQueueNew+0xdc>
    mem = -1;
 8009644:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009648:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d029      	beq.n	80096a4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d012      	beq.n	800967e <osMessageQueueNew+0x62>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	2b4f      	cmp	r3, #79	; 0x4f
 800965e:	d90e      	bls.n	800967e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009664:	2b00      	cmp	r3, #0
 8009666:	d00a      	beq.n	800967e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	695a      	ldr	r2, [r3, #20]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	68b9      	ldr	r1, [r7, #8]
 8009670:	fb01 f303 	mul.w	r3, r1, r3
 8009674:	429a      	cmp	r2, r3
 8009676:	d302      	bcc.n	800967e <osMessageQueueNew+0x62>
        mem = 1;
 8009678:	2301      	movs	r3, #1
 800967a:	61bb      	str	r3, [r7, #24]
 800967c:	e014      	b.n	80096a8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d110      	bne.n	80096a8 <osMessageQueueNew+0x8c>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10c      	bne.n	80096a8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009692:	2b00      	cmp	r3, #0
 8009694:	d108      	bne.n	80096a8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d104      	bne.n	80096a8 <osMessageQueueNew+0x8c>
          mem = 0;
 800969e:	2300      	movs	r3, #0
 80096a0:	61bb      	str	r3, [r7, #24]
 80096a2:	e001      	b.n	80096a8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80096a4:	2300      	movs	r3, #0
 80096a6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d10b      	bne.n	80096c6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	691a      	ldr	r2, [r3, #16]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	2100      	movs	r1, #0
 80096b8:	9100      	str	r1, [sp, #0]
 80096ba:	68b9      	ldr	r1, [r7, #8]
 80096bc:	68f8      	ldr	r0, [r7, #12]
 80096be:	f000 fa2f 	bl	8009b20 <xQueueGenericCreateStatic>
 80096c2:	61f8      	str	r0, [r7, #28]
 80096c4:	e008      	b.n	80096d8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80096c6:	69bb      	ldr	r3, [r7, #24]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d105      	bne.n	80096d8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80096cc:	2200      	movs	r2, #0
 80096ce:	68b9      	ldr	r1, [r7, #8]
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f000 fa9d 	bl	8009c10 <xQueueGenericCreate>
 80096d6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00c      	beq.n	80096f8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d003      	beq.n	80096ec <osMessageQueueNew+0xd0>
        name = attr->name;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	617b      	str	r3, [r7, #20]
 80096ea:	e001      	b.n	80096f0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80096ec:	2300      	movs	r3, #0
 80096ee:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80096f0:	6979      	ldr	r1, [r7, #20]
 80096f2:	69f8      	ldr	r0, [r7, #28]
 80096f4:	f000 ff82 	bl	800a5fc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80096f8:	69fb      	ldr	r3, [r7, #28]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3720      	adds	r7, #32
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
	...

08009704 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009704:	b580      	push	{r7, lr}
 8009706:	b088      	sub	sp, #32
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	603b      	str	r3, [r7, #0]
 8009710:	4613      	mov	r3, r2
 8009712:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009718:	2300      	movs	r3, #0
 800971a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800971c:	f3ef 8305 	mrs	r3, IPSR
 8009720:	617b      	str	r3, [r7, #20]
  return(result);
 8009722:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009724:	2b00      	cmp	r3, #0
 8009726:	d028      	beq.n	800977a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d005      	beq.n	800973a <osMessageQueuePut+0x36>
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d002      	beq.n	800973a <osMessageQueuePut+0x36>
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d003      	beq.n	8009742 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800973a:	f06f 0303 	mvn.w	r3, #3
 800973e:	61fb      	str	r3, [r7, #28]
 8009740:	e038      	b.n	80097b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009742:	2300      	movs	r3, #0
 8009744:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009746:	f107 0210 	add.w	r2, r7, #16
 800974a:	2300      	movs	r3, #0
 800974c:	68b9      	ldr	r1, [r7, #8]
 800974e:	69b8      	ldr	r0, [r7, #24]
 8009750:	f000 fc24 	bl	8009f9c <xQueueGenericSendFromISR>
 8009754:	4603      	mov	r3, r0
 8009756:	2b01      	cmp	r3, #1
 8009758:	d003      	beq.n	8009762 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800975a:	f06f 0302 	mvn.w	r3, #2
 800975e:	61fb      	str	r3, [r7, #28]
 8009760:	e028      	b.n	80097b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d025      	beq.n	80097b4 <osMessageQueuePut+0xb0>
 8009768:	4b15      	ldr	r3, [pc, #84]	; (80097c0 <osMessageQueuePut+0xbc>)
 800976a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800976e:	601a      	str	r2, [r3, #0]
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	f3bf 8f6f 	isb	sy
 8009778:	e01c      	b.n	80097b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d002      	beq.n	8009786 <osMessageQueuePut+0x82>
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d103      	bne.n	800978e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009786:	f06f 0303 	mvn.w	r3, #3
 800978a:	61fb      	str	r3, [r7, #28]
 800978c:	e012      	b.n	80097b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800978e:	2300      	movs	r3, #0
 8009790:	683a      	ldr	r2, [r7, #0]
 8009792:	68b9      	ldr	r1, [r7, #8]
 8009794:	69b8      	ldr	r0, [r7, #24]
 8009796:	f000 fb03 	bl	8009da0 <xQueueGenericSend>
 800979a:	4603      	mov	r3, r0
 800979c:	2b01      	cmp	r3, #1
 800979e:	d009      	beq.n	80097b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d003      	beq.n	80097ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80097a6:	f06f 0301 	mvn.w	r3, #1
 80097aa:	61fb      	str	r3, [r7, #28]
 80097ac:	e002      	b.n	80097b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80097ae:	f06f 0302 	mvn.w	r3, #2
 80097b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80097b4:	69fb      	ldr	r3, [r7, #28]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3720      	adds	r7, #32
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	e000ed04 	.word	0xe000ed04

080097c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b088      	sub	sp, #32
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	607a      	str	r2, [r7, #4]
 80097d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80097d6:	2300      	movs	r3, #0
 80097d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097da:	f3ef 8305 	mrs	r3, IPSR
 80097de:	617b      	str	r3, [r7, #20]
  return(result);
 80097e0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d028      	beq.n	8009838 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d005      	beq.n	80097f8 <osMessageQueueGet+0x34>
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d002      	beq.n	80097f8 <osMessageQueueGet+0x34>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80097f8:	f06f 0303 	mvn.w	r3, #3
 80097fc:	61fb      	str	r3, [r7, #28]
 80097fe:	e037      	b.n	8009870 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009800:	2300      	movs	r3, #0
 8009802:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009804:	f107 0310 	add.w	r3, r7, #16
 8009808:	461a      	mov	r2, r3
 800980a:	68b9      	ldr	r1, [r7, #8]
 800980c:	69b8      	ldr	r0, [r7, #24]
 800980e:	f000 fd41 	bl	800a294 <xQueueReceiveFromISR>
 8009812:	4603      	mov	r3, r0
 8009814:	2b01      	cmp	r3, #1
 8009816:	d003      	beq.n	8009820 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009818:	f06f 0302 	mvn.w	r3, #2
 800981c:	61fb      	str	r3, [r7, #28]
 800981e:	e027      	b.n	8009870 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d024      	beq.n	8009870 <osMessageQueueGet+0xac>
 8009826:	4b15      	ldr	r3, [pc, #84]	; (800987c <osMessageQueueGet+0xb8>)
 8009828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800982c:	601a      	str	r2, [r3, #0]
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	f3bf 8f6f 	isb	sy
 8009836:	e01b      	b.n	8009870 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <osMessageQueueGet+0x80>
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d103      	bne.n	800984c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009844:	f06f 0303 	mvn.w	r3, #3
 8009848:	61fb      	str	r3, [r7, #28]
 800984a:	e011      	b.n	8009870 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800984c:	683a      	ldr	r2, [r7, #0]
 800984e:	68b9      	ldr	r1, [r7, #8]
 8009850:	69b8      	ldr	r0, [r7, #24]
 8009852:	f000 fc3f 	bl	800a0d4 <xQueueReceive>
 8009856:	4603      	mov	r3, r0
 8009858:	2b01      	cmp	r3, #1
 800985a:	d009      	beq.n	8009870 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d003      	beq.n	800986a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009862:	f06f 0301 	mvn.w	r3, #1
 8009866:	61fb      	str	r3, [r7, #28]
 8009868:	e002      	b.n	8009870 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800986a:	f06f 0302 	mvn.w	r3, #2
 800986e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009870:	69fb      	ldr	r3, [r7, #28]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3720      	adds	r7, #32
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	e000ed04 	.word	0xe000ed04

08009880 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	4a07      	ldr	r2, [pc, #28]	; (80098ac <vApplicationGetIdleTaskMemory+0x2c>)
 8009890:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	4a06      	ldr	r2, [pc, #24]	; (80098b0 <vApplicationGetIdleTaskMemory+0x30>)
 8009896:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2280      	movs	r2, #128	; 0x80
 800989c:	601a      	str	r2, [r3, #0]
}
 800989e:	bf00      	nop
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop
 80098ac:	20005488 	.word	0x20005488
 80098b0:	20005544 	.word	0x20005544

080098b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80098b4:	b480      	push	{r7}
 80098b6:	b085      	sub	sp, #20
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	60b9      	str	r1, [r7, #8]
 80098be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4a07      	ldr	r2, [pc, #28]	; (80098e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80098c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	4a06      	ldr	r2, [pc, #24]	; (80098e4 <vApplicationGetTimerTaskMemory+0x30>)
 80098ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098d2:	601a      	str	r2, [r3, #0]
}
 80098d4:	bf00      	nop
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr
 80098e0:	20005744 	.word	0x20005744
 80098e4:	20005800 	.word	0x20005800

080098e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098e8:	b480      	push	{r7}
 80098ea:	b083      	sub	sp, #12
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f103 0208 	add.w	r2, r3, #8
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009900:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f103 0208 	add.w	r2, r3, #8
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f103 0208 	add.w	r2, r3, #8
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800991c:	bf00      	nop
 800991e:	370c      	adds	r7, #12
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009928:	b480      	push	{r7}
 800992a:	b083      	sub	sp, #12
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009936:	bf00      	nop
 8009938:	370c      	adds	r7, #12
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009942:	b480      	push	{r7}
 8009944:	b085      	sub	sp, #20
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
 800994a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	689a      	ldr	r2, [r3, #8]
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	683a      	ldr	r2, [r7, #0]
 8009966:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	683a      	ldr	r2, [r7, #0]
 800996c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	1c5a      	adds	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	601a      	str	r2, [r3, #0]
}
 800997e:	bf00      	nop
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr

0800998a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800998a:	b480      	push	{r7}
 800998c:	b085      	sub	sp, #20
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
 8009992:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80099a0:	d103      	bne.n	80099aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	691b      	ldr	r3, [r3, #16]
 80099a6:	60fb      	str	r3, [r7, #12]
 80099a8:	e00c      	b.n	80099c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	3308      	adds	r3, #8
 80099ae:	60fb      	str	r3, [r7, #12]
 80099b0:	e002      	b.n	80099b8 <vListInsert+0x2e>
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	60fb      	str	r3, [r7, #12]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68ba      	ldr	r2, [r7, #8]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d2f6      	bcs.n	80099b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	685a      	ldr	r2, [r3, #4]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	683a      	ldr	r2, [r7, #0]
 80099d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	1c5a      	adds	r2, r3, #1
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	601a      	str	r2, [r3, #0]
}
 80099f0:	bf00      	nop
 80099f2:	3714      	adds	r7, #20
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	6892      	ldr	r2, [r2, #8]
 8009a12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	6852      	ldr	r2, [r2, #4]
 8009a1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d103      	bne.n	8009a30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	689a      	ldr	r2, [r3, #8]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	1e5a      	subs	r2, r3, #1
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3714      	adds	r7, #20
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10a      	bne.n	8009a7a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a68:	f383 8811 	msr	BASEPRI, r3
 8009a6c:	f3bf 8f6f 	isb	sy
 8009a70:	f3bf 8f4f 	dsb	sy
 8009a74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a76:	bf00      	nop
 8009a78:	e7fe      	b.n	8009a78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a7a:	f002 f9eb 	bl	800be54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a86:	68f9      	ldr	r1, [r7, #12]
 8009a88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a8a:	fb01 f303 	mul.w	r3, r1, r3
 8009a8e:	441a      	add	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2200      	movs	r2, #0
 8009a98:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	68f9      	ldr	r1, [r7, #12]
 8009aae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009ab0:	fb01 f303 	mul.w	r3, r1, r3
 8009ab4:	441a      	add	r2, r3
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	22ff      	movs	r2, #255	; 0xff
 8009abe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	22ff      	movs	r2, #255	; 0xff
 8009ac6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d114      	bne.n	8009afa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d01a      	beq.n	8009b0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	3310      	adds	r3, #16
 8009adc:	4618      	mov	r0, r3
 8009ade:	f001 fa9b 	bl	800b018 <xTaskRemoveFromEventList>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d012      	beq.n	8009b0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ae8:	4b0c      	ldr	r3, [pc, #48]	; (8009b1c <xQueueGenericReset+0xcc>)
 8009aea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aee:	601a      	str	r2, [r3, #0]
 8009af0:	f3bf 8f4f 	dsb	sy
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	e009      	b.n	8009b0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	3310      	adds	r3, #16
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7ff fef2 	bl	80098e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	3324      	adds	r3, #36	; 0x24
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7ff feed 	bl	80098e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009b0e:	f002 f9d1 	bl	800beb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009b12:	2301      	movs	r3, #1
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3710      	adds	r7, #16
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}
 8009b1c:	e000ed04 	.word	0xe000ed04

08009b20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b08e      	sub	sp, #56	; 0x38
 8009b24:	af02      	add	r7, sp, #8
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
 8009b2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10a      	bne.n	8009b4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b38:	f383 8811 	msr	BASEPRI, r3
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	f3bf 8f4f 	dsb	sy
 8009b44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009b46:	bf00      	nop
 8009b48:	e7fe      	b.n	8009b48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10a      	bne.n	8009b66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b54:	f383 8811 	msr	BASEPRI, r3
 8009b58:	f3bf 8f6f 	isb	sy
 8009b5c:	f3bf 8f4f 	dsb	sy
 8009b60:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b62:	bf00      	nop
 8009b64:	e7fe      	b.n	8009b64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <xQueueGenericCreateStatic+0x52>
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d001      	beq.n	8009b76 <xQueueGenericCreateStatic+0x56>
 8009b72:	2301      	movs	r3, #1
 8009b74:	e000      	b.n	8009b78 <xQueueGenericCreateStatic+0x58>
 8009b76:	2300      	movs	r3, #0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d10a      	bne.n	8009b92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b80:	f383 8811 	msr	BASEPRI, r3
 8009b84:	f3bf 8f6f 	isb	sy
 8009b88:	f3bf 8f4f 	dsb	sy
 8009b8c:	623b      	str	r3, [r7, #32]
}
 8009b8e:	bf00      	nop
 8009b90:	e7fe      	b.n	8009b90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d102      	bne.n	8009b9e <xQueueGenericCreateStatic+0x7e>
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d101      	bne.n	8009ba2 <xQueueGenericCreateStatic+0x82>
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	e000      	b.n	8009ba4 <xQueueGenericCreateStatic+0x84>
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d10a      	bne.n	8009bbe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bac:	f383 8811 	msr	BASEPRI, r3
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	f3bf 8f4f 	dsb	sy
 8009bb8:	61fb      	str	r3, [r7, #28]
}
 8009bba:	bf00      	nop
 8009bbc:	e7fe      	b.n	8009bbc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009bbe:	2350      	movs	r3, #80	; 0x50
 8009bc0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	2b50      	cmp	r3, #80	; 0x50
 8009bc6:	d00a      	beq.n	8009bde <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bcc:	f383 8811 	msr	BASEPRI, r3
 8009bd0:	f3bf 8f6f 	isb	sy
 8009bd4:	f3bf 8f4f 	dsb	sy
 8009bd8:	61bb      	str	r3, [r7, #24]
}
 8009bda:	bf00      	nop
 8009bdc:	e7fe      	b.n	8009bdc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009bde:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00d      	beq.n	8009c06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bec:	2201      	movs	r2, #1
 8009bee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009bf2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	4613      	mov	r3, r2
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	68b9      	ldr	r1, [r7, #8]
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f000 f83f 	bl	8009c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3730      	adds	r7, #48	; 0x30
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b08a      	sub	sp, #40	; 0x28
 8009c14:	af02      	add	r7, sp, #8
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d10a      	bne.n	8009c3a <xQueueGenericCreate+0x2a>
	__asm volatile
 8009c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c28:	f383 8811 	msr	BASEPRI, r3
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	613b      	str	r3, [r7, #16]
}
 8009c36:	bf00      	nop
 8009c38:	e7fe      	b.n	8009c38 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	68ba      	ldr	r2, [r7, #8]
 8009c3e:	fb02 f303 	mul.w	r3, r2, r3
 8009c42:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009c44:	69fb      	ldr	r3, [r7, #28]
 8009c46:	3350      	adds	r3, #80	; 0x50
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f002 fa25 	bl	800c098 <pvPortMalloc>
 8009c4e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d011      	beq.n	8009c7a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	3350      	adds	r3, #80	; 0x50
 8009c5e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c68:	79fa      	ldrb	r2, [r7, #7]
 8009c6a:	69bb      	ldr	r3, [r7, #24]
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	697a      	ldr	r2, [r7, #20]
 8009c72:	68b9      	ldr	r1, [r7, #8]
 8009c74:	68f8      	ldr	r0, [r7, #12]
 8009c76:	f000 f805 	bl	8009c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c7a:	69bb      	ldr	r3, [r7, #24]
	}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3720      	adds	r7, #32
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
 8009c90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d103      	bne.n	8009ca0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c98:	69bb      	ldr	r3, [r7, #24]
 8009c9a:	69ba      	ldr	r2, [r7, #24]
 8009c9c:	601a      	str	r2, [r3, #0]
 8009c9e:	e002      	b.n	8009ca6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ca0:	69bb      	ldr	r3, [r7, #24]
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009cac:	69bb      	ldr	r3, [r7, #24]
 8009cae:	68ba      	ldr	r2, [r7, #8]
 8009cb0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cb2:	2101      	movs	r1, #1
 8009cb4:	69b8      	ldr	r0, [r7, #24]
 8009cb6:	f7ff fecb 	bl	8009a50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	78fa      	ldrb	r2, [r7, #3]
 8009cbe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009cc2:	bf00      	nop
 8009cc4:	3710      	adds	r7, #16
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b08a      	sub	sp, #40	; 0x28
 8009cce:	af02      	add	r7, sp, #8
 8009cd0:	60f8      	str	r0, [r7, #12]
 8009cd2:	60b9      	str	r1, [r7, #8]
 8009cd4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d10a      	bne.n	8009cf2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce0:	f383 8811 	msr	BASEPRI, r3
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	f3bf 8f4f 	dsb	sy
 8009cec:	61bb      	str	r3, [r7, #24]
}
 8009cee:	bf00      	nop
 8009cf0:	e7fe      	b.n	8009cf0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d90a      	bls.n	8009d10 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfe:	f383 8811 	msr	BASEPRI, r3
 8009d02:	f3bf 8f6f 	isb	sy
 8009d06:	f3bf 8f4f 	dsb	sy
 8009d0a:	617b      	str	r3, [r7, #20]
}
 8009d0c:	bf00      	nop
 8009d0e:	e7fe      	b.n	8009d0e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d10:	2302      	movs	r3, #2
 8009d12:	9300      	str	r3, [sp, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	2100      	movs	r1, #0
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	f7ff ff00 	bl	8009b20 <xQueueGenericCreateStatic>
 8009d20:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	68ba      	ldr	r2, [r7, #8]
 8009d2c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d2e:	69fb      	ldr	r3, [r7, #28]
	}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3720      	adds	r7, #32
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d10a      	bne.n	8009d5e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4c:	f383 8811 	msr	BASEPRI, r3
 8009d50:	f3bf 8f6f 	isb	sy
 8009d54:	f3bf 8f4f 	dsb	sy
 8009d58:	613b      	str	r3, [r7, #16]
}
 8009d5a:	bf00      	nop
 8009d5c:	e7fe      	b.n	8009d5c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009d5e:	683a      	ldr	r2, [r7, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d90a      	bls.n	8009d7c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6a:	f383 8811 	msr	BASEPRI, r3
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f3bf 8f4f 	dsb	sy
 8009d76:	60fb      	str	r3, [r7, #12]
}
 8009d78:	bf00      	nop
 8009d7a:	e7fe      	b.n	8009d7a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d7c:	2202      	movs	r2, #2
 8009d7e:	2100      	movs	r1, #0
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f7ff ff45 	bl	8009c10 <xQueueGenericCreate>
 8009d86:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d002      	beq.n	8009d94 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	683a      	ldr	r2, [r7, #0]
 8009d92:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d94:	697b      	ldr	r3, [r7, #20]
	}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3718      	adds	r7, #24
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
	...

08009da0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b08e      	sub	sp, #56	; 0x38
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	607a      	str	r2, [r7, #4]
 8009dac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009dae:	2300      	movs	r3, #0
 8009db0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10a      	bne.n	8009dd2 <xQueueGenericSend+0x32>
	__asm volatile
 8009dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc0:	f383 8811 	msr	BASEPRI, r3
 8009dc4:	f3bf 8f6f 	isb	sy
 8009dc8:	f3bf 8f4f 	dsb	sy
 8009dcc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dce:	bf00      	nop
 8009dd0:	e7fe      	b.n	8009dd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d103      	bne.n	8009de0 <xQueueGenericSend+0x40>
 8009dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d101      	bne.n	8009de4 <xQueueGenericSend+0x44>
 8009de0:	2301      	movs	r3, #1
 8009de2:	e000      	b.n	8009de6 <xQueueGenericSend+0x46>
 8009de4:	2300      	movs	r3, #0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10a      	bne.n	8009e00 <xQueueGenericSend+0x60>
	__asm volatile
 8009dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dee:	f383 8811 	msr	BASEPRI, r3
 8009df2:	f3bf 8f6f 	isb	sy
 8009df6:	f3bf 8f4f 	dsb	sy
 8009dfa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009dfc:	bf00      	nop
 8009dfe:	e7fe      	b.n	8009dfe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	d103      	bne.n	8009e0e <xQueueGenericSend+0x6e>
 8009e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d101      	bne.n	8009e12 <xQueueGenericSend+0x72>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e000      	b.n	8009e14 <xQueueGenericSend+0x74>
 8009e12:	2300      	movs	r3, #0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10a      	bne.n	8009e2e <xQueueGenericSend+0x8e>
	__asm volatile
 8009e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1c:	f383 8811 	msr	BASEPRI, r3
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	623b      	str	r3, [r7, #32]
}
 8009e2a:	bf00      	nop
 8009e2c:	e7fe      	b.n	8009e2c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e2e:	f001 fab5 	bl	800b39c <xTaskGetSchedulerState>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d102      	bne.n	8009e3e <xQueueGenericSend+0x9e>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d101      	bne.n	8009e42 <xQueueGenericSend+0xa2>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e000      	b.n	8009e44 <xQueueGenericSend+0xa4>
 8009e42:	2300      	movs	r3, #0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d10a      	bne.n	8009e5e <xQueueGenericSend+0xbe>
	__asm volatile
 8009e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e4c:	f383 8811 	msr	BASEPRI, r3
 8009e50:	f3bf 8f6f 	isb	sy
 8009e54:	f3bf 8f4f 	dsb	sy
 8009e58:	61fb      	str	r3, [r7, #28]
}
 8009e5a:	bf00      	nop
 8009e5c:	e7fe      	b.n	8009e5c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e5e:	f001 fff9 	bl	800be54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d302      	bcc.n	8009e74 <xQueueGenericSend+0xd4>
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	2b02      	cmp	r3, #2
 8009e72:	d129      	bne.n	8009ec8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e74:	683a      	ldr	r2, [r7, #0]
 8009e76:	68b9      	ldr	r1, [r7, #8]
 8009e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e7a:	f000 faae 	bl	800a3da <prvCopyDataToQueue>
 8009e7e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d010      	beq.n	8009eaa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e8a:	3324      	adds	r3, #36	; 0x24
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f001 f8c3 	bl	800b018 <xTaskRemoveFromEventList>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d013      	beq.n	8009ec0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e98:	4b3f      	ldr	r3, [pc, #252]	; (8009f98 <xQueueGenericSend+0x1f8>)
 8009e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e9e:	601a      	str	r2, [r3, #0]
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	f3bf 8f6f 	isb	sy
 8009ea8:	e00a      	b.n	8009ec0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d007      	beq.n	8009ec0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009eb0:	4b39      	ldr	r3, [pc, #228]	; (8009f98 <xQueueGenericSend+0x1f8>)
 8009eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eb6:	601a      	str	r2, [r3, #0]
 8009eb8:	f3bf 8f4f 	dsb	sy
 8009ebc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ec0:	f001 fff8 	bl	800beb4 <vPortExitCritical>
				return pdPASS;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e063      	b.n	8009f90 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d103      	bne.n	8009ed6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ece:	f001 fff1 	bl	800beb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e05c      	b.n	8009f90 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d106      	bne.n	8009eea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009edc:	f107 0314 	add.w	r3, r7, #20
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f001 f8fd 	bl	800b0e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009eea:	f001 ffe3 	bl	800beb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eee:	f000 fe69 	bl	800abc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ef2:	f001 ffaf 	bl	800be54 <vPortEnterCritical>
 8009ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009efc:	b25b      	sxtb	r3, r3
 8009efe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f02:	d103      	bne.n	8009f0c <xQueueGenericSend+0x16c>
 8009f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f12:	b25b      	sxtb	r3, r3
 8009f14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f18:	d103      	bne.n	8009f22 <xQueueGenericSend+0x182>
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f22:	f001 ffc7 	bl	800beb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f26:	1d3a      	adds	r2, r7, #4
 8009f28:	f107 0314 	add.w	r3, r7, #20
 8009f2c:	4611      	mov	r1, r2
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f001 f8ec 	bl	800b10c <xTaskCheckForTimeOut>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d124      	bne.n	8009f84 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f3c:	f000 fb45 	bl	800a5ca <prvIsQueueFull>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d018      	beq.n	8009f78 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f48:	3310      	adds	r3, #16
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	4611      	mov	r1, r2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f001 f812 	bl	800af78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f56:	f000 fad0 	bl	800a4fa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f5a:	f000 fe41 	bl	800abe0 <xTaskResumeAll>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	f47f af7c 	bne.w	8009e5e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009f66:	4b0c      	ldr	r3, [pc, #48]	; (8009f98 <xQueueGenericSend+0x1f8>)
 8009f68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f6c:	601a      	str	r2, [r3, #0]
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	e772      	b.n	8009e5e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009f78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f7a:	f000 fabe 	bl	800a4fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f7e:	f000 fe2f 	bl	800abe0 <xTaskResumeAll>
 8009f82:	e76c      	b.n	8009e5e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f86:	f000 fab8 	bl	800a4fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f8a:	f000 fe29 	bl	800abe0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3738      	adds	r7, #56	; 0x38
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	e000ed04 	.word	0xe000ed04

08009f9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b090      	sub	sp, #64	; 0x40
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	607a      	str	r2, [r7, #4]
 8009fa8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d10a      	bne.n	8009fca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb8:	f383 8811 	msr	BASEPRI, r3
 8009fbc:	f3bf 8f6f 	isb	sy
 8009fc0:	f3bf 8f4f 	dsb	sy
 8009fc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009fc6:	bf00      	nop
 8009fc8:	e7fe      	b.n	8009fc8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d103      	bne.n	8009fd8 <xQueueGenericSendFromISR+0x3c>
 8009fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d101      	bne.n	8009fdc <xQueueGenericSendFromISR+0x40>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e000      	b.n	8009fde <xQueueGenericSendFromISR+0x42>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d10a      	bne.n	8009ff8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe6:	f383 8811 	msr	BASEPRI, r3
 8009fea:	f3bf 8f6f 	isb	sy
 8009fee:	f3bf 8f4f 	dsb	sy
 8009ff2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009ff4:	bf00      	nop
 8009ff6:	e7fe      	b.n	8009ff6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d103      	bne.n	800a006 <xQueueGenericSendFromISR+0x6a>
 8009ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a002:	2b01      	cmp	r3, #1
 800a004:	d101      	bne.n	800a00a <xQueueGenericSendFromISR+0x6e>
 800a006:	2301      	movs	r3, #1
 800a008:	e000      	b.n	800a00c <xQueueGenericSendFromISR+0x70>
 800a00a:	2300      	movs	r3, #0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10a      	bne.n	800a026 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a014:	f383 8811 	msr	BASEPRI, r3
 800a018:	f3bf 8f6f 	isb	sy
 800a01c:	f3bf 8f4f 	dsb	sy
 800a020:	623b      	str	r3, [r7, #32]
}
 800a022:	bf00      	nop
 800a024:	e7fe      	b.n	800a024 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a026:	f001 fff7 	bl	800c018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a02a:	f3ef 8211 	mrs	r2, BASEPRI
 800a02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	61fa      	str	r2, [r7, #28]
 800a040:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a042:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a044:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a04a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a04c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a04e:	429a      	cmp	r2, r3
 800a050:	d302      	bcc.n	800a058 <xQueueGenericSendFromISR+0xbc>
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	2b02      	cmp	r3, #2
 800a056:	d12f      	bne.n	800a0b8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a05e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a066:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a068:	683a      	ldr	r2, [r7, #0]
 800a06a:	68b9      	ldr	r1, [r7, #8]
 800a06c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a06e:	f000 f9b4 	bl	800a3da <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a072:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a076:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a07a:	d112      	bne.n	800a0a2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a07e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a080:	2b00      	cmp	r3, #0
 800a082:	d016      	beq.n	800a0b2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a086:	3324      	adds	r3, #36	; 0x24
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 ffc5 	bl	800b018 <xTaskRemoveFromEventList>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00e      	beq.n	800a0b2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00b      	beq.n	800a0b2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2201      	movs	r2, #1
 800a09e:	601a      	str	r2, [r3, #0]
 800a0a0:	e007      	b.n	800a0b2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a0a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	b25a      	sxtb	r2, r3
 800a0ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a0b6:	e001      	b.n	800a0bc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0be:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a0c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3740      	adds	r7, #64	; 0x40
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b08c      	sub	sp, #48	; 0x30
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d10a      	bne.n	800a104 <xQueueReceive+0x30>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	623b      	str	r3, [r7, #32]
}
 800a100:	bf00      	nop
 800a102:	e7fe      	b.n	800a102 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d103      	bne.n	800a112 <xQueueReceive+0x3e>
 800a10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d101      	bne.n	800a116 <xQueueReceive+0x42>
 800a112:	2301      	movs	r3, #1
 800a114:	e000      	b.n	800a118 <xQueueReceive+0x44>
 800a116:	2300      	movs	r3, #0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10a      	bne.n	800a132 <xQueueReceive+0x5e>
	__asm volatile
 800a11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a120:	f383 8811 	msr	BASEPRI, r3
 800a124:	f3bf 8f6f 	isb	sy
 800a128:	f3bf 8f4f 	dsb	sy
 800a12c:	61fb      	str	r3, [r7, #28]
}
 800a12e:	bf00      	nop
 800a130:	e7fe      	b.n	800a130 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a132:	f001 f933 	bl	800b39c <xTaskGetSchedulerState>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d102      	bne.n	800a142 <xQueueReceive+0x6e>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d101      	bne.n	800a146 <xQueueReceive+0x72>
 800a142:	2301      	movs	r3, #1
 800a144:	e000      	b.n	800a148 <xQueueReceive+0x74>
 800a146:	2300      	movs	r3, #0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10a      	bne.n	800a162 <xQueueReceive+0x8e>
	__asm volatile
 800a14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a150:	f383 8811 	msr	BASEPRI, r3
 800a154:	f3bf 8f6f 	isb	sy
 800a158:	f3bf 8f4f 	dsb	sy
 800a15c:	61bb      	str	r3, [r7, #24]
}
 800a15e:	bf00      	nop
 800a160:	e7fe      	b.n	800a160 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a162:	f001 fe77 	bl	800be54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a16a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d01f      	beq.n	800a1b2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a172:	68b9      	ldr	r1, [r7, #8]
 800a174:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a176:	f000 f99a 	bl	800a4ae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17c:	1e5a      	subs	r2, r3, #1
 800a17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a180:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a184:	691b      	ldr	r3, [r3, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00f      	beq.n	800a1aa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18c:	3310      	adds	r3, #16
 800a18e:	4618      	mov	r0, r3
 800a190:	f000 ff42 	bl	800b018 <xTaskRemoveFromEventList>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d007      	beq.n	800a1aa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a19a:	4b3d      	ldr	r3, [pc, #244]	; (800a290 <xQueueReceive+0x1bc>)
 800a19c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1a0:	601a      	str	r2, [r3, #0]
 800a1a2:	f3bf 8f4f 	dsb	sy
 800a1a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a1aa:	f001 fe83 	bl	800beb4 <vPortExitCritical>
				return pdPASS;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e069      	b.n	800a286 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d103      	bne.n	800a1c0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a1b8:	f001 fe7c 	bl	800beb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	e062      	b.n	800a286 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d106      	bne.n	800a1d4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1c6:	f107 0310 	add.w	r3, r7, #16
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f000 ff88 	bl	800b0e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1d4:	f001 fe6e 	bl	800beb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1d8:	f000 fcf4 	bl	800abc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1dc:	f001 fe3a 	bl	800be54 <vPortEnterCritical>
 800a1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1e6:	b25b      	sxtb	r3, r3
 800a1e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ec:	d103      	bne.n	800a1f6 <xQueueReceive+0x122>
 800a1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1fc:	b25b      	sxtb	r3, r3
 800a1fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a202:	d103      	bne.n	800a20c <xQueueReceive+0x138>
 800a204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a206:	2200      	movs	r2, #0
 800a208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a20c:	f001 fe52 	bl	800beb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a210:	1d3a      	adds	r2, r7, #4
 800a212:	f107 0310 	add.w	r3, r7, #16
 800a216:	4611      	mov	r1, r2
 800a218:	4618      	mov	r0, r3
 800a21a:	f000 ff77 	bl	800b10c <xTaskCheckForTimeOut>
 800a21e:	4603      	mov	r3, r0
 800a220:	2b00      	cmp	r3, #0
 800a222:	d123      	bne.n	800a26c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a226:	f000 f9ba 	bl	800a59e <prvIsQueueEmpty>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d017      	beq.n	800a260 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a232:	3324      	adds	r3, #36	; 0x24
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	4611      	mov	r1, r2
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 fe9d 	bl	800af78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a23e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a240:	f000 f95b 	bl	800a4fa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a244:	f000 fccc 	bl	800abe0 <xTaskResumeAll>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d189      	bne.n	800a162 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a24e:	4b10      	ldr	r3, [pc, #64]	; (800a290 <xQueueReceive+0x1bc>)
 800a250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a254:	601a      	str	r2, [r3, #0]
 800a256:	f3bf 8f4f 	dsb	sy
 800a25a:	f3bf 8f6f 	isb	sy
 800a25e:	e780      	b.n	800a162 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a260:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a262:	f000 f94a 	bl	800a4fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a266:	f000 fcbb 	bl	800abe0 <xTaskResumeAll>
 800a26a:	e77a      	b.n	800a162 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a26c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a26e:	f000 f944 	bl	800a4fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a272:	f000 fcb5 	bl	800abe0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a276:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a278:	f000 f991 	bl	800a59e <prvIsQueueEmpty>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f43f af6f 	beq.w	800a162 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a284:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a286:	4618      	mov	r0, r3
 800a288:	3730      	adds	r7, #48	; 0x30
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	e000ed04 	.word	0xe000ed04

0800a294 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b08e      	sub	sp, #56	; 0x38
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10a      	bne.n	800a2c0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	623b      	str	r3, [r7, #32]
}
 800a2bc:	bf00      	nop
 800a2be:	e7fe      	b.n	800a2be <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d103      	bne.n	800a2ce <xQueueReceiveFromISR+0x3a>
 800a2c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d101      	bne.n	800a2d2 <xQueueReceiveFromISR+0x3e>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e000      	b.n	800a2d4 <xQueueReceiveFromISR+0x40>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d10a      	bne.n	800a2ee <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2dc:	f383 8811 	msr	BASEPRI, r3
 800a2e0:	f3bf 8f6f 	isb	sy
 800a2e4:	f3bf 8f4f 	dsb	sy
 800a2e8:	61fb      	str	r3, [r7, #28]
}
 800a2ea:	bf00      	nop
 800a2ec:	e7fe      	b.n	800a2ec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a2ee:	f001 fe93 	bl	800c018 <vPortValidateInterruptPriority>
	__asm volatile
 800a2f2:	f3ef 8211 	mrs	r2, BASEPRI
 800a2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fa:	f383 8811 	msr	BASEPRI, r3
 800a2fe:	f3bf 8f6f 	isb	sy
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	61ba      	str	r2, [r7, #24]
 800a308:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a30a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a30c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a312:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a316:	2b00      	cmp	r3, #0
 800a318:	d02f      	beq.n	800a37a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a320:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a324:	68b9      	ldr	r1, [r7, #8]
 800a326:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a328:	f000 f8c1 	bl	800a4ae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a32e:	1e5a      	subs	r2, r3, #1
 800a330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a332:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a334:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a33c:	d112      	bne.n	800a364 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d016      	beq.n	800a374 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a348:	3310      	adds	r3, #16
 800a34a:	4618      	mov	r0, r3
 800a34c:	f000 fe64 	bl	800b018 <xTaskRemoveFromEventList>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00e      	beq.n	800a374 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00b      	beq.n	800a374 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	e007      	b.n	800a374 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a364:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a368:	3301      	adds	r3, #1
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	b25a      	sxtb	r2, r3
 800a36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a374:	2301      	movs	r3, #1
 800a376:	637b      	str	r3, [r7, #52]	; 0x34
 800a378:	e001      	b.n	800a37e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a37a:	2300      	movs	r3, #0
 800a37c:	637b      	str	r3, [r7, #52]	; 0x34
 800a37e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a380:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	f383 8811 	msr	BASEPRI, r3
}
 800a388:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a38a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3738      	adds	r7, #56	; 0x38
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d10a      	bne.n	800a3bc <vQueueDelete+0x28>
	__asm volatile
 800a3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3aa:	f383 8811 	msr	BASEPRI, r3
 800a3ae:	f3bf 8f6f 	isb	sy
 800a3b2:	f3bf 8f4f 	dsb	sy
 800a3b6:	60bb      	str	r3, [r7, #8]
}
 800a3b8:	bf00      	nop
 800a3ba:	e7fe      	b.n	800a3ba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a3bc:	68f8      	ldr	r0, [r7, #12]
 800a3be:	f000 f947 	bl	800a650 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d102      	bne.n	800a3d2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a3cc:	68f8      	ldr	r0, [r7, #12]
 800a3ce:	f001 ff07 	bl	800c1e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a3d2:	bf00      	nop
 800a3d4:	3710      	adds	r7, #16
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b086      	sub	sp, #24
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	60f8      	str	r0, [r7, #12]
 800a3e2:	60b9      	str	r1, [r7, #8]
 800a3e4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3ee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d10d      	bne.n	800a414 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d14d      	bne.n	800a49c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	4618      	mov	r0, r3
 800a406:	f000 ffe7 	bl	800b3d8 <xTaskPriorityDisinherit>
 800a40a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	609a      	str	r2, [r3, #8]
 800a412:	e043      	b.n	800a49c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d119      	bne.n	800a44e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6858      	ldr	r0, [r3, #4]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a422:	461a      	mov	r2, r3
 800a424:	68b9      	ldr	r1, [r7, #8]
 800a426:	f002 fa51 	bl	800c8cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	685a      	ldr	r2, [r3, #4]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a432:	441a      	add	r2, r3
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	685a      	ldr	r2, [r3, #4]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	429a      	cmp	r2, r3
 800a442:	d32b      	bcc.n	800a49c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681a      	ldr	r2, [r3, #0]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	605a      	str	r2, [r3, #4]
 800a44c:	e026      	b.n	800a49c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	68d8      	ldr	r0, [r3, #12]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a456:	461a      	mov	r2, r3
 800a458:	68b9      	ldr	r1, [r7, #8]
 800a45a:	f002 fa37 	bl	800c8cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	68da      	ldr	r2, [r3, #12]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a466:	425b      	negs	r3, r3
 800a468:	441a      	add	r2, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	68da      	ldr	r2, [r3, #12]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	429a      	cmp	r2, r3
 800a478:	d207      	bcs.n	800a48a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	689a      	ldr	r2, [r3, #8]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a482:	425b      	negs	r3, r3
 800a484:	441a      	add	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d105      	bne.n	800a49c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d002      	beq.n	800a49c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3b01      	subs	r3, #1
 800a49a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	1c5a      	adds	r2, r3, #1
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a4a4:	697b      	ldr	r3, [r7, #20]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3718      	adds	r7, #24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b082      	sub	sp, #8
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d018      	beq.n	800a4f2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	68da      	ldr	r2, [r3, #12]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c8:	441a      	add	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	68da      	ldr	r2, [r3, #12]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	689b      	ldr	r3, [r3, #8]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d303      	bcc.n	800a4e2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	68d9      	ldr	r1, [r3, #12]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	6838      	ldr	r0, [r7, #0]
 800a4ee:	f002 f9ed 	bl	800c8cc <memcpy>
	}
}
 800a4f2:	bf00      	nop
 800a4f4:	3708      	adds	r7, #8
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}

0800a4fa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b084      	sub	sp, #16
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a502:	f001 fca7 	bl	800be54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a50c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a50e:	e011      	b.n	800a534 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a514:	2b00      	cmp	r3, #0
 800a516:	d012      	beq.n	800a53e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	3324      	adds	r3, #36	; 0x24
 800a51c:	4618      	mov	r0, r3
 800a51e:	f000 fd7b 	bl	800b018 <xTaskRemoveFromEventList>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d001      	beq.n	800a52c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a528:	f000 fe52 	bl	800b1d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a52c:	7bfb      	ldrb	r3, [r7, #15]
 800a52e:	3b01      	subs	r3, #1
 800a530:	b2db      	uxtb	r3, r3
 800a532:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a534:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	dce9      	bgt.n	800a510 <prvUnlockQueue+0x16>
 800a53c:	e000      	b.n	800a540 <prvUnlockQueue+0x46>
					break;
 800a53e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	22ff      	movs	r2, #255	; 0xff
 800a544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a548:	f001 fcb4 	bl	800beb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a54c:	f001 fc82 	bl	800be54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a556:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a558:	e011      	b.n	800a57e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	691b      	ldr	r3, [r3, #16]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d012      	beq.n	800a588 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	3310      	adds	r3, #16
 800a566:	4618      	mov	r0, r3
 800a568:	f000 fd56 	bl	800b018 <xTaskRemoveFromEventList>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a572:	f000 fe2d 	bl	800b1d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a576:	7bbb      	ldrb	r3, [r7, #14]
 800a578:	3b01      	subs	r3, #1
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a57e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a582:	2b00      	cmp	r3, #0
 800a584:	dce9      	bgt.n	800a55a <prvUnlockQueue+0x60>
 800a586:	e000      	b.n	800a58a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a588:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	22ff      	movs	r2, #255	; 0xff
 800a58e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a592:	f001 fc8f 	bl	800beb4 <vPortExitCritical>
}
 800a596:	bf00      	nop
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b084      	sub	sp, #16
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5a6:	f001 fc55 	bl	800be54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d102      	bne.n	800a5b8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	60fb      	str	r3, [r7, #12]
 800a5b6:	e001      	b.n	800a5bc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5bc:	f001 fc7a 	bl	800beb4 <vPortExitCritical>

	return xReturn;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}

0800a5ca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b084      	sub	sp, #16
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5d2:	f001 fc3f 	bl	800be54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d102      	bne.n	800a5e8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	60fb      	str	r3, [r7, #12]
 800a5e6:	e001      	b.n	800a5ec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5ec:	f001 fc62 	bl	800beb4 <vPortExitCritical>

	return xReturn;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
	...

0800a5fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b085      	sub	sp, #20
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a606:	2300      	movs	r3, #0
 800a608:	60fb      	str	r3, [r7, #12]
 800a60a:	e014      	b.n	800a636 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a60c:	4a0f      	ldr	r2, [pc, #60]	; (800a64c <vQueueAddToRegistry+0x50>)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10b      	bne.n	800a630 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a618:	490c      	ldr	r1, [pc, #48]	; (800a64c <vQueueAddToRegistry+0x50>)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	683a      	ldr	r2, [r7, #0]
 800a61e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a622:	4a0a      	ldr	r2, [pc, #40]	; (800a64c <vQueueAddToRegistry+0x50>)
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	00db      	lsls	r3, r3, #3
 800a628:	4413      	add	r3, r2
 800a62a:	687a      	ldr	r2, [r7, #4]
 800a62c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a62e:	e006      	b.n	800a63e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	3301      	adds	r3, #1
 800a634:	60fb      	str	r3, [r7, #12]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2b07      	cmp	r3, #7
 800a63a:	d9e7      	bls.n	800a60c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a63c:	bf00      	nop
 800a63e:	bf00      	nop
 800a640:	3714      	adds	r7, #20
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr
 800a64a:	bf00      	nop
 800a64c:	20005c00 	.word	0x20005c00

0800a650 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a650:	b480      	push	{r7}
 800a652:	b085      	sub	sp, #20
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a658:	2300      	movs	r3, #0
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	e016      	b.n	800a68c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a65e:	4a10      	ldr	r2, [pc, #64]	; (800a6a0 <vQueueUnregisterQueue+0x50>)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	00db      	lsls	r3, r3, #3
 800a664:	4413      	add	r3, r2
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	429a      	cmp	r2, r3
 800a66c:	d10b      	bne.n	800a686 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a66e:	4a0c      	ldr	r2, [pc, #48]	; (800a6a0 <vQueueUnregisterQueue+0x50>)
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2100      	movs	r1, #0
 800a674:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a678:	4a09      	ldr	r2, [pc, #36]	; (800a6a0 <vQueueUnregisterQueue+0x50>)
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	00db      	lsls	r3, r3, #3
 800a67e:	4413      	add	r3, r2
 800a680:	2200      	movs	r2, #0
 800a682:	605a      	str	r2, [r3, #4]
				break;
 800a684:	e006      	b.n	800a694 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	3301      	adds	r3, #1
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2b07      	cmp	r3, #7
 800a690:	d9e5      	bls.n	800a65e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a692:	bf00      	nop
 800a694:	bf00      	nop
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr
 800a6a0:	20005c00 	.word	0x20005c00

0800a6a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a6b4:	f001 fbce 	bl	800be54 <vPortEnterCritical>
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a6be:	b25b      	sxtb	r3, r3
 800a6c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6c4:	d103      	bne.n	800a6ce <vQueueWaitForMessageRestricted+0x2a>
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6d4:	b25b      	sxtb	r3, r3
 800a6d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6da:	d103      	bne.n	800a6e4 <vQueueWaitForMessageRestricted+0x40>
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6e4:	f001 fbe6 	bl	800beb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d106      	bne.n	800a6fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	3324      	adds	r3, #36	; 0x24
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	68b9      	ldr	r1, [r7, #8]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f000 fc61 	bl	800afc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a6fe:	6978      	ldr	r0, [r7, #20]
 800a700:	f7ff fefb 	bl	800a4fa <prvUnlockQueue>
	}
 800a704:	bf00      	nop
 800a706:	3718      	adds	r7, #24
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b08e      	sub	sp, #56	; 0x38
 800a710:	af04      	add	r7, sp, #16
 800a712:	60f8      	str	r0, [r7, #12]
 800a714:	60b9      	str	r1, [r7, #8]
 800a716:	607a      	str	r2, [r7, #4]
 800a718:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a71a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d10a      	bne.n	800a736 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	623b      	str	r3, [r7, #32]
}
 800a732:	bf00      	nop
 800a734:	e7fe      	b.n	800a734 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d10a      	bne.n	800a752 <xTaskCreateStatic+0x46>
	__asm volatile
 800a73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	61fb      	str	r3, [r7, #28]
}
 800a74e:	bf00      	nop
 800a750:	e7fe      	b.n	800a750 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a752:	23bc      	movs	r3, #188	; 0xbc
 800a754:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	2bbc      	cmp	r3, #188	; 0xbc
 800a75a:	d00a      	beq.n	800a772 <xTaskCreateStatic+0x66>
	__asm volatile
 800a75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a760:	f383 8811 	msr	BASEPRI, r3
 800a764:	f3bf 8f6f 	isb	sy
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	61bb      	str	r3, [r7, #24]
}
 800a76e:	bf00      	nop
 800a770:	e7fe      	b.n	800a770 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a772:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a776:	2b00      	cmp	r3, #0
 800a778:	d01e      	beq.n	800a7b8 <xTaskCreateStatic+0xac>
 800a77a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d01b      	beq.n	800a7b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a782:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a786:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a788:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a78c:	2202      	movs	r2, #2
 800a78e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a792:	2300      	movs	r3, #0
 800a794:	9303      	str	r3, [sp, #12]
 800a796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a798:	9302      	str	r3, [sp, #8]
 800a79a:	f107 0314 	add.w	r3, r7, #20
 800a79e:	9301      	str	r3, [sp, #4]
 800a7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	68b9      	ldr	r1, [r7, #8]
 800a7aa:	68f8      	ldr	r0, [r7, #12]
 800a7ac:	f000 f850 	bl	800a850 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7b2:	f000 f8f3 	bl	800a99c <prvAddNewTaskToReadyList>
 800a7b6:	e001      	b.n	800a7bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a7bc:	697b      	ldr	r3, [r7, #20]
	}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3728      	adds	r7, #40	; 0x28
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b08c      	sub	sp, #48	; 0x30
 800a7ca:	af04      	add	r7, sp, #16
 800a7cc:	60f8      	str	r0, [r7, #12]
 800a7ce:	60b9      	str	r1, [r7, #8]
 800a7d0:	603b      	str	r3, [r7, #0]
 800a7d2:	4613      	mov	r3, r2
 800a7d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a7d6:	88fb      	ldrh	r3, [r7, #6]
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f001 fc5c 	bl	800c098 <pvPortMalloc>
 800a7e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00e      	beq.n	800a806 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a7e8:	20bc      	movs	r0, #188	; 0xbc
 800a7ea:	f001 fc55 	bl	800c098 <pvPortMalloc>
 800a7ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d003      	beq.n	800a7fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	697a      	ldr	r2, [r7, #20]
 800a7fa:	631a      	str	r2, [r3, #48]	; 0x30
 800a7fc:	e005      	b.n	800a80a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a7fe:	6978      	ldr	r0, [r7, #20]
 800a800:	f001 fcee 	bl	800c1e0 <vPortFree>
 800a804:	e001      	b.n	800a80a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a806:	2300      	movs	r3, #0
 800a808:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d017      	beq.n	800a840 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a810:	69fb      	ldr	r3, [r7, #28]
 800a812:	2200      	movs	r2, #0
 800a814:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a818:	88fa      	ldrh	r2, [r7, #6]
 800a81a:	2300      	movs	r3, #0
 800a81c:	9303      	str	r3, [sp, #12]
 800a81e:	69fb      	ldr	r3, [r7, #28]
 800a820:	9302      	str	r3, [sp, #8]
 800a822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a824:	9301      	str	r3, [sp, #4]
 800a826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	68b9      	ldr	r1, [r7, #8]
 800a82e:	68f8      	ldr	r0, [r7, #12]
 800a830:	f000 f80e 	bl	800a850 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a834:	69f8      	ldr	r0, [r7, #28]
 800a836:	f000 f8b1 	bl	800a99c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a83a:	2301      	movs	r3, #1
 800a83c:	61bb      	str	r3, [r7, #24]
 800a83e:	e002      	b.n	800a846 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a840:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a844:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a846:	69bb      	ldr	r3, [r7, #24]
	}
 800a848:	4618      	mov	r0, r3
 800a84a:	3720      	adds	r7, #32
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b088      	sub	sp, #32
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a85e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a860:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	461a      	mov	r2, r3
 800a868:	21a5      	movs	r1, #165	; 0xa5
 800a86a:	f002 f83d 	bl	800c8e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a878:	3b01      	subs	r3, #1
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	4413      	add	r3, r2
 800a87e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	f023 0307 	bic.w	r3, r3, #7
 800a886:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	f003 0307 	and.w	r3, r3, #7
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00a      	beq.n	800a8a8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a896:	f383 8811 	msr	BASEPRI, r3
 800a89a:	f3bf 8f6f 	isb	sy
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	617b      	str	r3, [r7, #20]
}
 800a8a4:	bf00      	nop
 800a8a6:	e7fe      	b.n	800a8a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d01f      	beq.n	800a8ee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	61fb      	str	r3, [r7, #28]
 800a8b2:	e012      	b.n	800a8da <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8b4:	68ba      	ldr	r2, [r7, #8]
 800a8b6:	69fb      	ldr	r3, [r7, #28]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	7819      	ldrb	r1, [r3, #0]
 800a8bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8be:	69fb      	ldr	r3, [r7, #28]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	3334      	adds	r3, #52	; 0x34
 800a8c4:	460a      	mov	r2, r1
 800a8c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	4413      	add	r3, r2
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d006      	beq.n	800a8e2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	61fb      	str	r3, [r7, #28]
 800a8da:	69fb      	ldr	r3, [r7, #28]
 800a8dc:	2b0f      	cmp	r3, #15
 800a8de:	d9e9      	bls.n	800a8b4 <prvInitialiseNewTask+0x64>
 800a8e0:	e000      	b.n	800a8e4 <prvInitialiseNewTask+0x94>
			{
				break;
 800a8e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a8ec:	e003      	b.n	800a8f6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a8f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f8:	2b37      	cmp	r3, #55	; 0x37
 800a8fa:	d901      	bls.n	800a900 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a8fc:	2337      	movs	r3, #55	; 0x37
 800a8fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a904:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a90a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90e:	2200      	movs	r2, #0
 800a910:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a914:	3304      	adds	r3, #4
 800a916:	4618      	mov	r0, r3
 800a918:	f7ff f806 	bl	8009928 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a91c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91e:	3318      	adds	r3, #24
 800a920:	4618      	mov	r0, r3
 800a922:	f7ff f801 	bl	8009928 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a92a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a93a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93e:	2200      	movs	r2, #0
 800a940:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a946:	2200      	movs	r2, #0
 800a948:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94e:	3354      	adds	r3, #84	; 0x54
 800a950:	2260      	movs	r2, #96	; 0x60
 800a952:	2100      	movs	r1, #0
 800a954:	4618      	mov	r0, r3
 800a956:	f001 ffc7 	bl	800c8e8 <memset>
 800a95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a95c:	4a0c      	ldr	r2, [pc, #48]	; (800a990 <prvInitialiseNewTask+0x140>)
 800a95e:	659a      	str	r2, [r3, #88]	; 0x58
 800a960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a962:	4a0c      	ldr	r2, [pc, #48]	; (800a994 <prvInitialiseNewTask+0x144>)
 800a964:	65da      	str	r2, [r3, #92]	; 0x5c
 800a966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a968:	4a0b      	ldr	r2, [pc, #44]	; (800a998 <prvInitialiseNewTask+0x148>)
 800a96a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a96c:	683a      	ldr	r2, [r7, #0]
 800a96e:	68f9      	ldr	r1, [r7, #12]
 800a970:	69b8      	ldr	r0, [r7, #24]
 800a972:	f001 f941 	bl	800bbf8 <pxPortInitialiseStack>
 800a976:	4602      	mov	r2, r0
 800a978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a97a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d002      	beq.n	800a988 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a984:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a986:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a988:	bf00      	nop
 800a98a:	3720      	adds	r7, #32
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}
 800a990:	0801174c 	.word	0x0801174c
 800a994:	0801176c 	.word	0x0801176c
 800a998:	0801172c 	.word	0x0801172c

0800a99c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b082      	sub	sp, #8
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a9a4:	f001 fa56 	bl	800be54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a9a8:	4b2d      	ldr	r3, [pc, #180]	; (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	4a2c      	ldr	r2, [pc, #176]	; (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a9b2:	4b2c      	ldr	r3, [pc, #176]	; (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d109      	bne.n	800a9ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a9ba:	4a2a      	ldr	r2, [pc, #168]	; (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9c0:	4b27      	ldr	r3, [pc, #156]	; (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d110      	bne.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9c8:	f000 fc26 	bl	800b218 <prvInitialiseTaskLists>
 800a9cc:	e00d      	b.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9ce:	4b26      	ldr	r3, [pc, #152]	; (800aa68 <prvAddNewTaskToReadyList+0xcc>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d109      	bne.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a9d6:	4b23      	ldr	r3, [pc, #140]	; (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d802      	bhi.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a9e4:	4a1f      	ldr	r2, [pc, #124]	; (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a9ea:	4b20      	ldr	r3, [pc, #128]	; (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	4a1e      	ldr	r2, [pc, #120]	; (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a9f4:	4b1d      	ldr	r3, [pc, #116]	; (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa00:	4b1b      	ldr	r3, [pc, #108]	; (800aa70 <prvAddNewTaskToReadyList+0xd4>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d903      	bls.n	800aa10 <prvAddNewTaskToReadyList+0x74>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa0c:	4a18      	ldr	r2, [pc, #96]	; (800aa70 <prvAddNewTaskToReadyList+0xd4>)
 800aa0e:	6013      	str	r3, [r2, #0]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa14:	4613      	mov	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	4a15      	ldr	r2, [pc, #84]	; (800aa74 <prvAddNewTaskToReadyList+0xd8>)
 800aa1e:	441a      	add	r2, r3
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	3304      	adds	r3, #4
 800aa24:	4619      	mov	r1, r3
 800aa26:	4610      	mov	r0, r2
 800aa28:	f7fe ff8b 	bl	8009942 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa2c:	f001 fa42 	bl	800beb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa30:	4b0d      	ldr	r3, [pc, #52]	; (800aa68 <prvAddNewTaskToReadyList+0xcc>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00e      	beq.n	800aa56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa38:	4b0a      	ldr	r3, [pc, #40]	; (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d207      	bcs.n	800aa56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa46:	4b0c      	ldr	r3, [pc, #48]	; (800aa78 <prvAddNewTaskToReadyList+0xdc>)
 800aa48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa4c:	601a      	str	r2, [r3, #0]
 800aa4e:	f3bf 8f4f 	dsb	sy
 800aa52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa56:	bf00      	nop
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	20006114 	.word	0x20006114
 800aa64:	20005c40 	.word	0x20005c40
 800aa68:	20006120 	.word	0x20006120
 800aa6c:	20006130 	.word	0x20006130
 800aa70:	2000611c 	.word	0x2000611c
 800aa74:	20005c44 	.word	0x20005c44
 800aa78:	e000ed04 	.word	0xe000ed04

0800aa7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aa84:	2300      	movs	r3, #0
 800aa86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d017      	beq.n	800aabe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aa8e:	4b13      	ldr	r3, [pc, #76]	; (800aadc <vTaskDelay+0x60>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d00a      	beq.n	800aaac <vTaskDelay+0x30>
	__asm volatile
 800aa96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9a:	f383 8811 	msr	BASEPRI, r3
 800aa9e:	f3bf 8f6f 	isb	sy
 800aaa2:	f3bf 8f4f 	dsb	sy
 800aaa6:	60bb      	str	r3, [r7, #8]
}
 800aaa8:	bf00      	nop
 800aaaa:	e7fe      	b.n	800aaaa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aaac:	f000 f88a 	bl	800abc4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aab0:	2100      	movs	r1, #0
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 fcfe 	bl	800b4b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aab8:	f000 f892 	bl	800abe0 <xTaskResumeAll>
 800aabc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d107      	bne.n	800aad4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aac4:	4b06      	ldr	r3, [pc, #24]	; (800aae0 <vTaskDelay+0x64>)
 800aac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaca:	601a      	str	r2, [r3, #0]
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aad4:	bf00      	nop
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	2000613c 	.word	0x2000613c
 800aae0:	e000ed04 	.word	0xe000ed04

0800aae4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b08a      	sub	sp, #40	; 0x28
 800aae8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aaea:	2300      	movs	r3, #0
 800aaec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aaf2:	463a      	mov	r2, r7
 800aaf4:	1d39      	adds	r1, r7, #4
 800aaf6:	f107 0308 	add.w	r3, r7, #8
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7fe fec0 	bl	8009880 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ab00:	6839      	ldr	r1, [r7, #0]
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	68ba      	ldr	r2, [r7, #8]
 800ab06:	9202      	str	r2, [sp, #8]
 800ab08:	9301      	str	r3, [sp, #4]
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	2300      	movs	r3, #0
 800ab10:	460a      	mov	r2, r1
 800ab12:	4924      	ldr	r1, [pc, #144]	; (800aba4 <vTaskStartScheduler+0xc0>)
 800ab14:	4824      	ldr	r0, [pc, #144]	; (800aba8 <vTaskStartScheduler+0xc4>)
 800ab16:	f7ff fdf9 	bl	800a70c <xTaskCreateStatic>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	4a23      	ldr	r2, [pc, #140]	; (800abac <vTaskStartScheduler+0xc8>)
 800ab1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ab20:	4b22      	ldr	r3, [pc, #136]	; (800abac <vTaskStartScheduler+0xc8>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d002      	beq.n	800ab2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	617b      	str	r3, [r7, #20]
 800ab2c:	e001      	b.n	800ab32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ab2e:	2300      	movs	r3, #0
 800ab30:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	2b01      	cmp	r3, #1
 800ab36:	d102      	bne.n	800ab3e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ab38:	f000 fd10 	bl	800b55c <xTimerCreateTimerTask>
 800ab3c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d11b      	bne.n	800ab7c <vTaskStartScheduler+0x98>
	__asm volatile
 800ab44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab48:	f383 8811 	msr	BASEPRI, r3
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	f3bf 8f4f 	dsb	sy
 800ab54:	613b      	str	r3, [r7, #16]
}
 800ab56:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ab58:	4b15      	ldr	r3, [pc, #84]	; (800abb0 <vTaskStartScheduler+0xcc>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	3354      	adds	r3, #84	; 0x54
 800ab5e:	4a15      	ldr	r2, [pc, #84]	; (800abb4 <vTaskStartScheduler+0xd0>)
 800ab60:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab62:	4b15      	ldr	r3, [pc, #84]	; (800abb8 <vTaskStartScheduler+0xd4>)
 800ab64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab68:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab6a:	4b14      	ldr	r3, [pc, #80]	; (800abbc <vTaskStartScheduler+0xd8>)
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab70:	4b13      	ldr	r3, [pc, #76]	; (800abc0 <vTaskStartScheduler+0xdc>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab76:	f001 f8cb 	bl	800bd10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab7a:	e00e      	b.n	800ab9a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab82:	d10a      	bne.n	800ab9a <vTaskStartScheduler+0xb6>
	__asm volatile
 800ab84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab88:	f383 8811 	msr	BASEPRI, r3
 800ab8c:	f3bf 8f6f 	isb	sy
 800ab90:	f3bf 8f4f 	dsb	sy
 800ab94:	60fb      	str	r3, [r7, #12]
}
 800ab96:	bf00      	nop
 800ab98:	e7fe      	b.n	800ab98 <vTaskStartScheduler+0xb4>
}
 800ab9a:	bf00      	nop
 800ab9c:	3718      	adds	r7, #24
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	0800f5ac 	.word	0x0800f5ac
 800aba8:	0800b1e9 	.word	0x0800b1e9
 800abac:	20006138 	.word	0x20006138
 800abb0:	20005c40 	.word	0x20005c40
 800abb4:	200000b8 	.word	0x200000b8
 800abb8:	20006134 	.word	0x20006134
 800abbc:	20006120 	.word	0x20006120
 800abc0:	20006118 	.word	0x20006118

0800abc4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800abc4:	b480      	push	{r7}
 800abc6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800abc8:	4b04      	ldr	r3, [pc, #16]	; (800abdc <vTaskSuspendAll+0x18>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	3301      	adds	r3, #1
 800abce:	4a03      	ldr	r2, [pc, #12]	; (800abdc <vTaskSuspendAll+0x18>)
 800abd0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800abd2:	bf00      	nop
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	2000613c 	.word	0x2000613c

0800abe0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800abe6:	2300      	movs	r3, #0
 800abe8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800abea:	2300      	movs	r3, #0
 800abec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800abee:	4b42      	ldr	r3, [pc, #264]	; (800acf8 <xTaskResumeAll+0x118>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10a      	bne.n	800ac0c <xTaskResumeAll+0x2c>
	__asm volatile
 800abf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfa:	f383 8811 	msr	BASEPRI, r3
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	603b      	str	r3, [r7, #0]
}
 800ac08:	bf00      	nop
 800ac0a:	e7fe      	b.n	800ac0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ac0c:	f001 f922 	bl	800be54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ac10:	4b39      	ldr	r3, [pc, #228]	; (800acf8 <xTaskResumeAll+0x118>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	3b01      	subs	r3, #1
 800ac16:	4a38      	ldr	r2, [pc, #224]	; (800acf8 <xTaskResumeAll+0x118>)
 800ac18:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac1a:	4b37      	ldr	r3, [pc, #220]	; (800acf8 <xTaskResumeAll+0x118>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d162      	bne.n	800ace8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ac22:	4b36      	ldr	r3, [pc, #216]	; (800acfc <xTaskResumeAll+0x11c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d05e      	beq.n	800ace8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac2a:	e02f      	b.n	800ac8c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac2c:	4b34      	ldr	r3, [pc, #208]	; (800ad00 <xTaskResumeAll+0x120>)
 800ac2e:	68db      	ldr	r3, [r3, #12]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	3318      	adds	r3, #24
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7fe fedf 	bl	80099fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	3304      	adds	r3, #4
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7fe feda 	bl	80099fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac4c:	4b2d      	ldr	r3, [pc, #180]	; (800ad04 <xTaskResumeAll+0x124>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d903      	bls.n	800ac5c <xTaskResumeAll+0x7c>
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac58:	4a2a      	ldr	r2, [pc, #168]	; (800ad04 <xTaskResumeAll+0x124>)
 800ac5a:	6013      	str	r3, [r2, #0]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac60:	4613      	mov	r3, r2
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	4413      	add	r3, r2
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	4a27      	ldr	r2, [pc, #156]	; (800ad08 <xTaskResumeAll+0x128>)
 800ac6a:	441a      	add	r2, r3
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	3304      	adds	r3, #4
 800ac70:	4619      	mov	r1, r3
 800ac72:	4610      	mov	r0, r2
 800ac74:	f7fe fe65 	bl	8009942 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac7c:	4b23      	ldr	r3, [pc, #140]	; (800ad0c <xTaskResumeAll+0x12c>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d302      	bcc.n	800ac8c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ac86:	4b22      	ldr	r3, [pc, #136]	; (800ad10 <xTaskResumeAll+0x130>)
 800ac88:	2201      	movs	r2, #1
 800ac8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac8c:	4b1c      	ldr	r3, [pc, #112]	; (800ad00 <xTaskResumeAll+0x120>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d1cb      	bne.n	800ac2c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac9a:	f000 fb5f 	bl	800b35c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ac9e:	4b1d      	ldr	r3, [pc, #116]	; (800ad14 <xTaskResumeAll+0x134>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d010      	beq.n	800accc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800acaa:	f000 f847 	bl	800ad3c <xTaskIncrementTick>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d002      	beq.n	800acba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800acb4:	4b16      	ldr	r3, [pc, #88]	; (800ad10 <xTaskResumeAll+0x130>)
 800acb6:	2201      	movs	r2, #1
 800acb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	3b01      	subs	r3, #1
 800acbe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d1f1      	bne.n	800acaa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800acc6:	4b13      	ldr	r3, [pc, #76]	; (800ad14 <xTaskResumeAll+0x134>)
 800acc8:	2200      	movs	r2, #0
 800acca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800accc:	4b10      	ldr	r3, [pc, #64]	; (800ad10 <xTaskResumeAll+0x130>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d009      	beq.n	800ace8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800acd4:	2301      	movs	r3, #1
 800acd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800acd8:	4b0f      	ldr	r3, [pc, #60]	; (800ad18 <xTaskResumeAll+0x138>)
 800acda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acde:	601a      	str	r2, [r3, #0]
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ace8:	f001 f8e4 	bl	800beb4 <vPortExitCritical>

	return xAlreadyYielded;
 800acec:	68bb      	ldr	r3, [r7, #8]
}
 800acee:	4618      	mov	r0, r3
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
 800acf6:	bf00      	nop
 800acf8:	2000613c 	.word	0x2000613c
 800acfc:	20006114 	.word	0x20006114
 800ad00:	200060d4 	.word	0x200060d4
 800ad04:	2000611c 	.word	0x2000611c
 800ad08:	20005c44 	.word	0x20005c44
 800ad0c:	20005c40 	.word	0x20005c40
 800ad10:	20006128 	.word	0x20006128
 800ad14:	20006124 	.word	0x20006124
 800ad18:	e000ed04 	.word	0xe000ed04

0800ad1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ad22:	4b05      	ldr	r3, [pc, #20]	; (800ad38 <xTaskGetTickCount+0x1c>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ad28:	687b      	ldr	r3, [r7, #4]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	370c      	adds	r7, #12
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	20006118 	.word	0x20006118

0800ad3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b086      	sub	sp, #24
 800ad40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ad42:	2300      	movs	r3, #0
 800ad44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad46:	4b4f      	ldr	r3, [pc, #316]	; (800ae84 <xTaskIncrementTick+0x148>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	f040 808f 	bne.w	800ae6e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ad50:	4b4d      	ldr	r3, [pc, #308]	; (800ae88 <xTaskIncrementTick+0x14c>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	3301      	adds	r3, #1
 800ad56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ad58:	4a4b      	ldr	r2, [pc, #300]	; (800ae88 <xTaskIncrementTick+0x14c>)
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d120      	bne.n	800ada6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ad64:	4b49      	ldr	r3, [pc, #292]	; (800ae8c <xTaskIncrementTick+0x150>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00a      	beq.n	800ad84 <xTaskIncrementTick+0x48>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	603b      	str	r3, [r7, #0]
}
 800ad80:	bf00      	nop
 800ad82:	e7fe      	b.n	800ad82 <xTaskIncrementTick+0x46>
 800ad84:	4b41      	ldr	r3, [pc, #260]	; (800ae8c <xTaskIncrementTick+0x150>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	60fb      	str	r3, [r7, #12]
 800ad8a:	4b41      	ldr	r3, [pc, #260]	; (800ae90 <xTaskIncrementTick+0x154>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a3f      	ldr	r2, [pc, #252]	; (800ae8c <xTaskIncrementTick+0x150>)
 800ad90:	6013      	str	r3, [r2, #0]
 800ad92:	4a3f      	ldr	r2, [pc, #252]	; (800ae90 <xTaskIncrementTick+0x154>)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6013      	str	r3, [r2, #0]
 800ad98:	4b3e      	ldr	r3, [pc, #248]	; (800ae94 <xTaskIncrementTick+0x158>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	3301      	adds	r3, #1
 800ad9e:	4a3d      	ldr	r2, [pc, #244]	; (800ae94 <xTaskIncrementTick+0x158>)
 800ada0:	6013      	str	r3, [r2, #0]
 800ada2:	f000 fadb 	bl	800b35c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ada6:	4b3c      	ldr	r3, [pc, #240]	; (800ae98 <xTaskIncrementTick+0x15c>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	693a      	ldr	r2, [r7, #16]
 800adac:	429a      	cmp	r2, r3
 800adae:	d349      	bcc.n	800ae44 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800adb0:	4b36      	ldr	r3, [pc, #216]	; (800ae8c <xTaskIncrementTick+0x150>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d104      	bne.n	800adc4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800adba:	4b37      	ldr	r3, [pc, #220]	; (800ae98 <xTaskIncrementTick+0x15c>)
 800adbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800adc0:	601a      	str	r2, [r3, #0]
					break;
 800adc2:	e03f      	b.n	800ae44 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adc4:	4b31      	ldr	r3, [pc, #196]	; (800ae8c <xTaskIncrementTick+0x150>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68db      	ldr	r3, [r3, #12]
 800adca:	68db      	ldr	r3, [r3, #12]
 800adcc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800add4:	693a      	ldr	r2, [r7, #16]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	429a      	cmp	r2, r3
 800adda:	d203      	bcs.n	800ade4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800addc:	4a2e      	ldr	r2, [pc, #184]	; (800ae98 <xTaskIncrementTick+0x15c>)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ade2:	e02f      	b.n	800ae44 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	3304      	adds	r3, #4
 800ade8:	4618      	mov	r0, r3
 800adea:	f7fe fe07 	bl	80099fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d004      	beq.n	800ae00 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	3318      	adds	r3, #24
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7fe fdfe 	bl	80099fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae04:	4b25      	ldr	r3, [pc, #148]	; (800ae9c <xTaskIncrementTick+0x160>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d903      	bls.n	800ae14 <xTaskIncrementTick+0xd8>
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae10:	4a22      	ldr	r2, [pc, #136]	; (800ae9c <xTaskIncrementTick+0x160>)
 800ae12:	6013      	str	r3, [r2, #0]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae18:	4613      	mov	r3, r2
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	4413      	add	r3, r2
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	4a1f      	ldr	r2, [pc, #124]	; (800aea0 <xTaskIncrementTick+0x164>)
 800ae22:	441a      	add	r2, r3
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	3304      	adds	r3, #4
 800ae28:	4619      	mov	r1, r3
 800ae2a:	4610      	mov	r0, r2
 800ae2c:	f7fe fd89 	bl	8009942 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae34:	4b1b      	ldr	r3, [pc, #108]	; (800aea4 <xTaskIncrementTick+0x168>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d3b8      	bcc.n	800adb0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae42:	e7b5      	b.n	800adb0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ae44:	4b17      	ldr	r3, [pc, #92]	; (800aea4 <xTaskIncrementTick+0x168>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae4a:	4915      	ldr	r1, [pc, #84]	; (800aea0 <xTaskIncrementTick+0x164>)
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	440b      	add	r3, r1
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d901      	bls.n	800ae60 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ae60:	4b11      	ldr	r3, [pc, #68]	; (800aea8 <xTaskIncrementTick+0x16c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d007      	beq.n	800ae78 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	617b      	str	r3, [r7, #20]
 800ae6c:	e004      	b.n	800ae78 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ae6e:	4b0f      	ldr	r3, [pc, #60]	; (800aeac <xTaskIncrementTick+0x170>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	3301      	adds	r3, #1
 800ae74:	4a0d      	ldr	r2, [pc, #52]	; (800aeac <xTaskIncrementTick+0x170>)
 800ae76:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ae78:	697b      	ldr	r3, [r7, #20]
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3718      	adds	r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	2000613c 	.word	0x2000613c
 800ae88:	20006118 	.word	0x20006118
 800ae8c:	200060cc 	.word	0x200060cc
 800ae90:	200060d0 	.word	0x200060d0
 800ae94:	2000612c 	.word	0x2000612c
 800ae98:	20006134 	.word	0x20006134
 800ae9c:	2000611c 	.word	0x2000611c
 800aea0:	20005c44 	.word	0x20005c44
 800aea4:	20005c40 	.word	0x20005c40
 800aea8:	20006128 	.word	0x20006128
 800aeac:	20006124 	.word	0x20006124

0800aeb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b085      	sub	sp, #20
 800aeb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aeb6:	4b2a      	ldr	r3, [pc, #168]	; (800af60 <vTaskSwitchContext+0xb0>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d003      	beq.n	800aec6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aebe:	4b29      	ldr	r3, [pc, #164]	; (800af64 <vTaskSwitchContext+0xb4>)
 800aec0:	2201      	movs	r2, #1
 800aec2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aec4:	e046      	b.n	800af54 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800aec6:	4b27      	ldr	r3, [pc, #156]	; (800af64 <vTaskSwitchContext+0xb4>)
 800aec8:	2200      	movs	r2, #0
 800aeca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aecc:	4b26      	ldr	r3, [pc, #152]	; (800af68 <vTaskSwitchContext+0xb8>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	60fb      	str	r3, [r7, #12]
 800aed2:	e010      	b.n	800aef6 <vTaskSwitchContext+0x46>
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d10a      	bne.n	800aef0 <vTaskSwitchContext+0x40>
	__asm volatile
 800aeda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aede:	f383 8811 	msr	BASEPRI, r3
 800aee2:	f3bf 8f6f 	isb	sy
 800aee6:	f3bf 8f4f 	dsb	sy
 800aeea:	607b      	str	r3, [r7, #4]
}
 800aeec:	bf00      	nop
 800aeee:	e7fe      	b.n	800aeee <vTaskSwitchContext+0x3e>
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	3b01      	subs	r3, #1
 800aef4:	60fb      	str	r3, [r7, #12]
 800aef6:	491d      	ldr	r1, [pc, #116]	; (800af6c <vTaskSwitchContext+0xbc>)
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	4613      	mov	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	4413      	add	r3, r2
 800af00:	009b      	lsls	r3, r3, #2
 800af02:	440b      	add	r3, r1
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d0e4      	beq.n	800aed4 <vTaskSwitchContext+0x24>
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4613      	mov	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	4a15      	ldr	r2, [pc, #84]	; (800af6c <vTaskSwitchContext+0xbc>)
 800af16:	4413      	add	r3, r2
 800af18:	60bb      	str	r3, [r7, #8]
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	685a      	ldr	r2, [r3, #4]
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	605a      	str	r2, [r3, #4]
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	685a      	ldr	r2, [r3, #4]
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	3308      	adds	r3, #8
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d104      	bne.n	800af3a <vTaskSwitchContext+0x8a>
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	685a      	ldr	r2, [r3, #4]
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	605a      	str	r2, [r3, #4]
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	4a0b      	ldr	r2, [pc, #44]	; (800af70 <vTaskSwitchContext+0xc0>)
 800af42:	6013      	str	r3, [r2, #0]
 800af44:	4a08      	ldr	r2, [pc, #32]	; (800af68 <vTaskSwitchContext+0xb8>)
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800af4a:	4b09      	ldr	r3, [pc, #36]	; (800af70 <vTaskSwitchContext+0xc0>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	3354      	adds	r3, #84	; 0x54
 800af50:	4a08      	ldr	r2, [pc, #32]	; (800af74 <vTaskSwitchContext+0xc4>)
 800af52:	6013      	str	r3, [r2, #0]
}
 800af54:	bf00      	nop
 800af56:	3714      	adds	r7, #20
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr
 800af60:	2000613c 	.word	0x2000613c
 800af64:	20006128 	.word	0x20006128
 800af68:	2000611c 	.word	0x2000611c
 800af6c:	20005c44 	.word	0x20005c44
 800af70:	20005c40 	.word	0x20005c40
 800af74:	200000b8 	.word	0x200000b8

0800af78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
 800af80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d10a      	bne.n	800af9e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800af88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8c:	f383 8811 	msr	BASEPRI, r3
 800af90:	f3bf 8f6f 	isb	sy
 800af94:	f3bf 8f4f 	dsb	sy
 800af98:	60fb      	str	r3, [r7, #12]
}
 800af9a:	bf00      	nop
 800af9c:	e7fe      	b.n	800af9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af9e:	4b07      	ldr	r3, [pc, #28]	; (800afbc <vTaskPlaceOnEventList+0x44>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	3318      	adds	r3, #24
 800afa4:	4619      	mov	r1, r3
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f7fe fcef 	bl	800998a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800afac:	2101      	movs	r1, #1
 800afae:	6838      	ldr	r0, [r7, #0]
 800afb0:	f000 fa80 	bl	800b4b4 <prvAddCurrentTaskToDelayedList>
}
 800afb4:	bf00      	nop
 800afb6:	3710      	adds	r7, #16
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	20005c40 	.word	0x20005c40

0800afc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b086      	sub	sp, #24
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	60b9      	str	r1, [r7, #8]
 800afca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d10a      	bne.n	800afe8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800afd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd6:	f383 8811 	msr	BASEPRI, r3
 800afda:	f3bf 8f6f 	isb	sy
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	617b      	str	r3, [r7, #20]
}
 800afe4:	bf00      	nop
 800afe6:	e7fe      	b.n	800afe6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800afe8:	4b0a      	ldr	r3, [pc, #40]	; (800b014 <vTaskPlaceOnEventListRestricted+0x54>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	3318      	adds	r3, #24
 800afee:	4619      	mov	r1, r3
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f7fe fca6 	bl	8009942 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800affc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b000:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b002:	6879      	ldr	r1, [r7, #4]
 800b004:	68b8      	ldr	r0, [r7, #8]
 800b006:	f000 fa55 	bl	800b4b4 <prvAddCurrentTaskToDelayedList>
	}
 800b00a:	bf00      	nop
 800b00c:	3718      	adds	r7, #24
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	20005c40 	.word	0x20005c40

0800b018 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	68db      	ldr	r3, [r3, #12]
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d10a      	bne.n	800b044 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	60fb      	str	r3, [r7, #12]
}
 800b040:	bf00      	nop
 800b042:	e7fe      	b.n	800b042 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	3318      	adds	r3, #24
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fe fcd7 	bl	80099fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b04e:	4b1e      	ldr	r3, [pc, #120]	; (800b0c8 <xTaskRemoveFromEventList+0xb0>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d11d      	bne.n	800b092 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	3304      	adds	r3, #4
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fcce 	bl	80099fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b064:	4b19      	ldr	r3, [pc, #100]	; (800b0cc <xTaskRemoveFromEventList+0xb4>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d903      	bls.n	800b074 <xTaskRemoveFromEventList+0x5c>
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b070:	4a16      	ldr	r2, [pc, #88]	; (800b0cc <xTaskRemoveFromEventList+0xb4>)
 800b072:	6013      	str	r3, [r2, #0]
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b078:	4613      	mov	r3, r2
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	4413      	add	r3, r2
 800b07e:	009b      	lsls	r3, r3, #2
 800b080:	4a13      	ldr	r2, [pc, #76]	; (800b0d0 <xTaskRemoveFromEventList+0xb8>)
 800b082:	441a      	add	r2, r3
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	3304      	adds	r3, #4
 800b088:	4619      	mov	r1, r3
 800b08a:	4610      	mov	r0, r2
 800b08c:	f7fe fc59 	bl	8009942 <vListInsertEnd>
 800b090:	e005      	b.n	800b09e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	3318      	adds	r3, #24
 800b096:	4619      	mov	r1, r3
 800b098:	480e      	ldr	r0, [pc, #56]	; (800b0d4 <xTaskRemoveFromEventList+0xbc>)
 800b09a:	f7fe fc52 	bl	8009942 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0a2:	4b0d      	ldr	r3, [pc, #52]	; (800b0d8 <xTaskRemoveFromEventList+0xc0>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d905      	bls.n	800b0b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b0b0:	4b0a      	ldr	r3, [pc, #40]	; (800b0dc <xTaskRemoveFromEventList+0xc4>)
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	601a      	str	r2, [r3, #0]
 800b0b6:	e001      	b.n	800b0bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b0bc:	697b      	ldr	r3, [r7, #20]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3718      	adds	r7, #24
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	2000613c 	.word	0x2000613c
 800b0cc:	2000611c 	.word	0x2000611c
 800b0d0:	20005c44 	.word	0x20005c44
 800b0d4:	200060d4 	.word	0x200060d4
 800b0d8:	20005c40 	.word	0x20005c40
 800b0dc:	20006128 	.word	0x20006128

0800b0e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b083      	sub	sp, #12
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b0e8:	4b06      	ldr	r3, [pc, #24]	; (800b104 <vTaskInternalSetTimeOutState+0x24>)
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b0f0:	4b05      	ldr	r3, [pc, #20]	; (800b108 <vTaskInternalSetTimeOutState+0x28>)
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	605a      	str	r2, [r3, #4]
}
 800b0f8:	bf00      	nop
 800b0fa:	370c      	adds	r7, #12
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr
 800b104:	2000612c 	.word	0x2000612c
 800b108:	20006118 	.word	0x20006118

0800b10c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b088      	sub	sp, #32
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d10a      	bne.n	800b132 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b120:	f383 8811 	msr	BASEPRI, r3
 800b124:	f3bf 8f6f 	isb	sy
 800b128:	f3bf 8f4f 	dsb	sy
 800b12c:	613b      	str	r3, [r7, #16]
}
 800b12e:	bf00      	nop
 800b130:	e7fe      	b.n	800b130 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d10a      	bne.n	800b14e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b13c:	f383 8811 	msr	BASEPRI, r3
 800b140:	f3bf 8f6f 	isb	sy
 800b144:	f3bf 8f4f 	dsb	sy
 800b148:	60fb      	str	r3, [r7, #12]
}
 800b14a:	bf00      	nop
 800b14c:	e7fe      	b.n	800b14c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b14e:	f000 fe81 	bl	800be54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b152:	4b1d      	ldr	r3, [pc, #116]	; (800b1c8 <xTaskCheckForTimeOut+0xbc>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	69ba      	ldr	r2, [r7, #24]
 800b15e:	1ad3      	subs	r3, r2, r3
 800b160:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b16a:	d102      	bne.n	800b172 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b16c:	2300      	movs	r3, #0
 800b16e:	61fb      	str	r3, [r7, #28]
 800b170:	e023      	b.n	800b1ba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681a      	ldr	r2, [r3, #0]
 800b176:	4b15      	ldr	r3, [pc, #84]	; (800b1cc <xTaskCheckForTimeOut+0xc0>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d007      	beq.n	800b18e <xTaskCheckForTimeOut+0x82>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	69ba      	ldr	r2, [r7, #24]
 800b184:	429a      	cmp	r2, r3
 800b186:	d302      	bcc.n	800b18e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b188:	2301      	movs	r3, #1
 800b18a:	61fb      	str	r3, [r7, #28]
 800b18c:	e015      	b.n	800b1ba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	697a      	ldr	r2, [r7, #20]
 800b194:	429a      	cmp	r2, r3
 800b196:	d20b      	bcs.n	800b1b0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	1ad2      	subs	r2, r2, r3
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f7ff ff9b 	bl	800b0e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	61fb      	str	r3, [r7, #28]
 800b1ae:	e004      	b.n	800b1ba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b1ba:	f000 fe7b 	bl	800beb4 <vPortExitCritical>

	return xReturn;
 800b1be:	69fb      	ldr	r3, [r7, #28]
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3720      	adds	r7, #32
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}
 800b1c8:	20006118 	.word	0x20006118
 800b1cc:	2000612c 	.word	0x2000612c

0800b1d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b1d4:	4b03      	ldr	r3, [pc, #12]	; (800b1e4 <vTaskMissedYield+0x14>)
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	601a      	str	r2, [r3, #0]
}
 800b1da:	bf00      	nop
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr
 800b1e4:	20006128 	.word	0x20006128

0800b1e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b082      	sub	sp, #8
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b1f0:	f000 f852 	bl	800b298 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b1f4:	4b06      	ldr	r3, [pc, #24]	; (800b210 <prvIdleTask+0x28>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d9f9      	bls.n	800b1f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b1fc:	4b05      	ldr	r3, [pc, #20]	; (800b214 <prvIdleTask+0x2c>)
 800b1fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b202:	601a      	str	r2, [r3, #0]
 800b204:	f3bf 8f4f 	dsb	sy
 800b208:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b20c:	e7f0      	b.n	800b1f0 <prvIdleTask+0x8>
 800b20e:	bf00      	nop
 800b210:	20005c44 	.word	0x20005c44
 800b214:	e000ed04 	.word	0xe000ed04

0800b218 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b082      	sub	sp, #8
 800b21c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b21e:	2300      	movs	r3, #0
 800b220:	607b      	str	r3, [r7, #4]
 800b222:	e00c      	b.n	800b23e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	4613      	mov	r3, r2
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4413      	add	r3, r2
 800b22c:	009b      	lsls	r3, r3, #2
 800b22e:	4a12      	ldr	r2, [pc, #72]	; (800b278 <prvInitialiseTaskLists+0x60>)
 800b230:	4413      	add	r3, r2
 800b232:	4618      	mov	r0, r3
 800b234:	f7fe fb58 	bl	80098e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	3301      	adds	r3, #1
 800b23c:	607b      	str	r3, [r7, #4]
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2b37      	cmp	r3, #55	; 0x37
 800b242:	d9ef      	bls.n	800b224 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b244:	480d      	ldr	r0, [pc, #52]	; (800b27c <prvInitialiseTaskLists+0x64>)
 800b246:	f7fe fb4f 	bl	80098e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b24a:	480d      	ldr	r0, [pc, #52]	; (800b280 <prvInitialiseTaskLists+0x68>)
 800b24c:	f7fe fb4c 	bl	80098e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b250:	480c      	ldr	r0, [pc, #48]	; (800b284 <prvInitialiseTaskLists+0x6c>)
 800b252:	f7fe fb49 	bl	80098e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b256:	480c      	ldr	r0, [pc, #48]	; (800b288 <prvInitialiseTaskLists+0x70>)
 800b258:	f7fe fb46 	bl	80098e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b25c:	480b      	ldr	r0, [pc, #44]	; (800b28c <prvInitialiseTaskLists+0x74>)
 800b25e:	f7fe fb43 	bl	80098e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b262:	4b0b      	ldr	r3, [pc, #44]	; (800b290 <prvInitialiseTaskLists+0x78>)
 800b264:	4a05      	ldr	r2, [pc, #20]	; (800b27c <prvInitialiseTaskLists+0x64>)
 800b266:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b268:	4b0a      	ldr	r3, [pc, #40]	; (800b294 <prvInitialiseTaskLists+0x7c>)
 800b26a:	4a05      	ldr	r2, [pc, #20]	; (800b280 <prvInitialiseTaskLists+0x68>)
 800b26c:	601a      	str	r2, [r3, #0]
}
 800b26e:	bf00      	nop
 800b270:	3708      	adds	r7, #8
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	20005c44 	.word	0x20005c44
 800b27c:	200060a4 	.word	0x200060a4
 800b280:	200060b8 	.word	0x200060b8
 800b284:	200060d4 	.word	0x200060d4
 800b288:	200060e8 	.word	0x200060e8
 800b28c:	20006100 	.word	0x20006100
 800b290:	200060cc 	.word	0x200060cc
 800b294:	200060d0 	.word	0x200060d0

0800b298 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b29e:	e019      	b.n	800b2d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b2a0:	f000 fdd8 	bl	800be54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2a4:	4b10      	ldr	r3, [pc, #64]	; (800b2e8 <prvCheckTasksWaitingTermination+0x50>)
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	68db      	ldr	r3, [r3, #12]
 800b2aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	3304      	adds	r3, #4
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f7fe fba3 	bl	80099fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b2b6:	4b0d      	ldr	r3, [pc, #52]	; (800b2ec <prvCheckTasksWaitingTermination+0x54>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	4a0b      	ldr	r2, [pc, #44]	; (800b2ec <prvCheckTasksWaitingTermination+0x54>)
 800b2be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b2c0:	4b0b      	ldr	r3, [pc, #44]	; (800b2f0 <prvCheckTasksWaitingTermination+0x58>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	4a0a      	ldr	r2, [pc, #40]	; (800b2f0 <prvCheckTasksWaitingTermination+0x58>)
 800b2c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b2ca:	f000 fdf3 	bl	800beb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f810 	bl	800b2f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b2d4:	4b06      	ldr	r3, [pc, #24]	; (800b2f0 <prvCheckTasksWaitingTermination+0x58>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d1e1      	bne.n	800b2a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b2dc:	bf00      	nop
 800b2de:	bf00      	nop
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	200060e8 	.word	0x200060e8
 800b2ec:	20006114 	.word	0x20006114
 800b2f0:	200060fc 	.word	0x200060fc

0800b2f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b084      	sub	sp, #16
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	3354      	adds	r3, #84	; 0x54
 800b300:	4618      	mov	r0, r3
 800b302:	f001 ff03 	bl	800d10c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d108      	bne.n	800b322 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b314:	4618      	mov	r0, r3
 800b316:	f000 ff63 	bl	800c1e0 <vPortFree>
				vPortFree( pxTCB );
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 ff60 	bl	800c1e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b320:	e018      	b.n	800b354 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d103      	bne.n	800b334 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 ff57 	bl	800c1e0 <vPortFree>
	}
 800b332:	e00f      	b.n	800b354 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d00a      	beq.n	800b354 <prvDeleteTCB+0x60>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	60fb      	str	r3, [r7, #12]
}
 800b350:	bf00      	nop
 800b352:	e7fe      	b.n	800b352 <prvDeleteTCB+0x5e>
	}
 800b354:	bf00      	nop
 800b356:	3710      	adds	r7, #16
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b362:	4b0c      	ldr	r3, [pc, #48]	; (800b394 <prvResetNextTaskUnblockTime+0x38>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d104      	bne.n	800b376 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b36c:	4b0a      	ldr	r3, [pc, #40]	; (800b398 <prvResetNextTaskUnblockTime+0x3c>)
 800b36e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b372:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b374:	e008      	b.n	800b388 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b376:	4b07      	ldr	r3, [pc, #28]	; (800b394 <prvResetNextTaskUnblockTime+0x38>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	68db      	ldr	r3, [r3, #12]
 800b37e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	685b      	ldr	r3, [r3, #4]
 800b384:	4a04      	ldr	r2, [pc, #16]	; (800b398 <prvResetNextTaskUnblockTime+0x3c>)
 800b386:	6013      	str	r3, [r2, #0]
}
 800b388:	bf00      	nop
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr
 800b394:	200060cc 	.word	0x200060cc
 800b398:	20006134 	.word	0x20006134

0800b39c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b3a2:	4b0b      	ldr	r3, [pc, #44]	; (800b3d0 <xTaskGetSchedulerState+0x34>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d102      	bne.n	800b3b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	607b      	str	r3, [r7, #4]
 800b3ae:	e008      	b.n	800b3c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3b0:	4b08      	ldr	r3, [pc, #32]	; (800b3d4 <xTaskGetSchedulerState+0x38>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d102      	bne.n	800b3be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b3b8:	2302      	movs	r3, #2
 800b3ba:	607b      	str	r3, [r7, #4]
 800b3bc:	e001      	b.n	800b3c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b3c2:	687b      	ldr	r3, [r7, #4]
	}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	20006120 	.word	0x20006120
 800b3d4:	2000613c 	.word	0x2000613c

0800b3d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b086      	sub	sp, #24
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d056      	beq.n	800b49c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b3ee:	4b2e      	ldr	r3, [pc, #184]	; (800b4a8 <xTaskPriorityDisinherit+0xd0>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d00a      	beq.n	800b40e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3fc:	f383 8811 	msr	BASEPRI, r3
 800b400:	f3bf 8f6f 	isb	sy
 800b404:	f3bf 8f4f 	dsb	sy
 800b408:	60fb      	str	r3, [r7, #12]
}
 800b40a:	bf00      	nop
 800b40c:	e7fe      	b.n	800b40c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b412:	2b00      	cmp	r3, #0
 800b414:	d10a      	bne.n	800b42c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	60bb      	str	r3, [r7, #8]
}
 800b428:	bf00      	nop
 800b42a:	e7fe      	b.n	800b42a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b430:	1e5a      	subs	r2, r3, #1
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b43e:	429a      	cmp	r2, r3
 800b440:	d02c      	beq.n	800b49c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b446:	2b00      	cmp	r3, #0
 800b448:	d128      	bne.n	800b49c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	3304      	adds	r3, #4
 800b44e:	4618      	mov	r0, r3
 800b450:	f7fe fad4 	bl	80099fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b460:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b46c:	4b0f      	ldr	r3, [pc, #60]	; (800b4ac <xTaskPriorityDisinherit+0xd4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	429a      	cmp	r2, r3
 800b472:	d903      	bls.n	800b47c <xTaskPriorityDisinherit+0xa4>
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b478:	4a0c      	ldr	r2, [pc, #48]	; (800b4ac <xTaskPriorityDisinherit+0xd4>)
 800b47a:	6013      	str	r3, [r2, #0]
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b480:	4613      	mov	r3, r2
 800b482:	009b      	lsls	r3, r3, #2
 800b484:	4413      	add	r3, r2
 800b486:	009b      	lsls	r3, r3, #2
 800b488:	4a09      	ldr	r2, [pc, #36]	; (800b4b0 <xTaskPriorityDisinherit+0xd8>)
 800b48a:	441a      	add	r2, r3
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	3304      	adds	r3, #4
 800b490:	4619      	mov	r1, r3
 800b492:	4610      	mov	r0, r2
 800b494:	f7fe fa55 	bl	8009942 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b498:	2301      	movs	r3, #1
 800b49a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b49c:	697b      	ldr	r3, [r7, #20]
	}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3718      	adds	r7, #24
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	20005c40 	.word	0x20005c40
 800b4ac:	2000611c 	.word	0x2000611c
 800b4b0:	20005c44 	.word	0x20005c44

0800b4b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b084      	sub	sp, #16
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b4be:	4b21      	ldr	r3, [pc, #132]	; (800b544 <prvAddCurrentTaskToDelayedList+0x90>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4c4:	4b20      	ldr	r3, [pc, #128]	; (800b548 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	3304      	adds	r3, #4
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fe fa96 	bl	80099fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d6:	d10a      	bne.n	800b4ee <prvAddCurrentTaskToDelayedList+0x3a>
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d007      	beq.n	800b4ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4de:	4b1a      	ldr	r3, [pc, #104]	; (800b548 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	3304      	adds	r3, #4
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	4819      	ldr	r0, [pc, #100]	; (800b54c <prvAddCurrentTaskToDelayedList+0x98>)
 800b4e8:	f7fe fa2b 	bl	8009942 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b4ec:	e026      	b.n	800b53c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b4ee:	68fa      	ldr	r2, [r7, #12]
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b4f6:	4b14      	ldr	r3, [pc, #80]	; (800b548 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b4fe:	68ba      	ldr	r2, [r7, #8]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	429a      	cmp	r2, r3
 800b504:	d209      	bcs.n	800b51a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b506:	4b12      	ldr	r3, [pc, #72]	; (800b550 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	4b0f      	ldr	r3, [pc, #60]	; (800b548 <prvAddCurrentTaskToDelayedList+0x94>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	3304      	adds	r3, #4
 800b510:	4619      	mov	r1, r3
 800b512:	4610      	mov	r0, r2
 800b514:	f7fe fa39 	bl	800998a <vListInsert>
}
 800b518:	e010      	b.n	800b53c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b51a:	4b0e      	ldr	r3, [pc, #56]	; (800b554 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b51c:	681a      	ldr	r2, [r3, #0]
 800b51e:	4b0a      	ldr	r3, [pc, #40]	; (800b548 <prvAddCurrentTaskToDelayedList+0x94>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	3304      	adds	r3, #4
 800b524:	4619      	mov	r1, r3
 800b526:	4610      	mov	r0, r2
 800b528:	f7fe fa2f 	bl	800998a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b52c:	4b0a      	ldr	r3, [pc, #40]	; (800b558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	68ba      	ldr	r2, [r7, #8]
 800b532:	429a      	cmp	r2, r3
 800b534:	d202      	bcs.n	800b53c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b536:	4a08      	ldr	r2, [pc, #32]	; (800b558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	6013      	str	r3, [r2, #0]
}
 800b53c:	bf00      	nop
 800b53e:	3710      	adds	r7, #16
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}
 800b544:	20006118 	.word	0x20006118
 800b548:	20005c40 	.word	0x20005c40
 800b54c:	20006100 	.word	0x20006100
 800b550:	200060d0 	.word	0x200060d0
 800b554:	200060cc 	.word	0x200060cc
 800b558:	20006134 	.word	0x20006134

0800b55c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b08a      	sub	sp, #40	; 0x28
 800b560:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b562:	2300      	movs	r3, #0
 800b564:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b566:	f000 fb07 	bl	800bb78 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b56a:	4b1c      	ldr	r3, [pc, #112]	; (800b5dc <xTimerCreateTimerTask+0x80>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d021      	beq.n	800b5b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b572:	2300      	movs	r3, #0
 800b574:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b576:	2300      	movs	r3, #0
 800b578:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b57a:	1d3a      	adds	r2, r7, #4
 800b57c:	f107 0108 	add.w	r1, r7, #8
 800b580:	f107 030c 	add.w	r3, r7, #12
 800b584:	4618      	mov	r0, r3
 800b586:	f7fe f995 	bl	80098b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b58a:	6879      	ldr	r1, [r7, #4]
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	9202      	str	r2, [sp, #8]
 800b592:	9301      	str	r3, [sp, #4]
 800b594:	2302      	movs	r3, #2
 800b596:	9300      	str	r3, [sp, #0]
 800b598:	2300      	movs	r3, #0
 800b59a:	460a      	mov	r2, r1
 800b59c:	4910      	ldr	r1, [pc, #64]	; (800b5e0 <xTimerCreateTimerTask+0x84>)
 800b59e:	4811      	ldr	r0, [pc, #68]	; (800b5e4 <xTimerCreateTimerTask+0x88>)
 800b5a0:	f7ff f8b4 	bl	800a70c <xTaskCreateStatic>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	4a10      	ldr	r2, [pc, #64]	; (800b5e8 <xTimerCreateTimerTask+0x8c>)
 800b5a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b5aa:	4b0f      	ldr	r3, [pc, #60]	; (800b5e8 <xTimerCreateTimerTask+0x8c>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d10a      	bne.n	800b5d2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	613b      	str	r3, [r7, #16]
}
 800b5ce:	bf00      	nop
 800b5d0:	e7fe      	b.n	800b5d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b5d2:	697b      	ldr	r3, [r7, #20]
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3718      	adds	r7, #24
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	20006170 	.word	0x20006170
 800b5e0:	0800f5b4 	.word	0x0800f5b4
 800b5e4:	0800b721 	.word	0x0800b721
 800b5e8:	20006174 	.word	0x20006174

0800b5ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b08a      	sub	sp, #40	; 0x28
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	60f8      	str	r0, [r7, #12]
 800b5f4:	60b9      	str	r1, [r7, #8]
 800b5f6:	607a      	str	r2, [r7, #4]
 800b5f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10a      	bne.n	800b61a <xTimerGenericCommand+0x2e>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b608:	f383 8811 	msr	BASEPRI, r3
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f3bf 8f4f 	dsb	sy
 800b614:	623b      	str	r3, [r7, #32]
}
 800b616:	bf00      	nop
 800b618:	e7fe      	b.n	800b618 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b61a:	4b1a      	ldr	r3, [pc, #104]	; (800b684 <xTimerGenericCommand+0x98>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d02a      	beq.n	800b678 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	2b05      	cmp	r3, #5
 800b632:	dc18      	bgt.n	800b666 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b634:	f7ff feb2 	bl	800b39c <xTaskGetSchedulerState>
 800b638:	4603      	mov	r3, r0
 800b63a:	2b02      	cmp	r3, #2
 800b63c:	d109      	bne.n	800b652 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b63e:	4b11      	ldr	r3, [pc, #68]	; (800b684 <xTimerGenericCommand+0x98>)
 800b640:	6818      	ldr	r0, [r3, #0]
 800b642:	f107 0110 	add.w	r1, r7, #16
 800b646:	2300      	movs	r3, #0
 800b648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b64a:	f7fe fba9 	bl	8009da0 <xQueueGenericSend>
 800b64e:	6278      	str	r0, [r7, #36]	; 0x24
 800b650:	e012      	b.n	800b678 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b652:	4b0c      	ldr	r3, [pc, #48]	; (800b684 <xTimerGenericCommand+0x98>)
 800b654:	6818      	ldr	r0, [r3, #0]
 800b656:	f107 0110 	add.w	r1, r7, #16
 800b65a:	2300      	movs	r3, #0
 800b65c:	2200      	movs	r2, #0
 800b65e:	f7fe fb9f 	bl	8009da0 <xQueueGenericSend>
 800b662:	6278      	str	r0, [r7, #36]	; 0x24
 800b664:	e008      	b.n	800b678 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b666:	4b07      	ldr	r3, [pc, #28]	; (800b684 <xTimerGenericCommand+0x98>)
 800b668:	6818      	ldr	r0, [r3, #0]
 800b66a:	f107 0110 	add.w	r1, r7, #16
 800b66e:	2300      	movs	r3, #0
 800b670:	683a      	ldr	r2, [r7, #0]
 800b672:	f7fe fc93 	bl	8009f9c <xQueueGenericSendFromISR>
 800b676:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3728      	adds	r7, #40	; 0x28
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	20006170 	.word	0x20006170

0800b688 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b088      	sub	sp, #32
 800b68c:	af02      	add	r7, sp, #8
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b692:	4b22      	ldr	r3, [pc, #136]	; (800b71c <prvProcessExpiredTimer+0x94>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	68db      	ldr	r3, [r3, #12]
 800b69a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	3304      	adds	r3, #4
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7fe f9ab 	bl	80099fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d022      	beq.n	800b6fa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	699a      	ldr	r2, [r3, #24]
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	18d1      	adds	r1, r2, r3
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	683a      	ldr	r2, [r7, #0]
 800b6c0:	6978      	ldr	r0, [r7, #20]
 800b6c2:	f000 f8d1 	bl	800b868 <prvInsertTimerInActiveList>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d01f      	beq.n	800b70c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	2100      	movs	r1, #0
 800b6d6:	6978      	ldr	r0, [r7, #20]
 800b6d8:	f7ff ff88 	bl	800b5ec <xTimerGenericCommand>
 800b6dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d113      	bne.n	800b70c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	60fb      	str	r3, [r7, #12]
}
 800b6f6:	bf00      	nop
 800b6f8:	e7fe      	b.n	800b6f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b700:	f023 0301 	bic.w	r3, r3, #1
 800b704:	b2da      	uxtb	r2, r3
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	6a1b      	ldr	r3, [r3, #32]
 800b710:	6978      	ldr	r0, [r7, #20]
 800b712:	4798      	blx	r3
}
 800b714:	bf00      	nop
 800b716:	3718      	adds	r7, #24
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}
 800b71c:	20006168 	.word	0x20006168

0800b720 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b084      	sub	sp, #16
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b728:	f107 0308 	add.w	r3, r7, #8
 800b72c:	4618      	mov	r0, r3
 800b72e:	f000 f857 	bl	800b7e0 <prvGetNextExpireTime>
 800b732:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	4619      	mov	r1, r3
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f000 f803 	bl	800b744 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b73e:	f000 f8d5 	bl	800b8ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b742:	e7f1      	b.n	800b728 <prvTimerTask+0x8>

0800b744 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b084      	sub	sp, #16
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b74e:	f7ff fa39 	bl	800abc4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b752:	f107 0308 	add.w	r3, r7, #8
 800b756:	4618      	mov	r0, r3
 800b758:	f000 f866 	bl	800b828 <prvSampleTimeNow>
 800b75c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d130      	bne.n	800b7c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d10a      	bne.n	800b780 <prvProcessTimerOrBlockTask+0x3c>
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	429a      	cmp	r2, r3
 800b770:	d806      	bhi.n	800b780 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b772:	f7ff fa35 	bl	800abe0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b776:	68f9      	ldr	r1, [r7, #12]
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f7ff ff85 	bl	800b688 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b77e:	e024      	b.n	800b7ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d008      	beq.n	800b798 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b786:	4b13      	ldr	r3, [pc, #76]	; (800b7d4 <prvProcessTimerOrBlockTask+0x90>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d101      	bne.n	800b794 <prvProcessTimerOrBlockTask+0x50>
 800b790:	2301      	movs	r3, #1
 800b792:	e000      	b.n	800b796 <prvProcessTimerOrBlockTask+0x52>
 800b794:	2300      	movs	r3, #0
 800b796:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b798:	4b0f      	ldr	r3, [pc, #60]	; (800b7d8 <prvProcessTimerOrBlockTask+0x94>)
 800b79a:	6818      	ldr	r0, [r3, #0]
 800b79c:	687a      	ldr	r2, [r7, #4]
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	1ad3      	subs	r3, r2, r3
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	f7fe ff7d 	bl	800a6a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b7aa:	f7ff fa19 	bl	800abe0 <xTaskResumeAll>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10a      	bne.n	800b7ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b7b4:	4b09      	ldr	r3, [pc, #36]	; (800b7dc <prvProcessTimerOrBlockTask+0x98>)
 800b7b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7ba:	601a      	str	r2, [r3, #0]
 800b7bc:	f3bf 8f4f 	dsb	sy
 800b7c0:	f3bf 8f6f 	isb	sy
}
 800b7c4:	e001      	b.n	800b7ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b7c6:	f7ff fa0b 	bl	800abe0 <xTaskResumeAll>
}
 800b7ca:	bf00      	nop
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
 800b7d2:	bf00      	nop
 800b7d4:	2000616c 	.word	0x2000616c
 800b7d8:	20006170 	.word	0x20006170
 800b7dc:	e000ed04 	.word	0xe000ed04

0800b7e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b085      	sub	sp, #20
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b7e8:	4b0e      	ldr	r3, [pc, #56]	; (800b824 <prvGetNextExpireTime+0x44>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <prvGetNextExpireTime+0x16>
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	e000      	b.n	800b7f8 <prvGetNextExpireTime+0x18>
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d105      	bne.n	800b810 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b804:	4b07      	ldr	r3, [pc, #28]	; (800b824 <prvGetNextExpireTime+0x44>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	68db      	ldr	r3, [r3, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	60fb      	str	r3, [r7, #12]
 800b80e:	e001      	b.n	800b814 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b810:	2300      	movs	r3, #0
 800b812:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b814:	68fb      	ldr	r3, [r7, #12]
}
 800b816:	4618      	mov	r0, r3
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	20006168 	.word	0x20006168

0800b828 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b084      	sub	sp, #16
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b830:	f7ff fa74 	bl	800ad1c <xTaskGetTickCount>
 800b834:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b836:	4b0b      	ldr	r3, [pc, #44]	; (800b864 <prvSampleTimeNow+0x3c>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	68fa      	ldr	r2, [r7, #12]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d205      	bcs.n	800b84c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b840:	f000 f936 	bl	800bab0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2201      	movs	r2, #1
 800b848:	601a      	str	r2, [r3, #0]
 800b84a:	e002      	b.n	800b852 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b852:	4a04      	ldr	r2, [pc, #16]	; (800b864 <prvSampleTimeNow+0x3c>)
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b858:	68fb      	ldr	r3, [r7, #12]
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3710      	adds	r7, #16
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	20006178 	.word	0x20006178

0800b868 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b086      	sub	sp, #24
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
 800b874:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b876:	2300      	movs	r3, #0
 800b878:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	68ba      	ldr	r2, [r7, #8]
 800b87e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b886:	68ba      	ldr	r2, [r7, #8]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	429a      	cmp	r2, r3
 800b88c:	d812      	bhi.n	800b8b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	1ad2      	subs	r2, r2, r3
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	699b      	ldr	r3, [r3, #24]
 800b898:	429a      	cmp	r2, r3
 800b89a:	d302      	bcc.n	800b8a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b89c:	2301      	movs	r3, #1
 800b89e:	617b      	str	r3, [r7, #20]
 800b8a0:	e01b      	b.n	800b8da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b8a2:	4b10      	ldr	r3, [pc, #64]	; (800b8e4 <prvInsertTimerInActiveList+0x7c>)
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	4610      	mov	r0, r2
 800b8ae:	f7fe f86c 	bl	800998a <vListInsert>
 800b8b2:	e012      	b.n	800b8da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d206      	bcs.n	800b8ca <prvInsertTimerInActiveList+0x62>
 800b8bc:	68ba      	ldr	r2, [r7, #8]
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d302      	bcc.n	800b8ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	617b      	str	r3, [r7, #20]
 800b8c8:	e007      	b.n	800b8da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b8ca:	4b07      	ldr	r3, [pc, #28]	; (800b8e8 <prvInsertTimerInActiveList+0x80>)
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	3304      	adds	r3, #4
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	4610      	mov	r0, r2
 800b8d6:	f7fe f858 	bl	800998a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b8da:	697b      	ldr	r3, [r7, #20]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3718      	adds	r7, #24
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}
 800b8e4:	2000616c 	.word	0x2000616c
 800b8e8:	20006168 	.word	0x20006168

0800b8ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08e      	sub	sp, #56	; 0x38
 800b8f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b8f2:	e0ca      	b.n	800ba8a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	da18      	bge.n	800b92c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b8fa:	1d3b      	adds	r3, r7, #4
 800b8fc:	3304      	adds	r3, #4
 800b8fe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b902:	2b00      	cmp	r3, #0
 800b904:	d10a      	bne.n	800b91c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90a:	f383 8811 	msr	BASEPRI, r3
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f3bf 8f4f 	dsb	sy
 800b916:	61fb      	str	r3, [r7, #28]
}
 800b918:	bf00      	nop
 800b91a:	e7fe      	b.n	800b91a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b91c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b922:	6850      	ldr	r0, [r2, #4]
 800b924:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b926:	6892      	ldr	r2, [r2, #8]
 800b928:	4611      	mov	r1, r2
 800b92a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f2c0 80aa 	blt.w	800ba88 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b93a:	695b      	ldr	r3, [r3, #20]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d004      	beq.n	800b94a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b942:	3304      	adds	r3, #4
 800b944:	4618      	mov	r0, r3
 800b946:	f7fe f859 	bl	80099fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b94a:	463b      	mov	r3, r7
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7ff ff6b 	bl	800b828 <prvSampleTimeNow>
 800b952:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2b09      	cmp	r3, #9
 800b958:	f200 8097 	bhi.w	800ba8a <prvProcessReceivedCommands+0x19e>
 800b95c:	a201      	add	r2, pc, #4	; (adr r2, 800b964 <prvProcessReceivedCommands+0x78>)
 800b95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b962:	bf00      	nop
 800b964:	0800b98d 	.word	0x0800b98d
 800b968:	0800b98d 	.word	0x0800b98d
 800b96c:	0800b98d 	.word	0x0800b98d
 800b970:	0800ba01 	.word	0x0800ba01
 800b974:	0800ba15 	.word	0x0800ba15
 800b978:	0800ba5f 	.word	0x0800ba5f
 800b97c:	0800b98d 	.word	0x0800b98d
 800b980:	0800b98d 	.word	0x0800b98d
 800b984:	0800ba01 	.word	0x0800ba01
 800b988:	0800ba15 	.word	0x0800ba15
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b992:	f043 0301 	orr.w	r3, r3, #1
 800b996:	b2da      	uxtb	r2, r3
 800b998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b99a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a2:	699b      	ldr	r3, [r3, #24]
 800b9a4:	18d1      	adds	r1, r2, r3
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9ac:	f7ff ff5c 	bl	800b868 <prvInsertTimerInActiveList>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d069      	beq.n	800ba8a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b8:	6a1b      	ldr	r3, [r3, #32]
 800b9ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9c4:	f003 0304 	and.w	r3, r3, #4
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d05e      	beq.n	800ba8a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b9cc:	68ba      	ldr	r2, [r7, #8]
 800b9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d0:	699b      	ldr	r3, [r3, #24]
 800b9d2:	441a      	add	r2, r3
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	9300      	str	r3, [sp, #0]
 800b9d8:	2300      	movs	r3, #0
 800b9da:	2100      	movs	r1, #0
 800b9dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9de:	f7ff fe05 	bl	800b5ec <xTimerGenericCommand>
 800b9e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b9e4:	6a3b      	ldr	r3, [r7, #32]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d14f      	bne.n	800ba8a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ee:	f383 8811 	msr	BASEPRI, r3
 800b9f2:	f3bf 8f6f 	isb	sy
 800b9f6:	f3bf 8f4f 	dsb	sy
 800b9fa:	61bb      	str	r3, [r7, #24]
}
 800b9fc:	bf00      	nop
 800b9fe:	e7fe      	b.n	800b9fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba06:	f023 0301 	bic.w	r3, r3, #1
 800ba0a:	b2da      	uxtb	r2, r3
 800ba0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ba12:	e03a      	b.n	800ba8a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ba14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba1a:	f043 0301 	orr.w	r3, r3, #1
 800ba1e:	b2da      	uxtb	r2, r3
 800ba20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ba26:	68ba      	ldr	r2, [r7, #8]
 800ba28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba2a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ba2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d10a      	bne.n	800ba4a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ba34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba38:	f383 8811 	msr	BASEPRI, r3
 800ba3c:	f3bf 8f6f 	isb	sy
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	617b      	str	r3, [r7, #20]
}
 800ba46:	bf00      	nop
 800ba48:	e7fe      	b.n	800ba48 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba4c:	699a      	ldr	r2, [r3, #24]
 800ba4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba50:	18d1      	adds	r1, r2, r3
 800ba52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba58:	f7ff ff06 	bl	800b868 <prvInsertTimerInActiveList>
					break;
 800ba5c:	e015      	b.n	800ba8a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ba5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba64:	f003 0302 	and.w	r3, r3, #2
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d103      	bne.n	800ba74 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ba6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba6e:	f000 fbb7 	bl	800c1e0 <vPortFree>
 800ba72:	e00a      	b.n	800ba8a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba7a:	f023 0301 	bic.w	r3, r3, #1
 800ba7e:	b2da      	uxtb	r2, r3
 800ba80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ba86:	e000      	b.n	800ba8a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ba88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba8a:	4b08      	ldr	r3, [pc, #32]	; (800baac <prvProcessReceivedCommands+0x1c0>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	1d39      	adds	r1, r7, #4
 800ba90:	2200      	movs	r2, #0
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7fe fb1e 	bl	800a0d4 <xQueueReceive>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	f47f af2a 	bne.w	800b8f4 <prvProcessReceivedCommands+0x8>
	}
}
 800baa0:	bf00      	nop
 800baa2:	bf00      	nop
 800baa4:	3730      	adds	r7, #48	; 0x30
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	20006170 	.word	0x20006170

0800bab0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b088      	sub	sp, #32
 800bab4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bab6:	e048      	b.n	800bb4a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bab8:	4b2d      	ldr	r3, [pc, #180]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bac2:	4b2b      	ldr	r3, [pc, #172]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	68db      	ldr	r3, [r3, #12]
 800baca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	3304      	adds	r3, #4
 800bad0:	4618      	mov	r0, r3
 800bad2:	f7fd ff93 	bl	80099fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	6a1b      	ldr	r3, [r3, #32]
 800bada:	68f8      	ldr	r0, [r7, #12]
 800badc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bae4:	f003 0304 	and.w	r3, r3, #4
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d02e      	beq.n	800bb4a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	699b      	ldr	r3, [r3, #24]
 800baf0:	693a      	ldr	r2, [r7, #16]
 800baf2:	4413      	add	r3, r2
 800baf4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800baf6:	68ba      	ldr	r2, [r7, #8]
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d90e      	bls.n	800bb1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	68ba      	ldr	r2, [r7, #8]
 800bb02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	68fa      	ldr	r2, [r7, #12]
 800bb08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb0a:	4b19      	ldr	r3, [pc, #100]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3304      	adds	r3, #4
 800bb12:	4619      	mov	r1, r3
 800bb14:	4610      	mov	r0, r2
 800bb16:	f7fd ff38 	bl	800998a <vListInsert>
 800bb1a:	e016      	b.n	800bb4a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	9300      	str	r3, [sp, #0]
 800bb20:	2300      	movs	r3, #0
 800bb22:	693a      	ldr	r2, [r7, #16]
 800bb24:	2100      	movs	r1, #0
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f7ff fd60 	bl	800b5ec <xTimerGenericCommand>
 800bb2c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d10a      	bne.n	800bb4a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bb34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb38:	f383 8811 	msr	BASEPRI, r3
 800bb3c:	f3bf 8f6f 	isb	sy
 800bb40:	f3bf 8f4f 	dsb	sy
 800bb44:	603b      	str	r3, [r7, #0]
}
 800bb46:	bf00      	nop
 800bb48:	e7fe      	b.n	800bb48 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb4a:	4b09      	ldr	r3, [pc, #36]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d1b1      	bne.n	800bab8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bb54:	4b06      	ldr	r3, [pc, #24]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bb5a:	4b06      	ldr	r3, [pc, #24]	; (800bb74 <prvSwitchTimerLists+0xc4>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a04      	ldr	r2, [pc, #16]	; (800bb70 <prvSwitchTimerLists+0xc0>)
 800bb60:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bb62:	4a04      	ldr	r2, [pc, #16]	; (800bb74 <prvSwitchTimerLists+0xc4>)
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	6013      	str	r3, [r2, #0]
}
 800bb68:	bf00      	nop
 800bb6a:	3718      	adds	r7, #24
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}
 800bb70:	20006168 	.word	0x20006168
 800bb74:	2000616c 	.word	0x2000616c

0800bb78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bb7e:	f000 f969 	bl	800be54 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bb82:	4b15      	ldr	r3, [pc, #84]	; (800bbd8 <prvCheckForValidListAndQueue+0x60>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d120      	bne.n	800bbcc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bb8a:	4814      	ldr	r0, [pc, #80]	; (800bbdc <prvCheckForValidListAndQueue+0x64>)
 800bb8c:	f7fd feac 	bl	80098e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb90:	4813      	ldr	r0, [pc, #76]	; (800bbe0 <prvCheckForValidListAndQueue+0x68>)
 800bb92:	f7fd fea9 	bl	80098e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb96:	4b13      	ldr	r3, [pc, #76]	; (800bbe4 <prvCheckForValidListAndQueue+0x6c>)
 800bb98:	4a10      	ldr	r2, [pc, #64]	; (800bbdc <prvCheckForValidListAndQueue+0x64>)
 800bb9a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb9c:	4b12      	ldr	r3, [pc, #72]	; (800bbe8 <prvCheckForValidListAndQueue+0x70>)
 800bb9e:	4a10      	ldr	r2, [pc, #64]	; (800bbe0 <prvCheckForValidListAndQueue+0x68>)
 800bba0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bba2:	2300      	movs	r3, #0
 800bba4:	9300      	str	r3, [sp, #0]
 800bba6:	4b11      	ldr	r3, [pc, #68]	; (800bbec <prvCheckForValidListAndQueue+0x74>)
 800bba8:	4a11      	ldr	r2, [pc, #68]	; (800bbf0 <prvCheckForValidListAndQueue+0x78>)
 800bbaa:	2110      	movs	r1, #16
 800bbac:	200a      	movs	r0, #10
 800bbae:	f7fd ffb7 	bl	8009b20 <xQueueGenericCreateStatic>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	4a08      	ldr	r2, [pc, #32]	; (800bbd8 <prvCheckForValidListAndQueue+0x60>)
 800bbb6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bbb8:	4b07      	ldr	r3, [pc, #28]	; (800bbd8 <prvCheckForValidListAndQueue+0x60>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d005      	beq.n	800bbcc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bbc0:	4b05      	ldr	r3, [pc, #20]	; (800bbd8 <prvCheckForValidListAndQueue+0x60>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	490b      	ldr	r1, [pc, #44]	; (800bbf4 <prvCheckForValidListAndQueue+0x7c>)
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7fe fd18 	bl	800a5fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bbcc:	f000 f972 	bl	800beb4 <vPortExitCritical>
}
 800bbd0:	bf00      	nop
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	20006170 	.word	0x20006170
 800bbdc:	20006140 	.word	0x20006140
 800bbe0:	20006154 	.word	0x20006154
 800bbe4:	20006168 	.word	0x20006168
 800bbe8:	2000616c 	.word	0x2000616c
 800bbec:	2000621c 	.word	0x2000621c
 800bbf0:	2000617c 	.word	0x2000617c
 800bbf4:	0800f5bc 	.word	0x0800f5bc

0800bbf8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b085      	sub	sp, #20
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	60f8      	str	r0, [r7, #12]
 800bc00:	60b9      	str	r1, [r7, #8]
 800bc02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	3b04      	subs	r3, #4
 800bc08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	3b04      	subs	r3, #4
 800bc16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	f023 0201 	bic.w	r2, r3, #1
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	3b04      	subs	r3, #4
 800bc26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc28:	4a0c      	ldr	r2, [pc, #48]	; (800bc5c <pxPortInitialiseStack+0x64>)
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	3b14      	subs	r3, #20
 800bc32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc34:	687a      	ldr	r2, [r7, #4]
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	3b04      	subs	r3, #4
 800bc3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f06f 0202 	mvn.w	r2, #2
 800bc46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	3b20      	subs	r3, #32
 800bc4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3714      	adds	r7, #20
 800bc54:	46bd      	mov	sp, r7
 800bc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5a:	4770      	bx	lr
 800bc5c:	0800bc61 	.word	0x0800bc61

0800bc60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc60:	b480      	push	{r7}
 800bc62:	b085      	sub	sp, #20
 800bc64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc66:	2300      	movs	r3, #0
 800bc68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc6a:	4b12      	ldr	r3, [pc, #72]	; (800bcb4 <prvTaskExitError+0x54>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc72:	d00a      	beq.n	800bc8a <prvTaskExitError+0x2a>
	__asm volatile
 800bc74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc78:	f383 8811 	msr	BASEPRI, r3
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f3bf 8f4f 	dsb	sy
 800bc84:	60fb      	str	r3, [r7, #12]
}
 800bc86:	bf00      	nop
 800bc88:	e7fe      	b.n	800bc88 <prvTaskExitError+0x28>
	__asm volatile
 800bc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8e:	f383 8811 	msr	BASEPRI, r3
 800bc92:	f3bf 8f6f 	isb	sy
 800bc96:	f3bf 8f4f 	dsb	sy
 800bc9a:	60bb      	str	r3, [r7, #8]
}
 800bc9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc9e:	bf00      	nop
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d0fc      	beq.n	800bca0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bca6:	bf00      	nop
 800bca8:	bf00      	nop
 800bcaa:	3714      	adds	r7, #20
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr
 800bcb4:	200000b4 	.word	0x200000b4
	...

0800bcc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bcc0:	4b07      	ldr	r3, [pc, #28]	; (800bce0 <pxCurrentTCBConst2>)
 800bcc2:	6819      	ldr	r1, [r3, #0]
 800bcc4:	6808      	ldr	r0, [r1, #0]
 800bcc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcca:	f380 8809 	msr	PSP, r0
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f04f 0000 	mov.w	r0, #0
 800bcd6:	f380 8811 	msr	BASEPRI, r0
 800bcda:	4770      	bx	lr
 800bcdc:	f3af 8000 	nop.w

0800bce0 <pxCurrentTCBConst2>:
 800bce0:	20005c40 	.word	0x20005c40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bce4:	bf00      	nop
 800bce6:	bf00      	nop

0800bce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bce8:	4808      	ldr	r0, [pc, #32]	; (800bd0c <prvPortStartFirstTask+0x24>)
 800bcea:	6800      	ldr	r0, [r0, #0]
 800bcec:	6800      	ldr	r0, [r0, #0]
 800bcee:	f380 8808 	msr	MSP, r0
 800bcf2:	f04f 0000 	mov.w	r0, #0
 800bcf6:	f380 8814 	msr	CONTROL, r0
 800bcfa:	b662      	cpsie	i
 800bcfc:	b661      	cpsie	f
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	f3bf 8f6f 	isb	sy
 800bd06:	df00      	svc	0
 800bd08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bd0a:	bf00      	nop
 800bd0c:	e000ed08 	.word	0xe000ed08

0800bd10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b086      	sub	sp, #24
 800bd14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bd16:	4b46      	ldr	r3, [pc, #280]	; (800be30 <xPortStartScheduler+0x120>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	4a46      	ldr	r2, [pc, #280]	; (800be34 <xPortStartScheduler+0x124>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d10a      	bne.n	800bd36 <xPortStartScheduler+0x26>
	__asm volatile
 800bd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd24:	f383 8811 	msr	BASEPRI, r3
 800bd28:	f3bf 8f6f 	isb	sy
 800bd2c:	f3bf 8f4f 	dsb	sy
 800bd30:	613b      	str	r3, [r7, #16]
}
 800bd32:	bf00      	nop
 800bd34:	e7fe      	b.n	800bd34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd36:	4b3e      	ldr	r3, [pc, #248]	; (800be30 <xPortStartScheduler+0x120>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a3f      	ldr	r2, [pc, #252]	; (800be38 <xPortStartScheduler+0x128>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d10a      	bne.n	800bd56 <xPortStartScheduler+0x46>
	__asm volatile
 800bd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd44:	f383 8811 	msr	BASEPRI, r3
 800bd48:	f3bf 8f6f 	isb	sy
 800bd4c:	f3bf 8f4f 	dsb	sy
 800bd50:	60fb      	str	r3, [r7, #12]
}
 800bd52:	bf00      	nop
 800bd54:	e7fe      	b.n	800bd54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd56:	4b39      	ldr	r3, [pc, #228]	; (800be3c <xPortStartScheduler+0x12c>)
 800bd58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	b2db      	uxtb	r3, r3
 800bd60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	22ff      	movs	r2, #255	; 0xff
 800bd66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd70:	78fb      	ldrb	r3, [r7, #3]
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bd78:	b2da      	uxtb	r2, r3
 800bd7a:	4b31      	ldr	r3, [pc, #196]	; (800be40 <xPortStartScheduler+0x130>)
 800bd7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd7e:	4b31      	ldr	r3, [pc, #196]	; (800be44 <xPortStartScheduler+0x134>)
 800bd80:	2207      	movs	r2, #7
 800bd82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd84:	e009      	b.n	800bd9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bd86:	4b2f      	ldr	r3, [pc, #188]	; (800be44 <xPortStartScheduler+0x134>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	4a2d      	ldr	r2, [pc, #180]	; (800be44 <xPortStartScheduler+0x134>)
 800bd8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd90:	78fb      	ldrb	r3, [r7, #3]
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	005b      	lsls	r3, r3, #1
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd9a:	78fb      	ldrb	r3, [r7, #3]
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bda2:	2b80      	cmp	r3, #128	; 0x80
 800bda4:	d0ef      	beq.n	800bd86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bda6:	4b27      	ldr	r3, [pc, #156]	; (800be44 <xPortStartScheduler+0x134>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f1c3 0307 	rsb	r3, r3, #7
 800bdae:	2b04      	cmp	r3, #4
 800bdb0:	d00a      	beq.n	800bdc8 <xPortStartScheduler+0xb8>
	__asm volatile
 800bdb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb6:	f383 8811 	msr	BASEPRI, r3
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	f3bf 8f4f 	dsb	sy
 800bdc2:	60bb      	str	r3, [r7, #8]
}
 800bdc4:	bf00      	nop
 800bdc6:	e7fe      	b.n	800bdc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bdc8:	4b1e      	ldr	r3, [pc, #120]	; (800be44 <xPortStartScheduler+0x134>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	021b      	lsls	r3, r3, #8
 800bdce:	4a1d      	ldr	r2, [pc, #116]	; (800be44 <xPortStartScheduler+0x134>)
 800bdd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bdd2:	4b1c      	ldr	r3, [pc, #112]	; (800be44 <xPortStartScheduler+0x134>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bdda:	4a1a      	ldr	r2, [pc, #104]	; (800be44 <xPortStartScheduler+0x134>)
 800bddc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	b2da      	uxtb	r2, r3
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bde6:	4b18      	ldr	r3, [pc, #96]	; (800be48 <xPortStartScheduler+0x138>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	4a17      	ldr	r2, [pc, #92]	; (800be48 <xPortStartScheduler+0x138>)
 800bdec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bdf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bdf2:	4b15      	ldr	r3, [pc, #84]	; (800be48 <xPortStartScheduler+0x138>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4a14      	ldr	r2, [pc, #80]	; (800be48 <xPortStartScheduler+0x138>)
 800bdf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bdfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdfe:	f000 f8dd 	bl	800bfbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800be02:	4b12      	ldr	r3, [pc, #72]	; (800be4c <xPortStartScheduler+0x13c>)
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800be08:	f000 f8fc 	bl	800c004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800be0c:	4b10      	ldr	r3, [pc, #64]	; (800be50 <xPortStartScheduler+0x140>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a0f      	ldr	r2, [pc, #60]	; (800be50 <xPortStartScheduler+0x140>)
 800be12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800be16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800be18:	f7ff ff66 	bl	800bce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800be1c:	f7ff f848 	bl	800aeb0 <vTaskSwitchContext>
	prvTaskExitError();
 800be20:	f7ff ff1e 	bl	800bc60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800be24:	2300      	movs	r3, #0
}
 800be26:	4618      	mov	r0, r3
 800be28:	3718      	adds	r7, #24
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}
 800be2e:	bf00      	nop
 800be30:	e000ed00 	.word	0xe000ed00
 800be34:	410fc271 	.word	0x410fc271
 800be38:	410fc270 	.word	0x410fc270
 800be3c:	e000e400 	.word	0xe000e400
 800be40:	2000626c 	.word	0x2000626c
 800be44:	20006270 	.word	0x20006270
 800be48:	e000ed20 	.word	0xe000ed20
 800be4c:	200000b4 	.word	0x200000b4
 800be50:	e000ef34 	.word	0xe000ef34

0800be54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be54:	b480      	push	{r7}
 800be56:	b083      	sub	sp, #12
 800be58:	af00      	add	r7, sp, #0
	__asm volatile
 800be5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be5e:	f383 8811 	msr	BASEPRI, r3
 800be62:	f3bf 8f6f 	isb	sy
 800be66:	f3bf 8f4f 	dsb	sy
 800be6a:	607b      	str	r3, [r7, #4]
}
 800be6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be6e:	4b0f      	ldr	r3, [pc, #60]	; (800beac <vPortEnterCritical+0x58>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	3301      	adds	r3, #1
 800be74:	4a0d      	ldr	r2, [pc, #52]	; (800beac <vPortEnterCritical+0x58>)
 800be76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be78:	4b0c      	ldr	r3, [pc, #48]	; (800beac <vPortEnterCritical+0x58>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d10f      	bne.n	800bea0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be80:	4b0b      	ldr	r3, [pc, #44]	; (800beb0 <vPortEnterCritical+0x5c>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00a      	beq.n	800bea0 <vPortEnterCritical+0x4c>
	__asm volatile
 800be8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8e:	f383 8811 	msr	BASEPRI, r3
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	603b      	str	r3, [r7, #0]
}
 800be9c:	bf00      	nop
 800be9e:	e7fe      	b.n	800be9e <vPortEnterCritical+0x4a>
	}
}
 800bea0:	bf00      	nop
 800bea2:	370c      	adds	r7, #12
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr
 800beac:	200000b4 	.word	0x200000b4
 800beb0:	e000ed04 	.word	0xe000ed04

0800beb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800beb4:	b480      	push	{r7}
 800beb6:	b083      	sub	sp, #12
 800beb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800beba:	4b12      	ldr	r3, [pc, #72]	; (800bf04 <vPortExitCritical+0x50>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d10a      	bne.n	800bed8 <vPortExitCritical+0x24>
	__asm volatile
 800bec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec6:	f383 8811 	msr	BASEPRI, r3
 800beca:	f3bf 8f6f 	isb	sy
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	607b      	str	r3, [r7, #4]
}
 800bed4:	bf00      	nop
 800bed6:	e7fe      	b.n	800bed6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bed8:	4b0a      	ldr	r3, [pc, #40]	; (800bf04 <vPortExitCritical+0x50>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	3b01      	subs	r3, #1
 800bede:	4a09      	ldr	r2, [pc, #36]	; (800bf04 <vPortExitCritical+0x50>)
 800bee0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bee2:	4b08      	ldr	r3, [pc, #32]	; (800bf04 <vPortExitCritical+0x50>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d105      	bne.n	800bef6 <vPortExitCritical+0x42>
 800beea:	2300      	movs	r3, #0
 800beec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	f383 8811 	msr	BASEPRI, r3
}
 800bef4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bef6:	bf00      	nop
 800bef8:	370c      	adds	r7, #12
 800befa:	46bd      	mov	sp, r7
 800befc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf00:	4770      	bx	lr
 800bf02:	bf00      	nop
 800bf04:	200000b4 	.word	0x200000b4
	...

0800bf10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bf10:	f3ef 8009 	mrs	r0, PSP
 800bf14:	f3bf 8f6f 	isb	sy
 800bf18:	4b15      	ldr	r3, [pc, #84]	; (800bf70 <pxCurrentTCBConst>)
 800bf1a:	681a      	ldr	r2, [r3, #0]
 800bf1c:	f01e 0f10 	tst.w	lr, #16
 800bf20:	bf08      	it	eq
 800bf22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bf26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2a:	6010      	str	r0, [r2, #0]
 800bf2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bf30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bf34:	f380 8811 	msr	BASEPRI, r0
 800bf38:	f3bf 8f4f 	dsb	sy
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f7fe ffb6 	bl	800aeb0 <vTaskSwitchContext>
 800bf44:	f04f 0000 	mov.w	r0, #0
 800bf48:	f380 8811 	msr	BASEPRI, r0
 800bf4c:	bc09      	pop	{r0, r3}
 800bf4e:	6819      	ldr	r1, [r3, #0]
 800bf50:	6808      	ldr	r0, [r1, #0]
 800bf52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf56:	f01e 0f10 	tst.w	lr, #16
 800bf5a:	bf08      	it	eq
 800bf5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf60:	f380 8809 	msr	PSP, r0
 800bf64:	f3bf 8f6f 	isb	sy
 800bf68:	4770      	bx	lr
 800bf6a:	bf00      	nop
 800bf6c:	f3af 8000 	nop.w

0800bf70 <pxCurrentTCBConst>:
 800bf70:	20005c40 	.word	0x20005c40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf74:	bf00      	nop
 800bf76:	bf00      	nop

0800bf78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b082      	sub	sp, #8
 800bf7c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf82:	f383 8811 	msr	BASEPRI, r3
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	607b      	str	r3, [r7, #4]
}
 800bf90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf92:	f7fe fed3 	bl	800ad3c <xTaskIncrementTick>
 800bf96:	4603      	mov	r3, r0
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d003      	beq.n	800bfa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf9c:	4b06      	ldr	r3, [pc, #24]	; (800bfb8 <xPortSysTickHandler+0x40>)
 800bf9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfa2:	601a      	str	r2, [r3, #0]
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	f383 8811 	msr	BASEPRI, r3
}
 800bfae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bfb0:	bf00      	nop
 800bfb2:	3708      	adds	r7, #8
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}
 800bfb8:	e000ed04 	.word	0xe000ed04

0800bfbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bfc0:	4b0b      	ldr	r3, [pc, #44]	; (800bff0 <vPortSetupTimerInterrupt+0x34>)
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bfc6:	4b0b      	ldr	r3, [pc, #44]	; (800bff4 <vPortSetupTimerInterrupt+0x38>)
 800bfc8:	2200      	movs	r2, #0
 800bfca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bfcc:	4b0a      	ldr	r3, [pc, #40]	; (800bff8 <vPortSetupTimerInterrupt+0x3c>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a0a      	ldr	r2, [pc, #40]	; (800bffc <vPortSetupTimerInterrupt+0x40>)
 800bfd2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfd6:	099b      	lsrs	r3, r3, #6
 800bfd8:	4a09      	ldr	r2, [pc, #36]	; (800c000 <vPortSetupTimerInterrupt+0x44>)
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bfde:	4b04      	ldr	r3, [pc, #16]	; (800bff0 <vPortSetupTimerInterrupt+0x34>)
 800bfe0:	2207      	movs	r2, #7
 800bfe2:	601a      	str	r2, [r3, #0]
}
 800bfe4:	bf00      	nop
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	e000e010 	.word	0xe000e010
 800bff4:	e000e018 	.word	0xe000e018
 800bff8:	20000098 	.word	0x20000098
 800bffc:	10624dd3 	.word	0x10624dd3
 800c000:	e000e014 	.word	0xe000e014

0800c004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c004:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c014 <vPortEnableVFP+0x10>
 800c008:	6801      	ldr	r1, [r0, #0]
 800c00a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c00e:	6001      	str	r1, [r0, #0]
 800c010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c012:	bf00      	nop
 800c014:	e000ed88 	.word	0xe000ed88

0800c018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c01e:	f3ef 8305 	mrs	r3, IPSR
 800c022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2b0f      	cmp	r3, #15
 800c028:	d914      	bls.n	800c054 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c02a:	4a17      	ldr	r2, [pc, #92]	; (800c088 <vPortValidateInterruptPriority+0x70>)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	4413      	add	r3, r2
 800c030:	781b      	ldrb	r3, [r3, #0]
 800c032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c034:	4b15      	ldr	r3, [pc, #84]	; (800c08c <vPortValidateInterruptPriority+0x74>)
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	7afa      	ldrb	r2, [r7, #11]
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d20a      	bcs.n	800c054 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c042:	f383 8811 	msr	BASEPRI, r3
 800c046:	f3bf 8f6f 	isb	sy
 800c04a:	f3bf 8f4f 	dsb	sy
 800c04e:	607b      	str	r3, [r7, #4]
}
 800c050:	bf00      	nop
 800c052:	e7fe      	b.n	800c052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c054:	4b0e      	ldr	r3, [pc, #56]	; (800c090 <vPortValidateInterruptPriority+0x78>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c05c:	4b0d      	ldr	r3, [pc, #52]	; (800c094 <vPortValidateInterruptPriority+0x7c>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	429a      	cmp	r2, r3
 800c062:	d90a      	bls.n	800c07a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c064:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c068:	f383 8811 	msr	BASEPRI, r3
 800c06c:	f3bf 8f6f 	isb	sy
 800c070:	f3bf 8f4f 	dsb	sy
 800c074:	603b      	str	r3, [r7, #0]
}
 800c076:	bf00      	nop
 800c078:	e7fe      	b.n	800c078 <vPortValidateInterruptPriority+0x60>
	}
 800c07a:	bf00      	nop
 800c07c:	3714      	adds	r7, #20
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr
 800c086:	bf00      	nop
 800c088:	e000e3f0 	.word	0xe000e3f0
 800c08c:	2000626c 	.word	0x2000626c
 800c090:	e000ed0c 	.word	0xe000ed0c
 800c094:	20006270 	.word	0x20006270

0800c098 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b088      	sub	sp, #32
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800c0a4:	4b48      	ldr	r3, [pc, #288]	; (800c1c8 <pvPortMalloc+0x130>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d10a      	bne.n	800c0c2 <pvPortMalloc+0x2a>
	__asm volatile
 800c0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b0:	f383 8811 	msr	BASEPRI, r3
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	f3bf 8f4f 	dsb	sy
 800c0bc:	60fb      	str	r3, [r7, #12]
}
 800c0be:	bf00      	nop
 800c0c0:	e7fe      	b.n	800c0c0 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800c0c2:	f7fe fd7f 	bl	800abc4 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c0c6:	4b41      	ldr	r3, [pc, #260]	; (800c1cc <pvPortMalloc+0x134>)
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	4013      	ands	r3, r2
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d172      	bne.n	800c1b8 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00d      	beq.n	800c0f4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800c0d8:	2208      	movs	r2, #8
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	4413      	add	r3, r2
 800c0de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f003 0307 	and.w	r3, r3, #7
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d004      	beq.n	800c0f4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f023 0307 	bic.w	r3, r3, #7
 800c0f0:	3308      	adds	r3, #8
 800c0f2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d05e      	beq.n	800c1b8 <pvPortMalloc+0x120>
 800c0fa:	4b35      	ldr	r3, [pc, #212]	; (800c1d0 <pvPortMalloc+0x138>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	429a      	cmp	r2, r3
 800c102:	d859      	bhi.n	800c1b8 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c104:	4b33      	ldr	r3, [pc, #204]	; (800c1d4 <pvPortMalloc+0x13c>)
 800c106:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800c108:	4b32      	ldr	r3, [pc, #200]	; (800c1d4 <pvPortMalloc+0x13c>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c10e:	e004      	b.n	800c11a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800c110:	69fb      	ldr	r3, [r7, #28]
 800c112:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c114:	69fb      	ldr	r3, [r7, #28]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c11a:	69fb      	ldr	r3, [r7, #28]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	429a      	cmp	r2, r3
 800c122:	d903      	bls.n	800c12c <pvPortMalloc+0x94>
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d1f1      	bne.n	800c110 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c12c:	4b26      	ldr	r3, [pc, #152]	; (800c1c8 <pvPortMalloc+0x130>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	69fa      	ldr	r2, [r7, #28]
 800c132:	429a      	cmp	r2, r3
 800c134:	d040      	beq.n	800c1b8 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2208      	movs	r2, #8
 800c13c:	4413      	add	r3, r2
 800c13e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c140:	69fb      	ldr	r3, [r7, #28]
 800c142:	681a      	ldr	r2, [r3, #0]
 800c144:	69bb      	ldr	r3, [r7, #24]
 800c146:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	1ad2      	subs	r2, r2, r3
 800c150:	2308      	movs	r3, #8
 800c152:	005b      	lsls	r3, r3, #1
 800c154:	429a      	cmp	r2, r3
 800c156:	d90f      	bls.n	800c178 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c158:	69fa      	ldr	r2, [r7, #28]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	4413      	add	r3, r2
 800c15e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c160:	69fb      	ldr	r3, [r7, #28]
 800c162:	685a      	ldr	r2, [r3, #4]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	1ad2      	subs	r2, r2, r3
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800c172:	6938      	ldr	r0, [r7, #16]
 800c174:	f000 f8a2 	bl	800c2bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c178:	4b15      	ldr	r3, [pc, #84]	; (800c1d0 <pvPortMalloc+0x138>)
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	69fb      	ldr	r3, [r7, #28]
 800c17e:	685b      	ldr	r3, [r3, #4]
 800c180:	1ad3      	subs	r3, r2, r3
 800c182:	4a13      	ldr	r2, [pc, #76]	; (800c1d0 <pvPortMalloc+0x138>)
 800c184:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c186:	4b12      	ldr	r3, [pc, #72]	; (800c1d0 <pvPortMalloc+0x138>)
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	4b13      	ldr	r3, [pc, #76]	; (800c1d8 <pvPortMalloc+0x140>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d203      	bcs.n	800c19a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c192:	4b0f      	ldr	r3, [pc, #60]	; (800c1d0 <pvPortMalloc+0x138>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	4a10      	ldr	r2, [pc, #64]	; (800c1d8 <pvPortMalloc+0x140>)
 800c198:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	685a      	ldr	r2, [r3, #4]
 800c19e:	4b0b      	ldr	r3, [pc, #44]	; (800c1cc <pvPortMalloc+0x134>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	431a      	orrs	r2, r3
 800c1a4:	69fb      	ldr	r3, [r7, #28]
 800c1a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c1a8:	69fb      	ldr	r3, [r7, #28]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c1ae:	4b0b      	ldr	r3, [pc, #44]	; (800c1dc <pvPortMalloc+0x144>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	4a09      	ldr	r2, [pc, #36]	; (800c1dc <pvPortMalloc+0x144>)
 800c1b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c1b8:	f7fe fd12 	bl	800abe0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800c1bc:	697b      	ldr	r3, [r7, #20]
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3720      	adds	r7, #32
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	2000627c 	.word	0x2000627c
 800c1cc:	20006290 	.word	0x20006290
 800c1d0:	20006280 	.word	0x20006280
 800c1d4:	20006274 	.word	0x20006274
 800c1d8:	20006284 	.word	0x20006284
 800c1dc:	20006288 	.word	0x20006288

0800c1e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d04d      	beq.n	800c28e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c1f2:	2308      	movs	r3, #8
 800c1f4:	425b      	negs	r3, r3
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	685a      	ldr	r2, [r3, #4]
 800c204:	4b24      	ldr	r3, [pc, #144]	; (800c298 <vPortFree+0xb8>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4013      	ands	r3, r2
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d10a      	bne.n	800c224 <vPortFree+0x44>
	__asm volatile
 800c20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	60fb      	str	r3, [r7, #12]
}
 800c220:	bf00      	nop
 800c222:	e7fe      	b.n	800c222 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00a      	beq.n	800c242 <vPortFree+0x62>
	__asm volatile
 800c22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c230:	f383 8811 	msr	BASEPRI, r3
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	60bb      	str	r3, [r7, #8]
}
 800c23e:	bf00      	nop
 800c240:	e7fe      	b.n	800c240 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	685a      	ldr	r2, [r3, #4]
 800c246:	4b14      	ldr	r3, [pc, #80]	; (800c298 <vPortFree+0xb8>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4013      	ands	r3, r2
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d01e      	beq.n	800c28e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d11a      	bne.n	800c28e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	685a      	ldr	r2, [r3, #4]
 800c25c:	4b0e      	ldr	r3, [pc, #56]	; (800c298 <vPortFree+0xb8>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	43db      	mvns	r3, r3
 800c262:	401a      	ands	r2, r3
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c268:	f7fe fcac 	bl	800abc4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	685a      	ldr	r2, [r3, #4]
 800c270:	4b0a      	ldr	r3, [pc, #40]	; (800c29c <vPortFree+0xbc>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4413      	add	r3, r2
 800c276:	4a09      	ldr	r2, [pc, #36]	; (800c29c <vPortFree+0xbc>)
 800c278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c27a:	6938      	ldr	r0, [r7, #16]
 800c27c:	f000 f81e 	bl	800c2bc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c280:	4b07      	ldr	r3, [pc, #28]	; (800c2a0 <vPortFree+0xc0>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	3301      	adds	r3, #1
 800c286:	4a06      	ldr	r2, [pc, #24]	; (800c2a0 <vPortFree+0xc0>)
 800c288:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c28a:	f7fe fca9 	bl	800abe0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c28e:	bf00      	nop
 800c290:	3718      	adds	r7, #24
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	20006290 	.word	0x20006290
 800c29c:	20006280 	.word	0x20006280
 800c2a0:	2000628c 	.word	0x2000628c

0800c2a4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800c2a8:	4b03      	ldr	r3, [pc, #12]	; (800c2b8 <xPortGetFreeHeapSize+0x14>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	20006280 	.word	0x20006280

0800c2bc <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c2bc:	b480      	push	{r7}
 800c2be:	b085      	sub	sp, #20
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c2c4:	4b28      	ldr	r3, [pc, #160]	; (800c368 <prvInsertBlockIntoFreeList+0xac>)
 800c2c6:	60fb      	str	r3, [r7, #12]
 800c2c8:	e002      	b.n	800c2d0 <prvInsertBlockIntoFreeList+0x14>
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	60fb      	str	r3, [r7, #12]
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d8f7      	bhi.n	800c2ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	68ba      	ldr	r2, [r7, #8]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	687a      	ldr	r2, [r7, #4]
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d108      	bne.n	800c2fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	685a      	ldr	r2, [r3, #4]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	685b      	ldr	r3, [r3, #4]
 800c2f4:	441a      	add	r2, r3
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	685b      	ldr	r3, [r3, #4]
 800c306:	68ba      	ldr	r2, [r7, #8]
 800c308:	441a      	add	r2, r3
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	429a      	cmp	r2, r3
 800c310:	d118      	bne.n	800c344 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	4b15      	ldr	r3, [pc, #84]	; (800c36c <prvInsertBlockIntoFreeList+0xb0>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d00d      	beq.n	800c33a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	685a      	ldr	r2, [r3, #4]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	441a      	add	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	681a      	ldr	r2, [r3, #0]
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	601a      	str	r2, [r3, #0]
 800c338:	e008      	b.n	800c34c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c33a:	4b0c      	ldr	r3, [pc, #48]	; (800c36c <prvInsertBlockIntoFreeList+0xb0>)
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	601a      	str	r2, [r3, #0]
 800c342:	e003      	b.n	800c34c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	681a      	ldr	r2, [r3, #0]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c34c:	68fa      	ldr	r2, [r7, #12]
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	429a      	cmp	r2, r3
 800c352:	d002      	beq.n	800c35a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c35a:	bf00      	nop
 800c35c:	3714      	adds	r7, #20
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	20006274 	.word	0x20006274
 800c36c:	2000627c 	.word	0x2000627c

0800c370 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800c370:	b480      	push	{r7}
 800c372:	b08f      	sub	sp, #60	; 0x3c
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800c378:	2300      	movs	r3, #0
 800c37a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800c37c:	2300      	movs	r3, #0
 800c37e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800c380:	2300      	movs	r3, #0
 800c382:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800c384:	4b5a      	ldr	r3, [pc, #360]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d00a      	beq.n	800c3a2 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800c38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c390:	f383 8811 	msr	BASEPRI, r3
 800c394:	f3bf 8f6f 	isb	sy
 800c398:	f3bf 8f4f 	dsb	sy
 800c39c:	617b      	str	r3, [r7, #20]
}
 800c39e:	bf00      	nop
 800c3a0:	e7fe      	b.n	800c3a0 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3a4:	00db      	lsls	r3, r3, #3
 800c3a6:	687a      	ldr	r2, [r7, #4]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800c3ac:	e07d      	b.n	800c4aa <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800c3ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b0:	685b      	ldr	r3, [r3, #4]
 800c3b2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800c3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3bc:	f003 0307 	and.w	r3, r3, #7
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d00e      	beq.n	800c3e2 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800c3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c6:	3307      	adds	r3, #7
 800c3c8:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3cc:	f023 0307 	bic.w	r3, r3, #7
 800c3d0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800c3d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3da:	1ad3      	subs	r3, r2, r3
 800c3dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3de:	4413      	add	r3, r2
 800c3e0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800c3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e4:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800c3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d106      	bne.n	800c3fa <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800c3ec:	69fb      	ldr	r3, [r7, #28]
 800c3ee:	4a41      	ldr	r2, [pc, #260]	; (800c4f4 <vPortDefineHeapRegions+0x184>)
 800c3f0:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800c3f2:	4b40      	ldr	r3, [pc, #256]	; (800c4f4 <vPortDefineHeapRegions+0x184>)
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	605a      	str	r2, [r3, #4]
 800c3f8:	e01f      	b.n	800c43a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800c3fa:	4b3d      	ldr	r3, [pc, #244]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10a      	bne.n	800c418 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800c402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	613b      	str	r3, [r7, #16]
}
 800c414:	bf00      	nop
 800c416:	e7fe      	b.n	800c416 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800c418:	4b35      	ldr	r3, [pc, #212]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	461a      	mov	r2, r3
 800c41e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c420:	4293      	cmp	r3, r2
 800c422:	d80a      	bhi.n	800c43a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800c424:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c428:	f383 8811 	msr	BASEPRI, r3
 800c42c:	f3bf 8f6f 	isb	sy
 800c430:	f3bf 8f4f 	dsb	sy
 800c434:	60fb      	str	r3, [r7, #12]
}
 800c436:	bf00      	nop
 800c438:	e7fe      	b.n	800c438 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800c43a:	4b2d      	ldr	r3, [pc, #180]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800c440:	69fa      	ldr	r2, [r7, #28]
 800c442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c444:	4413      	add	r3, r2
 800c446:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800c448:	2208      	movs	r2, #8
 800c44a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c44c:	1a9b      	subs	r3, r3, r2
 800c44e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c452:	f023 0307 	bic.w	r3, r3, #7
 800c456:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800c458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c45a:	4a25      	ldr	r2, [pc, #148]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c45c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800c45e:	4b24      	ldr	r3, [pc, #144]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2200      	movs	r2, #0
 800c464:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800c466:	4b22      	ldr	r3, [pc, #136]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	2200      	movs	r2, #0
 800c46c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c476:	1ad2      	subs	r2, r2, r3
 800c478:	6a3b      	ldr	r3, [r7, #32]
 800c47a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800c47c:	4b1c      	ldr	r3, [pc, #112]	; (800c4f0 <vPortDefineHeapRegions+0x180>)
 800c47e:	681a      	ldr	r2, [r3, #0]
 800c480:	6a3b      	ldr	r3, [r7, #32]
 800c482:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800c484:	69bb      	ldr	r3, [r7, #24]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d002      	beq.n	800c490 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800c48a:	69bb      	ldr	r3, [r7, #24]
 800c48c:	6a3a      	ldr	r2, [r7, #32]
 800c48e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800c490:	6a3b      	ldr	r3, [r7, #32]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c496:	4413      	add	r3, r2
 800c498:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800c49a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c49c:	3301      	adds	r3, #1
 800c49e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4a2:	00db      	lsls	r3, r3, #3
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800c4aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f47f af7d 	bne.w	800c3ae <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800c4b4:	4a10      	ldr	r2, [pc, #64]	; (800c4f8 <vPortDefineHeapRegions+0x188>)
 800c4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b8:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800c4ba:	4a10      	ldr	r2, [pc, #64]	; (800c4fc <vPortDefineHeapRegions+0x18c>)
 800c4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4be:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800c4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d10a      	bne.n	800c4dc <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	60bb      	str	r3, [r7, #8]
}
 800c4d8:	bf00      	nop
 800c4da:	e7fe      	b.n	800c4da <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c4dc:	4b08      	ldr	r3, [pc, #32]	; (800c500 <vPortDefineHeapRegions+0x190>)
 800c4de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c4e2:	601a      	str	r2, [r3, #0]
}
 800c4e4:	bf00      	nop
 800c4e6:	373c      	adds	r7, #60	; 0x3c
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr
 800c4f0:	2000627c 	.word	0x2000627c
 800c4f4:	20006274 	.word	0x20006274
 800c4f8:	20006284 	.word	0x20006284
 800c4fc:	20006280 	.word	0x20006280
 800c500:	20006290 	.word	0x20006290

0800c504 <atol>:
 800c504:	220a      	movs	r2, #10
 800c506:	2100      	movs	r1, #0
 800c508:	f000 bf9e 	b.w	800d448 <strtol>

0800c50c <calloc>:
 800c50c:	4b02      	ldr	r3, [pc, #8]	; (800c518 <calloc+0xc>)
 800c50e:	460a      	mov	r2, r1
 800c510:	4601      	mov	r1, r0
 800c512:	6818      	ldr	r0, [r3, #0]
 800c514:	f000 b9f0 	b.w	800c8f8 <_calloc_r>
 800c518:	200000b8 	.word	0x200000b8

0800c51c <__errno>:
 800c51c:	4b01      	ldr	r3, [pc, #4]	; (800c524 <__errno+0x8>)
 800c51e:	6818      	ldr	r0, [r3, #0]
 800c520:	4770      	bx	lr
 800c522:	bf00      	nop
 800c524:	200000b8 	.word	0x200000b8

0800c528 <std>:
 800c528:	2300      	movs	r3, #0
 800c52a:	b510      	push	{r4, lr}
 800c52c:	4604      	mov	r4, r0
 800c52e:	e9c0 3300 	strd	r3, r3, [r0]
 800c532:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c536:	6083      	str	r3, [r0, #8]
 800c538:	8181      	strh	r1, [r0, #12]
 800c53a:	6643      	str	r3, [r0, #100]	; 0x64
 800c53c:	81c2      	strh	r2, [r0, #14]
 800c53e:	6183      	str	r3, [r0, #24]
 800c540:	4619      	mov	r1, r3
 800c542:	2208      	movs	r2, #8
 800c544:	305c      	adds	r0, #92	; 0x5c
 800c546:	f000 f9cf 	bl	800c8e8 <memset>
 800c54a:	4b05      	ldr	r3, [pc, #20]	; (800c560 <std+0x38>)
 800c54c:	6263      	str	r3, [r4, #36]	; 0x24
 800c54e:	4b05      	ldr	r3, [pc, #20]	; (800c564 <std+0x3c>)
 800c550:	62a3      	str	r3, [r4, #40]	; 0x28
 800c552:	4b05      	ldr	r3, [pc, #20]	; (800c568 <std+0x40>)
 800c554:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c556:	4b05      	ldr	r3, [pc, #20]	; (800c56c <std+0x44>)
 800c558:	6224      	str	r4, [r4, #32]
 800c55a:	6323      	str	r3, [r4, #48]	; 0x30
 800c55c:	bd10      	pop	{r4, pc}
 800c55e:	bf00      	nop
 800c560:	0800d225 	.word	0x0800d225
 800c564:	0800d247 	.word	0x0800d247
 800c568:	0800d27f 	.word	0x0800d27f
 800c56c:	0800d2a3 	.word	0x0800d2a3

0800c570 <_cleanup_r>:
 800c570:	4901      	ldr	r1, [pc, #4]	; (800c578 <_cleanup_r+0x8>)
 800c572:	f000 b8af 	b.w	800c6d4 <_fwalk_reent>
 800c576:	bf00      	nop
 800c578:	0800d7a1 	.word	0x0800d7a1

0800c57c <__sfmoreglue>:
 800c57c:	b570      	push	{r4, r5, r6, lr}
 800c57e:	2268      	movs	r2, #104	; 0x68
 800c580:	1e4d      	subs	r5, r1, #1
 800c582:	4355      	muls	r5, r2
 800c584:	460e      	mov	r6, r1
 800c586:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c58a:	f000 fa37 	bl	800c9fc <_malloc_r>
 800c58e:	4604      	mov	r4, r0
 800c590:	b140      	cbz	r0, 800c5a4 <__sfmoreglue+0x28>
 800c592:	2100      	movs	r1, #0
 800c594:	e9c0 1600 	strd	r1, r6, [r0]
 800c598:	300c      	adds	r0, #12
 800c59a:	60a0      	str	r0, [r4, #8]
 800c59c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c5a0:	f000 f9a2 	bl	800c8e8 <memset>
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	bd70      	pop	{r4, r5, r6, pc}

0800c5a8 <__sfp_lock_acquire>:
 800c5a8:	4801      	ldr	r0, [pc, #4]	; (800c5b0 <__sfp_lock_acquire+0x8>)
 800c5aa:	f000 b984 	b.w	800c8b6 <__retarget_lock_acquire_recursive>
 800c5ae:	bf00      	nop
 800c5b0:	20006295 	.word	0x20006295

0800c5b4 <__sfp_lock_release>:
 800c5b4:	4801      	ldr	r0, [pc, #4]	; (800c5bc <__sfp_lock_release+0x8>)
 800c5b6:	f000 b97f 	b.w	800c8b8 <__retarget_lock_release_recursive>
 800c5ba:	bf00      	nop
 800c5bc:	20006295 	.word	0x20006295

0800c5c0 <__sinit_lock_acquire>:
 800c5c0:	4801      	ldr	r0, [pc, #4]	; (800c5c8 <__sinit_lock_acquire+0x8>)
 800c5c2:	f000 b978 	b.w	800c8b6 <__retarget_lock_acquire_recursive>
 800c5c6:	bf00      	nop
 800c5c8:	20006296 	.word	0x20006296

0800c5cc <__sinit_lock_release>:
 800c5cc:	4801      	ldr	r0, [pc, #4]	; (800c5d4 <__sinit_lock_release+0x8>)
 800c5ce:	f000 b973 	b.w	800c8b8 <__retarget_lock_release_recursive>
 800c5d2:	bf00      	nop
 800c5d4:	20006296 	.word	0x20006296

0800c5d8 <__sinit>:
 800c5d8:	b510      	push	{r4, lr}
 800c5da:	4604      	mov	r4, r0
 800c5dc:	f7ff fff0 	bl	800c5c0 <__sinit_lock_acquire>
 800c5e0:	69a3      	ldr	r3, [r4, #24]
 800c5e2:	b11b      	cbz	r3, 800c5ec <__sinit+0x14>
 800c5e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5e8:	f7ff bff0 	b.w	800c5cc <__sinit_lock_release>
 800c5ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c5f0:	6523      	str	r3, [r4, #80]	; 0x50
 800c5f2:	4b13      	ldr	r3, [pc, #76]	; (800c640 <__sinit+0x68>)
 800c5f4:	4a13      	ldr	r2, [pc, #76]	; (800c644 <__sinit+0x6c>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	62a2      	str	r2, [r4, #40]	; 0x28
 800c5fa:	42a3      	cmp	r3, r4
 800c5fc:	bf04      	itt	eq
 800c5fe:	2301      	moveq	r3, #1
 800c600:	61a3      	streq	r3, [r4, #24]
 800c602:	4620      	mov	r0, r4
 800c604:	f000 f820 	bl	800c648 <__sfp>
 800c608:	6060      	str	r0, [r4, #4]
 800c60a:	4620      	mov	r0, r4
 800c60c:	f000 f81c 	bl	800c648 <__sfp>
 800c610:	60a0      	str	r0, [r4, #8]
 800c612:	4620      	mov	r0, r4
 800c614:	f000 f818 	bl	800c648 <__sfp>
 800c618:	2200      	movs	r2, #0
 800c61a:	60e0      	str	r0, [r4, #12]
 800c61c:	2104      	movs	r1, #4
 800c61e:	6860      	ldr	r0, [r4, #4]
 800c620:	f7ff ff82 	bl	800c528 <std>
 800c624:	68a0      	ldr	r0, [r4, #8]
 800c626:	2201      	movs	r2, #1
 800c628:	2109      	movs	r1, #9
 800c62a:	f7ff ff7d 	bl	800c528 <std>
 800c62e:	68e0      	ldr	r0, [r4, #12]
 800c630:	2202      	movs	r2, #2
 800c632:	2112      	movs	r1, #18
 800c634:	f7ff ff78 	bl	800c528 <std>
 800c638:	2301      	movs	r3, #1
 800c63a:	61a3      	str	r3, [r4, #24]
 800c63c:	e7d2      	b.n	800c5e4 <__sinit+0xc>
 800c63e:	bf00      	nop
 800c640:	0801178c 	.word	0x0801178c
 800c644:	0800c571 	.word	0x0800c571

0800c648 <__sfp>:
 800c648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c64a:	4607      	mov	r7, r0
 800c64c:	f7ff ffac 	bl	800c5a8 <__sfp_lock_acquire>
 800c650:	4b1e      	ldr	r3, [pc, #120]	; (800c6cc <__sfp+0x84>)
 800c652:	681e      	ldr	r6, [r3, #0]
 800c654:	69b3      	ldr	r3, [r6, #24]
 800c656:	b913      	cbnz	r3, 800c65e <__sfp+0x16>
 800c658:	4630      	mov	r0, r6
 800c65a:	f7ff ffbd 	bl	800c5d8 <__sinit>
 800c65e:	3648      	adds	r6, #72	; 0x48
 800c660:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c664:	3b01      	subs	r3, #1
 800c666:	d503      	bpl.n	800c670 <__sfp+0x28>
 800c668:	6833      	ldr	r3, [r6, #0]
 800c66a:	b30b      	cbz	r3, 800c6b0 <__sfp+0x68>
 800c66c:	6836      	ldr	r6, [r6, #0]
 800c66e:	e7f7      	b.n	800c660 <__sfp+0x18>
 800c670:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c674:	b9d5      	cbnz	r5, 800c6ac <__sfp+0x64>
 800c676:	4b16      	ldr	r3, [pc, #88]	; (800c6d0 <__sfp+0x88>)
 800c678:	60e3      	str	r3, [r4, #12]
 800c67a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c67e:	6665      	str	r5, [r4, #100]	; 0x64
 800c680:	f000 f918 	bl	800c8b4 <__retarget_lock_init_recursive>
 800c684:	f7ff ff96 	bl	800c5b4 <__sfp_lock_release>
 800c688:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c68c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c690:	6025      	str	r5, [r4, #0]
 800c692:	61a5      	str	r5, [r4, #24]
 800c694:	2208      	movs	r2, #8
 800c696:	4629      	mov	r1, r5
 800c698:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c69c:	f000 f924 	bl	800c8e8 <memset>
 800c6a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c6a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6ac:	3468      	adds	r4, #104	; 0x68
 800c6ae:	e7d9      	b.n	800c664 <__sfp+0x1c>
 800c6b0:	2104      	movs	r1, #4
 800c6b2:	4638      	mov	r0, r7
 800c6b4:	f7ff ff62 	bl	800c57c <__sfmoreglue>
 800c6b8:	4604      	mov	r4, r0
 800c6ba:	6030      	str	r0, [r6, #0]
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	d1d5      	bne.n	800c66c <__sfp+0x24>
 800c6c0:	f7ff ff78 	bl	800c5b4 <__sfp_lock_release>
 800c6c4:	230c      	movs	r3, #12
 800c6c6:	603b      	str	r3, [r7, #0]
 800c6c8:	e7ee      	b.n	800c6a8 <__sfp+0x60>
 800c6ca:	bf00      	nop
 800c6cc:	0801178c 	.word	0x0801178c
 800c6d0:	ffff0001 	.word	0xffff0001

0800c6d4 <_fwalk_reent>:
 800c6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6d8:	4606      	mov	r6, r0
 800c6da:	4688      	mov	r8, r1
 800c6dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c6e0:	2700      	movs	r7, #0
 800c6e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6e6:	f1b9 0901 	subs.w	r9, r9, #1
 800c6ea:	d505      	bpl.n	800c6f8 <_fwalk_reent+0x24>
 800c6ec:	6824      	ldr	r4, [r4, #0]
 800c6ee:	2c00      	cmp	r4, #0
 800c6f0:	d1f7      	bne.n	800c6e2 <_fwalk_reent+0xe>
 800c6f2:	4638      	mov	r0, r7
 800c6f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6f8:	89ab      	ldrh	r3, [r5, #12]
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d907      	bls.n	800c70e <_fwalk_reent+0x3a>
 800c6fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c702:	3301      	adds	r3, #1
 800c704:	d003      	beq.n	800c70e <_fwalk_reent+0x3a>
 800c706:	4629      	mov	r1, r5
 800c708:	4630      	mov	r0, r6
 800c70a:	47c0      	blx	r8
 800c70c:	4307      	orrs	r7, r0
 800c70e:	3568      	adds	r5, #104	; 0x68
 800c710:	e7e9      	b.n	800c6e6 <_fwalk_reent+0x12>
	...

0800c714 <gmtime_r>:
 800c714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c718:	e9d0 6700 	ldrd	r6, r7, [r0]
 800c71c:	460c      	mov	r4, r1
 800c71e:	4a4f      	ldr	r2, [pc, #316]	; (800c85c <gmtime_r+0x148>)
 800c720:	2300      	movs	r3, #0
 800c722:	4630      	mov	r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	f7f4 f8b1 	bl	800088c <__aeabi_ldivmod>
 800c72a:	4639      	mov	r1, r7
 800c72c:	4605      	mov	r5, r0
 800c72e:	4a4b      	ldr	r2, [pc, #300]	; (800c85c <gmtime_r+0x148>)
 800c730:	4630      	mov	r0, r6
 800c732:	2300      	movs	r3, #0
 800c734:	f7f4 f8aa 	bl	800088c <__aeabi_ldivmod>
 800c738:	2a00      	cmp	r2, #0
 800c73a:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800c73e:	bfb7      	itett	lt
 800c740:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800c744:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800c748:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800c74c:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800c750:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800c754:	fbb2 f1f0 	udiv	r1, r2, r0
 800c758:	fb00 2211 	mls	r2, r0, r1, r2
 800c75c:	203c      	movs	r0, #60	; 0x3c
 800c75e:	60a1      	str	r1, [r4, #8]
 800c760:	fbb2 f1f0 	udiv	r1, r2, r0
 800c764:	fb00 2211 	mls	r2, r0, r1, r2
 800c768:	6061      	str	r1, [r4, #4]
 800c76a:	6022      	str	r2, [r4, #0]
 800c76c:	2107      	movs	r1, #7
 800c76e:	1cda      	adds	r2, r3, #3
 800c770:	fb92 f1f1 	sdiv	r1, r2, r1
 800c774:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c778:	1a52      	subs	r2, r2, r1
 800c77a:	bf48      	it	mi
 800c77c:	3207      	addmi	r2, #7
 800c77e:	4d38      	ldr	r5, [pc, #224]	; (800c860 <gmtime_r+0x14c>)
 800c780:	4838      	ldr	r0, [pc, #224]	; (800c864 <gmtime_r+0x150>)
 800c782:	61a2      	str	r2, [r4, #24]
 800c784:	2b00      	cmp	r3, #0
 800c786:	bfb7      	itett	lt
 800c788:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800c78c:	fb93 f5f5 	sdivge	r5, r3, r5
 800c790:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800c794:	fb92 f5f5 	sdivlt	r5, r2, r5
 800c798:	fb00 3005 	mla	r0, r0, r5, r3
 800c79c:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800c7a0:	fbb0 f2f2 	udiv	r2, r0, r2
 800c7a4:	4402      	add	r2, r0
 800c7a6:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800c7aa:	fbb0 f1f3 	udiv	r1, r0, r3
 800c7ae:	1a52      	subs	r2, r2, r1
 800c7b0:	f240 1c6d 	movw	ip, #365	; 0x16d
 800c7b4:	492c      	ldr	r1, [pc, #176]	; (800c868 <gmtime_r+0x154>)
 800c7b6:	fbb0 f1f1 	udiv	r1, r0, r1
 800c7ba:	2764      	movs	r7, #100	; 0x64
 800c7bc:	1a52      	subs	r2, r2, r1
 800c7be:	fbb2 f1fc 	udiv	r1, r2, ip
 800c7c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7c6:	fbb1 f6f7 	udiv	r6, r1, r7
 800c7ca:	1af3      	subs	r3, r6, r3
 800c7cc:	4403      	add	r3, r0
 800c7ce:	fb0c 3311 	mls	r3, ip, r1, r3
 800c7d2:	2299      	movs	r2, #153	; 0x99
 800c7d4:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800c7d8:	f10e 0e02 	add.w	lr, lr, #2
 800c7dc:	f103 0c01 	add.w	ip, r3, #1
 800c7e0:	fbbe f0f2 	udiv	r0, lr, r2
 800c7e4:	4342      	muls	r2, r0
 800c7e6:	3202      	adds	r2, #2
 800c7e8:	f04f 0805 	mov.w	r8, #5
 800c7ec:	fbb2 f2f8 	udiv	r2, r2, r8
 800c7f0:	ebac 0c02 	sub.w	ip, ip, r2
 800c7f4:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800c7f8:	4596      	cmp	lr, r2
 800c7fa:	bf94      	ite	ls
 800c7fc:	2202      	movls	r2, #2
 800c7fe:	f06f 0209 	mvnhi.w	r2, #9
 800c802:	4410      	add	r0, r2
 800c804:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c808:	fb02 1505 	mla	r5, r2, r5, r1
 800c80c:	2801      	cmp	r0, #1
 800c80e:	bf98      	it	ls
 800c810:	3501      	addls	r5, #1
 800c812:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800c816:	d30d      	bcc.n	800c834 <gmtime_r+0x120>
 800c818:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800c81c:	61e3      	str	r3, [r4, #28]
 800c81e:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800c822:	2300      	movs	r3, #0
 800c824:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800c828:	f8c4 c00c 	str.w	ip, [r4, #12]
 800c82c:	6223      	str	r3, [r4, #32]
 800c82e:	4620      	mov	r0, r4
 800c830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c834:	078a      	lsls	r2, r1, #30
 800c836:	d102      	bne.n	800c83e <gmtime_r+0x12a>
 800c838:	fb07 1616 	mls	r6, r7, r6, r1
 800c83c:	b95e      	cbnz	r6, 800c856 <gmtime_r+0x142>
 800c83e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c842:	fbb1 f6f2 	udiv	r6, r1, r2
 800c846:	fb02 1216 	mls	r2, r2, r6, r1
 800c84a:	fab2 f282 	clz	r2, r2
 800c84e:	0952      	lsrs	r2, r2, #5
 800c850:	333b      	adds	r3, #59	; 0x3b
 800c852:	4413      	add	r3, r2
 800c854:	e7e2      	b.n	800c81c <gmtime_r+0x108>
 800c856:	2201      	movs	r2, #1
 800c858:	e7fa      	b.n	800c850 <gmtime_r+0x13c>
 800c85a:	bf00      	nop
 800c85c:	00015180 	.word	0x00015180
 800c860:	00023ab1 	.word	0x00023ab1
 800c864:	fffdc54f 	.word	0xfffdc54f
 800c868:	00023ab0 	.word	0x00023ab0

0800c86c <__libc_init_array>:
 800c86c:	b570      	push	{r4, r5, r6, lr}
 800c86e:	4d0d      	ldr	r5, [pc, #52]	; (800c8a4 <__libc_init_array+0x38>)
 800c870:	4c0d      	ldr	r4, [pc, #52]	; (800c8a8 <__libc_init_array+0x3c>)
 800c872:	1b64      	subs	r4, r4, r5
 800c874:	10a4      	asrs	r4, r4, #2
 800c876:	2600      	movs	r6, #0
 800c878:	42a6      	cmp	r6, r4
 800c87a:	d109      	bne.n	800c890 <__libc_init_array+0x24>
 800c87c:	4d0b      	ldr	r5, [pc, #44]	; (800c8ac <__libc_init_array+0x40>)
 800c87e:	4c0c      	ldr	r4, [pc, #48]	; (800c8b0 <__libc_init_array+0x44>)
 800c880:	f001 fa2e 	bl	800dce0 <_init>
 800c884:	1b64      	subs	r4, r4, r5
 800c886:	10a4      	asrs	r4, r4, #2
 800c888:	2600      	movs	r6, #0
 800c88a:	42a6      	cmp	r6, r4
 800c88c:	d105      	bne.n	800c89a <__libc_init_array+0x2e>
 800c88e:	bd70      	pop	{r4, r5, r6, pc}
 800c890:	f855 3b04 	ldr.w	r3, [r5], #4
 800c894:	4798      	blx	r3
 800c896:	3601      	adds	r6, #1
 800c898:	e7ee      	b.n	800c878 <__libc_init_array+0xc>
 800c89a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c89e:	4798      	blx	r3
 800c8a0:	3601      	adds	r6, #1
 800c8a2:	e7f2      	b.n	800c88a <__libc_init_array+0x1e>
 800c8a4:	080118cc 	.word	0x080118cc
 800c8a8:	080118cc 	.word	0x080118cc
 800c8ac:	080118cc 	.word	0x080118cc
 800c8b0:	080118d0 	.word	0x080118d0

0800c8b4 <__retarget_lock_init_recursive>:
 800c8b4:	4770      	bx	lr

0800c8b6 <__retarget_lock_acquire_recursive>:
 800c8b6:	4770      	bx	lr

0800c8b8 <__retarget_lock_release_recursive>:
 800c8b8:	4770      	bx	lr
	...

0800c8bc <free>:
 800c8bc:	4b02      	ldr	r3, [pc, #8]	; (800c8c8 <free+0xc>)
 800c8be:	4601      	mov	r1, r0
 800c8c0:	6818      	ldr	r0, [r3, #0]
 800c8c2:	f000 b82f 	b.w	800c924 <_free_r>
 800c8c6:	bf00      	nop
 800c8c8:	200000b8 	.word	0x200000b8

0800c8cc <memcpy>:
 800c8cc:	440a      	add	r2, r1
 800c8ce:	4291      	cmp	r1, r2
 800c8d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c8d4:	d100      	bne.n	800c8d8 <memcpy+0xc>
 800c8d6:	4770      	bx	lr
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8e2:	4291      	cmp	r1, r2
 800c8e4:	d1f9      	bne.n	800c8da <memcpy+0xe>
 800c8e6:	bd10      	pop	{r4, pc}

0800c8e8 <memset>:
 800c8e8:	4402      	add	r2, r0
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d100      	bne.n	800c8f2 <memset+0xa>
 800c8f0:	4770      	bx	lr
 800c8f2:	f803 1b01 	strb.w	r1, [r3], #1
 800c8f6:	e7f9      	b.n	800c8ec <memset+0x4>

0800c8f8 <_calloc_r>:
 800c8f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8fa:	fba1 2402 	umull	r2, r4, r1, r2
 800c8fe:	b94c      	cbnz	r4, 800c914 <_calloc_r+0x1c>
 800c900:	4611      	mov	r1, r2
 800c902:	9201      	str	r2, [sp, #4]
 800c904:	f000 f87a 	bl	800c9fc <_malloc_r>
 800c908:	9a01      	ldr	r2, [sp, #4]
 800c90a:	4605      	mov	r5, r0
 800c90c:	b930      	cbnz	r0, 800c91c <_calloc_r+0x24>
 800c90e:	4628      	mov	r0, r5
 800c910:	b003      	add	sp, #12
 800c912:	bd30      	pop	{r4, r5, pc}
 800c914:	220c      	movs	r2, #12
 800c916:	6002      	str	r2, [r0, #0]
 800c918:	2500      	movs	r5, #0
 800c91a:	e7f8      	b.n	800c90e <_calloc_r+0x16>
 800c91c:	4621      	mov	r1, r4
 800c91e:	f7ff ffe3 	bl	800c8e8 <memset>
 800c922:	e7f4      	b.n	800c90e <_calloc_r+0x16>

0800c924 <_free_r>:
 800c924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c926:	2900      	cmp	r1, #0
 800c928:	d044      	beq.n	800c9b4 <_free_r+0x90>
 800c92a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c92e:	9001      	str	r0, [sp, #4]
 800c930:	2b00      	cmp	r3, #0
 800c932:	f1a1 0404 	sub.w	r4, r1, #4
 800c936:	bfb8      	it	lt
 800c938:	18e4      	addlt	r4, r4, r3
 800c93a:	f000 ffff 	bl	800d93c <__malloc_lock>
 800c93e:	4a1e      	ldr	r2, [pc, #120]	; (800c9b8 <_free_r+0x94>)
 800c940:	9801      	ldr	r0, [sp, #4]
 800c942:	6813      	ldr	r3, [r2, #0]
 800c944:	b933      	cbnz	r3, 800c954 <_free_r+0x30>
 800c946:	6063      	str	r3, [r4, #4]
 800c948:	6014      	str	r4, [r2, #0]
 800c94a:	b003      	add	sp, #12
 800c94c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c950:	f000 bffa 	b.w	800d948 <__malloc_unlock>
 800c954:	42a3      	cmp	r3, r4
 800c956:	d908      	bls.n	800c96a <_free_r+0x46>
 800c958:	6825      	ldr	r5, [r4, #0]
 800c95a:	1961      	adds	r1, r4, r5
 800c95c:	428b      	cmp	r3, r1
 800c95e:	bf01      	itttt	eq
 800c960:	6819      	ldreq	r1, [r3, #0]
 800c962:	685b      	ldreq	r3, [r3, #4]
 800c964:	1949      	addeq	r1, r1, r5
 800c966:	6021      	streq	r1, [r4, #0]
 800c968:	e7ed      	b.n	800c946 <_free_r+0x22>
 800c96a:	461a      	mov	r2, r3
 800c96c:	685b      	ldr	r3, [r3, #4]
 800c96e:	b10b      	cbz	r3, 800c974 <_free_r+0x50>
 800c970:	42a3      	cmp	r3, r4
 800c972:	d9fa      	bls.n	800c96a <_free_r+0x46>
 800c974:	6811      	ldr	r1, [r2, #0]
 800c976:	1855      	adds	r5, r2, r1
 800c978:	42a5      	cmp	r5, r4
 800c97a:	d10b      	bne.n	800c994 <_free_r+0x70>
 800c97c:	6824      	ldr	r4, [r4, #0]
 800c97e:	4421      	add	r1, r4
 800c980:	1854      	adds	r4, r2, r1
 800c982:	42a3      	cmp	r3, r4
 800c984:	6011      	str	r1, [r2, #0]
 800c986:	d1e0      	bne.n	800c94a <_free_r+0x26>
 800c988:	681c      	ldr	r4, [r3, #0]
 800c98a:	685b      	ldr	r3, [r3, #4]
 800c98c:	6053      	str	r3, [r2, #4]
 800c98e:	4421      	add	r1, r4
 800c990:	6011      	str	r1, [r2, #0]
 800c992:	e7da      	b.n	800c94a <_free_r+0x26>
 800c994:	d902      	bls.n	800c99c <_free_r+0x78>
 800c996:	230c      	movs	r3, #12
 800c998:	6003      	str	r3, [r0, #0]
 800c99a:	e7d6      	b.n	800c94a <_free_r+0x26>
 800c99c:	6825      	ldr	r5, [r4, #0]
 800c99e:	1961      	adds	r1, r4, r5
 800c9a0:	428b      	cmp	r3, r1
 800c9a2:	bf04      	itt	eq
 800c9a4:	6819      	ldreq	r1, [r3, #0]
 800c9a6:	685b      	ldreq	r3, [r3, #4]
 800c9a8:	6063      	str	r3, [r4, #4]
 800c9aa:	bf04      	itt	eq
 800c9ac:	1949      	addeq	r1, r1, r5
 800c9ae:	6021      	streq	r1, [r4, #0]
 800c9b0:	6054      	str	r4, [r2, #4]
 800c9b2:	e7ca      	b.n	800c94a <_free_r+0x26>
 800c9b4:	b003      	add	sp, #12
 800c9b6:	bd30      	pop	{r4, r5, pc}
 800c9b8:	20006298 	.word	0x20006298

0800c9bc <sbrk_aligned>:
 800c9bc:	b570      	push	{r4, r5, r6, lr}
 800c9be:	4e0e      	ldr	r6, [pc, #56]	; (800c9f8 <sbrk_aligned+0x3c>)
 800c9c0:	460c      	mov	r4, r1
 800c9c2:	6831      	ldr	r1, [r6, #0]
 800c9c4:	4605      	mov	r5, r0
 800c9c6:	b911      	cbnz	r1, 800c9ce <sbrk_aligned+0x12>
 800c9c8:	f000 fbfc 	bl	800d1c4 <_sbrk_r>
 800c9cc:	6030      	str	r0, [r6, #0]
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4628      	mov	r0, r5
 800c9d2:	f000 fbf7 	bl	800d1c4 <_sbrk_r>
 800c9d6:	1c43      	adds	r3, r0, #1
 800c9d8:	d00a      	beq.n	800c9f0 <sbrk_aligned+0x34>
 800c9da:	1cc4      	adds	r4, r0, #3
 800c9dc:	f024 0403 	bic.w	r4, r4, #3
 800c9e0:	42a0      	cmp	r0, r4
 800c9e2:	d007      	beq.n	800c9f4 <sbrk_aligned+0x38>
 800c9e4:	1a21      	subs	r1, r4, r0
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	f000 fbec 	bl	800d1c4 <_sbrk_r>
 800c9ec:	3001      	adds	r0, #1
 800c9ee:	d101      	bne.n	800c9f4 <sbrk_aligned+0x38>
 800c9f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	bd70      	pop	{r4, r5, r6, pc}
 800c9f8:	2000629c 	.word	0x2000629c

0800c9fc <_malloc_r>:
 800c9fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca00:	1ccd      	adds	r5, r1, #3
 800ca02:	f025 0503 	bic.w	r5, r5, #3
 800ca06:	3508      	adds	r5, #8
 800ca08:	2d0c      	cmp	r5, #12
 800ca0a:	bf38      	it	cc
 800ca0c:	250c      	movcc	r5, #12
 800ca0e:	2d00      	cmp	r5, #0
 800ca10:	4607      	mov	r7, r0
 800ca12:	db01      	blt.n	800ca18 <_malloc_r+0x1c>
 800ca14:	42a9      	cmp	r1, r5
 800ca16:	d905      	bls.n	800ca24 <_malloc_r+0x28>
 800ca18:	230c      	movs	r3, #12
 800ca1a:	603b      	str	r3, [r7, #0]
 800ca1c:	2600      	movs	r6, #0
 800ca1e:	4630      	mov	r0, r6
 800ca20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca24:	4e2e      	ldr	r6, [pc, #184]	; (800cae0 <_malloc_r+0xe4>)
 800ca26:	f000 ff89 	bl	800d93c <__malloc_lock>
 800ca2a:	6833      	ldr	r3, [r6, #0]
 800ca2c:	461c      	mov	r4, r3
 800ca2e:	bb34      	cbnz	r4, 800ca7e <_malloc_r+0x82>
 800ca30:	4629      	mov	r1, r5
 800ca32:	4638      	mov	r0, r7
 800ca34:	f7ff ffc2 	bl	800c9bc <sbrk_aligned>
 800ca38:	1c43      	adds	r3, r0, #1
 800ca3a:	4604      	mov	r4, r0
 800ca3c:	d14d      	bne.n	800cada <_malloc_r+0xde>
 800ca3e:	6834      	ldr	r4, [r6, #0]
 800ca40:	4626      	mov	r6, r4
 800ca42:	2e00      	cmp	r6, #0
 800ca44:	d140      	bne.n	800cac8 <_malloc_r+0xcc>
 800ca46:	6823      	ldr	r3, [r4, #0]
 800ca48:	4631      	mov	r1, r6
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	eb04 0803 	add.w	r8, r4, r3
 800ca50:	f000 fbb8 	bl	800d1c4 <_sbrk_r>
 800ca54:	4580      	cmp	r8, r0
 800ca56:	d13a      	bne.n	800cace <_malloc_r+0xd2>
 800ca58:	6821      	ldr	r1, [r4, #0]
 800ca5a:	3503      	adds	r5, #3
 800ca5c:	1a6d      	subs	r5, r5, r1
 800ca5e:	f025 0503 	bic.w	r5, r5, #3
 800ca62:	3508      	adds	r5, #8
 800ca64:	2d0c      	cmp	r5, #12
 800ca66:	bf38      	it	cc
 800ca68:	250c      	movcc	r5, #12
 800ca6a:	4629      	mov	r1, r5
 800ca6c:	4638      	mov	r0, r7
 800ca6e:	f7ff ffa5 	bl	800c9bc <sbrk_aligned>
 800ca72:	3001      	adds	r0, #1
 800ca74:	d02b      	beq.n	800cace <_malloc_r+0xd2>
 800ca76:	6823      	ldr	r3, [r4, #0]
 800ca78:	442b      	add	r3, r5
 800ca7a:	6023      	str	r3, [r4, #0]
 800ca7c:	e00e      	b.n	800ca9c <_malloc_r+0xa0>
 800ca7e:	6822      	ldr	r2, [r4, #0]
 800ca80:	1b52      	subs	r2, r2, r5
 800ca82:	d41e      	bmi.n	800cac2 <_malloc_r+0xc6>
 800ca84:	2a0b      	cmp	r2, #11
 800ca86:	d916      	bls.n	800cab6 <_malloc_r+0xba>
 800ca88:	1961      	adds	r1, r4, r5
 800ca8a:	42a3      	cmp	r3, r4
 800ca8c:	6025      	str	r5, [r4, #0]
 800ca8e:	bf18      	it	ne
 800ca90:	6059      	strne	r1, [r3, #4]
 800ca92:	6863      	ldr	r3, [r4, #4]
 800ca94:	bf08      	it	eq
 800ca96:	6031      	streq	r1, [r6, #0]
 800ca98:	5162      	str	r2, [r4, r5]
 800ca9a:	604b      	str	r3, [r1, #4]
 800ca9c:	4638      	mov	r0, r7
 800ca9e:	f104 060b 	add.w	r6, r4, #11
 800caa2:	f000 ff51 	bl	800d948 <__malloc_unlock>
 800caa6:	f026 0607 	bic.w	r6, r6, #7
 800caaa:	1d23      	adds	r3, r4, #4
 800caac:	1af2      	subs	r2, r6, r3
 800caae:	d0b6      	beq.n	800ca1e <_malloc_r+0x22>
 800cab0:	1b9b      	subs	r3, r3, r6
 800cab2:	50a3      	str	r3, [r4, r2]
 800cab4:	e7b3      	b.n	800ca1e <_malloc_r+0x22>
 800cab6:	6862      	ldr	r2, [r4, #4]
 800cab8:	42a3      	cmp	r3, r4
 800caba:	bf0c      	ite	eq
 800cabc:	6032      	streq	r2, [r6, #0]
 800cabe:	605a      	strne	r2, [r3, #4]
 800cac0:	e7ec      	b.n	800ca9c <_malloc_r+0xa0>
 800cac2:	4623      	mov	r3, r4
 800cac4:	6864      	ldr	r4, [r4, #4]
 800cac6:	e7b2      	b.n	800ca2e <_malloc_r+0x32>
 800cac8:	4634      	mov	r4, r6
 800caca:	6876      	ldr	r6, [r6, #4]
 800cacc:	e7b9      	b.n	800ca42 <_malloc_r+0x46>
 800cace:	230c      	movs	r3, #12
 800cad0:	603b      	str	r3, [r7, #0]
 800cad2:	4638      	mov	r0, r7
 800cad4:	f000 ff38 	bl	800d948 <__malloc_unlock>
 800cad8:	e7a1      	b.n	800ca1e <_malloc_r+0x22>
 800cada:	6025      	str	r5, [r4, #0]
 800cadc:	e7de      	b.n	800ca9c <_malloc_r+0xa0>
 800cade:	bf00      	nop
 800cae0:	20006298 	.word	0x20006298

0800cae4 <__sfputc_r>:
 800cae4:	6893      	ldr	r3, [r2, #8]
 800cae6:	3b01      	subs	r3, #1
 800cae8:	2b00      	cmp	r3, #0
 800caea:	b410      	push	{r4}
 800caec:	6093      	str	r3, [r2, #8]
 800caee:	da08      	bge.n	800cb02 <__sfputc_r+0x1e>
 800caf0:	6994      	ldr	r4, [r2, #24]
 800caf2:	42a3      	cmp	r3, r4
 800caf4:	db01      	blt.n	800cafa <__sfputc_r+0x16>
 800caf6:	290a      	cmp	r1, #10
 800caf8:	d103      	bne.n	800cb02 <__sfputc_r+0x1e>
 800cafa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cafe:	f000 bce7 	b.w	800d4d0 <__swbuf_r>
 800cb02:	6813      	ldr	r3, [r2, #0]
 800cb04:	1c58      	adds	r0, r3, #1
 800cb06:	6010      	str	r0, [r2, #0]
 800cb08:	7019      	strb	r1, [r3, #0]
 800cb0a:	4608      	mov	r0, r1
 800cb0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb10:	4770      	bx	lr

0800cb12 <__sfputs_r>:
 800cb12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb14:	4606      	mov	r6, r0
 800cb16:	460f      	mov	r7, r1
 800cb18:	4614      	mov	r4, r2
 800cb1a:	18d5      	adds	r5, r2, r3
 800cb1c:	42ac      	cmp	r4, r5
 800cb1e:	d101      	bne.n	800cb24 <__sfputs_r+0x12>
 800cb20:	2000      	movs	r0, #0
 800cb22:	e007      	b.n	800cb34 <__sfputs_r+0x22>
 800cb24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb28:	463a      	mov	r2, r7
 800cb2a:	4630      	mov	r0, r6
 800cb2c:	f7ff ffda 	bl	800cae4 <__sfputc_r>
 800cb30:	1c43      	adds	r3, r0, #1
 800cb32:	d1f3      	bne.n	800cb1c <__sfputs_r+0xa>
 800cb34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cb38 <_vfiprintf_r>:
 800cb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb3c:	460d      	mov	r5, r1
 800cb3e:	b09d      	sub	sp, #116	; 0x74
 800cb40:	4614      	mov	r4, r2
 800cb42:	4698      	mov	r8, r3
 800cb44:	4606      	mov	r6, r0
 800cb46:	b118      	cbz	r0, 800cb50 <_vfiprintf_r+0x18>
 800cb48:	6983      	ldr	r3, [r0, #24]
 800cb4a:	b90b      	cbnz	r3, 800cb50 <_vfiprintf_r+0x18>
 800cb4c:	f7ff fd44 	bl	800c5d8 <__sinit>
 800cb50:	4b89      	ldr	r3, [pc, #548]	; (800cd78 <_vfiprintf_r+0x240>)
 800cb52:	429d      	cmp	r5, r3
 800cb54:	d11b      	bne.n	800cb8e <_vfiprintf_r+0x56>
 800cb56:	6875      	ldr	r5, [r6, #4]
 800cb58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb5a:	07d9      	lsls	r1, r3, #31
 800cb5c:	d405      	bmi.n	800cb6a <_vfiprintf_r+0x32>
 800cb5e:	89ab      	ldrh	r3, [r5, #12]
 800cb60:	059a      	lsls	r2, r3, #22
 800cb62:	d402      	bmi.n	800cb6a <_vfiprintf_r+0x32>
 800cb64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb66:	f7ff fea6 	bl	800c8b6 <__retarget_lock_acquire_recursive>
 800cb6a:	89ab      	ldrh	r3, [r5, #12]
 800cb6c:	071b      	lsls	r3, r3, #28
 800cb6e:	d501      	bpl.n	800cb74 <_vfiprintf_r+0x3c>
 800cb70:	692b      	ldr	r3, [r5, #16]
 800cb72:	b9eb      	cbnz	r3, 800cbb0 <_vfiprintf_r+0x78>
 800cb74:	4629      	mov	r1, r5
 800cb76:	4630      	mov	r0, r6
 800cb78:	f000 fd0e 	bl	800d598 <__swsetup_r>
 800cb7c:	b1c0      	cbz	r0, 800cbb0 <_vfiprintf_r+0x78>
 800cb7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb80:	07dc      	lsls	r4, r3, #31
 800cb82:	d50e      	bpl.n	800cba2 <_vfiprintf_r+0x6a>
 800cb84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb88:	b01d      	add	sp, #116	; 0x74
 800cb8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb8e:	4b7b      	ldr	r3, [pc, #492]	; (800cd7c <_vfiprintf_r+0x244>)
 800cb90:	429d      	cmp	r5, r3
 800cb92:	d101      	bne.n	800cb98 <_vfiprintf_r+0x60>
 800cb94:	68b5      	ldr	r5, [r6, #8]
 800cb96:	e7df      	b.n	800cb58 <_vfiprintf_r+0x20>
 800cb98:	4b79      	ldr	r3, [pc, #484]	; (800cd80 <_vfiprintf_r+0x248>)
 800cb9a:	429d      	cmp	r5, r3
 800cb9c:	bf08      	it	eq
 800cb9e:	68f5      	ldreq	r5, [r6, #12]
 800cba0:	e7da      	b.n	800cb58 <_vfiprintf_r+0x20>
 800cba2:	89ab      	ldrh	r3, [r5, #12]
 800cba4:	0598      	lsls	r0, r3, #22
 800cba6:	d4ed      	bmi.n	800cb84 <_vfiprintf_r+0x4c>
 800cba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbaa:	f7ff fe85 	bl	800c8b8 <__retarget_lock_release_recursive>
 800cbae:	e7e9      	b.n	800cb84 <_vfiprintf_r+0x4c>
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	9309      	str	r3, [sp, #36]	; 0x24
 800cbb4:	2320      	movs	r3, #32
 800cbb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbba:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbbe:	2330      	movs	r3, #48	; 0x30
 800cbc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cd84 <_vfiprintf_r+0x24c>
 800cbc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cbc8:	f04f 0901 	mov.w	r9, #1
 800cbcc:	4623      	mov	r3, r4
 800cbce:	469a      	mov	sl, r3
 800cbd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbd4:	b10a      	cbz	r2, 800cbda <_vfiprintf_r+0xa2>
 800cbd6:	2a25      	cmp	r2, #37	; 0x25
 800cbd8:	d1f9      	bne.n	800cbce <_vfiprintf_r+0x96>
 800cbda:	ebba 0b04 	subs.w	fp, sl, r4
 800cbde:	d00b      	beq.n	800cbf8 <_vfiprintf_r+0xc0>
 800cbe0:	465b      	mov	r3, fp
 800cbe2:	4622      	mov	r2, r4
 800cbe4:	4629      	mov	r1, r5
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f7ff ff93 	bl	800cb12 <__sfputs_r>
 800cbec:	3001      	adds	r0, #1
 800cbee:	f000 80aa 	beq.w	800cd46 <_vfiprintf_r+0x20e>
 800cbf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbf4:	445a      	add	r2, fp
 800cbf6:	9209      	str	r2, [sp, #36]	; 0x24
 800cbf8:	f89a 3000 	ldrb.w	r3, [sl]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f000 80a2 	beq.w	800cd46 <_vfiprintf_r+0x20e>
 800cc02:	2300      	movs	r3, #0
 800cc04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cc08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc0c:	f10a 0a01 	add.w	sl, sl, #1
 800cc10:	9304      	str	r3, [sp, #16]
 800cc12:	9307      	str	r3, [sp, #28]
 800cc14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc18:	931a      	str	r3, [sp, #104]	; 0x68
 800cc1a:	4654      	mov	r4, sl
 800cc1c:	2205      	movs	r2, #5
 800cc1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc22:	4858      	ldr	r0, [pc, #352]	; (800cd84 <_vfiprintf_r+0x24c>)
 800cc24:	f7f3 fadc 	bl	80001e0 <memchr>
 800cc28:	9a04      	ldr	r2, [sp, #16]
 800cc2a:	b9d8      	cbnz	r0, 800cc64 <_vfiprintf_r+0x12c>
 800cc2c:	06d1      	lsls	r1, r2, #27
 800cc2e:	bf44      	itt	mi
 800cc30:	2320      	movmi	r3, #32
 800cc32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc36:	0713      	lsls	r3, r2, #28
 800cc38:	bf44      	itt	mi
 800cc3a:	232b      	movmi	r3, #43	; 0x2b
 800cc3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc40:	f89a 3000 	ldrb.w	r3, [sl]
 800cc44:	2b2a      	cmp	r3, #42	; 0x2a
 800cc46:	d015      	beq.n	800cc74 <_vfiprintf_r+0x13c>
 800cc48:	9a07      	ldr	r2, [sp, #28]
 800cc4a:	4654      	mov	r4, sl
 800cc4c:	2000      	movs	r0, #0
 800cc4e:	f04f 0c0a 	mov.w	ip, #10
 800cc52:	4621      	mov	r1, r4
 800cc54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc58:	3b30      	subs	r3, #48	; 0x30
 800cc5a:	2b09      	cmp	r3, #9
 800cc5c:	d94e      	bls.n	800ccfc <_vfiprintf_r+0x1c4>
 800cc5e:	b1b0      	cbz	r0, 800cc8e <_vfiprintf_r+0x156>
 800cc60:	9207      	str	r2, [sp, #28]
 800cc62:	e014      	b.n	800cc8e <_vfiprintf_r+0x156>
 800cc64:	eba0 0308 	sub.w	r3, r0, r8
 800cc68:	fa09 f303 	lsl.w	r3, r9, r3
 800cc6c:	4313      	orrs	r3, r2
 800cc6e:	9304      	str	r3, [sp, #16]
 800cc70:	46a2      	mov	sl, r4
 800cc72:	e7d2      	b.n	800cc1a <_vfiprintf_r+0xe2>
 800cc74:	9b03      	ldr	r3, [sp, #12]
 800cc76:	1d19      	adds	r1, r3, #4
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	9103      	str	r1, [sp, #12]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	bfbb      	ittet	lt
 800cc80:	425b      	neglt	r3, r3
 800cc82:	f042 0202 	orrlt.w	r2, r2, #2
 800cc86:	9307      	strge	r3, [sp, #28]
 800cc88:	9307      	strlt	r3, [sp, #28]
 800cc8a:	bfb8      	it	lt
 800cc8c:	9204      	strlt	r2, [sp, #16]
 800cc8e:	7823      	ldrb	r3, [r4, #0]
 800cc90:	2b2e      	cmp	r3, #46	; 0x2e
 800cc92:	d10c      	bne.n	800ccae <_vfiprintf_r+0x176>
 800cc94:	7863      	ldrb	r3, [r4, #1]
 800cc96:	2b2a      	cmp	r3, #42	; 0x2a
 800cc98:	d135      	bne.n	800cd06 <_vfiprintf_r+0x1ce>
 800cc9a:	9b03      	ldr	r3, [sp, #12]
 800cc9c:	1d1a      	adds	r2, r3, #4
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	9203      	str	r2, [sp, #12]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	bfb8      	it	lt
 800cca6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ccaa:	3402      	adds	r4, #2
 800ccac:	9305      	str	r3, [sp, #20]
 800ccae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cd94 <_vfiprintf_r+0x25c>
 800ccb2:	7821      	ldrb	r1, [r4, #0]
 800ccb4:	2203      	movs	r2, #3
 800ccb6:	4650      	mov	r0, sl
 800ccb8:	f7f3 fa92 	bl	80001e0 <memchr>
 800ccbc:	b140      	cbz	r0, 800ccd0 <_vfiprintf_r+0x198>
 800ccbe:	2340      	movs	r3, #64	; 0x40
 800ccc0:	eba0 000a 	sub.w	r0, r0, sl
 800ccc4:	fa03 f000 	lsl.w	r0, r3, r0
 800ccc8:	9b04      	ldr	r3, [sp, #16]
 800ccca:	4303      	orrs	r3, r0
 800cccc:	3401      	adds	r4, #1
 800ccce:	9304      	str	r3, [sp, #16]
 800ccd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccd4:	482c      	ldr	r0, [pc, #176]	; (800cd88 <_vfiprintf_r+0x250>)
 800ccd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccda:	2206      	movs	r2, #6
 800ccdc:	f7f3 fa80 	bl	80001e0 <memchr>
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d03f      	beq.n	800cd64 <_vfiprintf_r+0x22c>
 800cce4:	4b29      	ldr	r3, [pc, #164]	; (800cd8c <_vfiprintf_r+0x254>)
 800cce6:	bb1b      	cbnz	r3, 800cd30 <_vfiprintf_r+0x1f8>
 800cce8:	9b03      	ldr	r3, [sp, #12]
 800ccea:	3307      	adds	r3, #7
 800ccec:	f023 0307 	bic.w	r3, r3, #7
 800ccf0:	3308      	adds	r3, #8
 800ccf2:	9303      	str	r3, [sp, #12]
 800ccf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccf6:	443b      	add	r3, r7
 800ccf8:	9309      	str	r3, [sp, #36]	; 0x24
 800ccfa:	e767      	b.n	800cbcc <_vfiprintf_r+0x94>
 800ccfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd00:	460c      	mov	r4, r1
 800cd02:	2001      	movs	r0, #1
 800cd04:	e7a5      	b.n	800cc52 <_vfiprintf_r+0x11a>
 800cd06:	2300      	movs	r3, #0
 800cd08:	3401      	adds	r4, #1
 800cd0a:	9305      	str	r3, [sp, #20]
 800cd0c:	4619      	mov	r1, r3
 800cd0e:	f04f 0c0a 	mov.w	ip, #10
 800cd12:	4620      	mov	r0, r4
 800cd14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd18:	3a30      	subs	r2, #48	; 0x30
 800cd1a:	2a09      	cmp	r2, #9
 800cd1c:	d903      	bls.n	800cd26 <_vfiprintf_r+0x1ee>
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d0c5      	beq.n	800ccae <_vfiprintf_r+0x176>
 800cd22:	9105      	str	r1, [sp, #20]
 800cd24:	e7c3      	b.n	800ccae <_vfiprintf_r+0x176>
 800cd26:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e7f0      	b.n	800cd12 <_vfiprintf_r+0x1da>
 800cd30:	ab03      	add	r3, sp, #12
 800cd32:	9300      	str	r3, [sp, #0]
 800cd34:	462a      	mov	r2, r5
 800cd36:	4b16      	ldr	r3, [pc, #88]	; (800cd90 <_vfiprintf_r+0x258>)
 800cd38:	a904      	add	r1, sp, #16
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f3af 8000 	nop.w
 800cd40:	4607      	mov	r7, r0
 800cd42:	1c78      	adds	r0, r7, #1
 800cd44:	d1d6      	bne.n	800ccf4 <_vfiprintf_r+0x1bc>
 800cd46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd48:	07d9      	lsls	r1, r3, #31
 800cd4a:	d405      	bmi.n	800cd58 <_vfiprintf_r+0x220>
 800cd4c:	89ab      	ldrh	r3, [r5, #12]
 800cd4e:	059a      	lsls	r2, r3, #22
 800cd50:	d402      	bmi.n	800cd58 <_vfiprintf_r+0x220>
 800cd52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd54:	f7ff fdb0 	bl	800c8b8 <__retarget_lock_release_recursive>
 800cd58:	89ab      	ldrh	r3, [r5, #12]
 800cd5a:	065b      	lsls	r3, r3, #25
 800cd5c:	f53f af12 	bmi.w	800cb84 <_vfiprintf_r+0x4c>
 800cd60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd62:	e711      	b.n	800cb88 <_vfiprintf_r+0x50>
 800cd64:	ab03      	add	r3, sp, #12
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	462a      	mov	r2, r5
 800cd6a:	4b09      	ldr	r3, [pc, #36]	; (800cd90 <_vfiprintf_r+0x258>)
 800cd6c:	a904      	add	r1, sp, #16
 800cd6e:	4630      	mov	r0, r6
 800cd70:	f000 f880 	bl	800ce74 <_printf_i>
 800cd74:	e7e4      	b.n	800cd40 <_vfiprintf_r+0x208>
 800cd76:	bf00      	nop
 800cd78:	0801174c 	.word	0x0801174c
 800cd7c:	0801176c 	.word	0x0801176c
 800cd80:	0801172c 	.word	0x0801172c
 800cd84:	08011790 	.word	0x08011790
 800cd88:	0801179a 	.word	0x0801179a
 800cd8c:	00000000 	.word	0x00000000
 800cd90:	0800cb13 	.word	0x0800cb13
 800cd94:	08011796 	.word	0x08011796

0800cd98 <_printf_common>:
 800cd98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd9c:	4616      	mov	r6, r2
 800cd9e:	4699      	mov	r9, r3
 800cda0:	688a      	ldr	r2, [r1, #8]
 800cda2:	690b      	ldr	r3, [r1, #16]
 800cda4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	bfb8      	it	lt
 800cdac:	4613      	movlt	r3, r2
 800cdae:	6033      	str	r3, [r6, #0]
 800cdb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cdb4:	4607      	mov	r7, r0
 800cdb6:	460c      	mov	r4, r1
 800cdb8:	b10a      	cbz	r2, 800cdbe <_printf_common+0x26>
 800cdba:	3301      	adds	r3, #1
 800cdbc:	6033      	str	r3, [r6, #0]
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	0699      	lsls	r1, r3, #26
 800cdc2:	bf42      	ittt	mi
 800cdc4:	6833      	ldrmi	r3, [r6, #0]
 800cdc6:	3302      	addmi	r3, #2
 800cdc8:	6033      	strmi	r3, [r6, #0]
 800cdca:	6825      	ldr	r5, [r4, #0]
 800cdcc:	f015 0506 	ands.w	r5, r5, #6
 800cdd0:	d106      	bne.n	800cde0 <_printf_common+0x48>
 800cdd2:	f104 0a19 	add.w	sl, r4, #25
 800cdd6:	68e3      	ldr	r3, [r4, #12]
 800cdd8:	6832      	ldr	r2, [r6, #0]
 800cdda:	1a9b      	subs	r3, r3, r2
 800cddc:	42ab      	cmp	r3, r5
 800cdde:	dc26      	bgt.n	800ce2e <_printf_common+0x96>
 800cde0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cde4:	1e13      	subs	r3, r2, #0
 800cde6:	6822      	ldr	r2, [r4, #0]
 800cde8:	bf18      	it	ne
 800cdea:	2301      	movne	r3, #1
 800cdec:	0692      	lsls	r2, r2, #26
 800cdee:	d42b      	bmi.n	800ce48 <_printf_common+0xb0>
 800cdf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cdf4:	4649      	mov	r1, r9
 800cdf6:	4638      	mov	r0, r7
 800cdf8:	47c0      	blx	r8
 800cdfa:	3001      	adds	r0, #1
 800cdfc:	d01e      	beq.n	800ce3c <_printf_common+0xa4>
 800cdfe:	6823      	ldr	r3, [r4, #0]
 800ce00:	68e5      	ldr	r5, [r4, #12]
 800ce02:	6832      	ldr	r2, [r6, #0]
 800ce04:	f003 0306 	and.w	r3, r3, #6
 800ce08:	2b04      	cmp	r3, #4
 800ce0a:	bf08      	it	eq
 800ce0c:	1aad      	subeq	r5, r5, r2
 800ce0e:	68a3      	ldr	r3, [r4, #8]
 800ce10:	6922      	ldr	r2, [r4, #16]
 800ce12:	bf0c      	ite	eq
 800ce14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ce18:	2500      	movne	r5, #0
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	bfc4      	itt	gt
 800ce1e:	1a9b      	subgt	r3, r3, r2
 800ce20:	18ed      	addgt	r5, r5, r3
 800ce22:	2600      	movs	r6, #0
 800ce24:	341a      	adds	r4, #26
 800ce26:	42b5      	cmp	r5, r6
 800ce28:	d11a      	bne.n	800ce60 <_printf_common+0xc8>
 800ce2a:	2000      	movs	r0, #0
 800ce2c:	e008      	b.n	800ce40 <_printf_common+0xa8>
 800ce2e:	2301      	movs	r3, #1
 800ce30:	4652      	mov	r2, sl
 800ce32:	4649      	mov	r1, r9
 800ce34:	4638      	mov	r0, r7
 800ce36:	47c0      	blx	r8
 800ce38:	3001      	adds	r0, #1
 800ce3a:	d103      	bne.n	800ce44 <_printf_common+0xac>
 800ce3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce44:	3501      	adds	r5, #1
 800ce46:	e7c6      	b.n	800cdd6 <_printf_common+0x3e>
 800ce48:	18e1      	adds	r1, r4, r3
 800ce4a:	1c5a      	adds	r2, r3, #1
 800ce4c:	2030      	movs	r0, #48	; 0x30
 800ce4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ce52:	4422      	add	r2, r4
 800ce54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ce58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ce5c:	3302      	adds	r3, #2
 800ce5e:	e7c7      	b.n	800cdf0 <_printf_common+0x58>
 800ce60:	2301      	movs	r3, #1
 800ce62:	4622      	mov	r2, r4
 800ce64:	4649      	mov	r1, r9
 800ce66:	4638      	mov	r0, r7
 800ce68:	47c0      	blx	r8
 800ce6a:	3001      	adds	r0, #1
 800ce6c:	d0e6      	beq.n	800ce3c <_printf_common+0xa4>
 800ce6e:	3601      	adds	r6, #1
 800ce70:	e7d9      	b.n	800ce26 <_printf_common+0x8e>
	...

0800ce74 <_printf_i>:
 800ce74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce78:	7e0f      	ldrb	r7, [r1, #24]
 800ce7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ce7c:	2f78      	cmp	r7, #120	; 0x78
 800ce7e:	4691      	mov	r9, r2
 800ce80:	4680      	mov	r8, r0
 800ce82:	460c      	mov	r4, r1
 800ce84:	469a      	mov	sl, r3
 800ce86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ce8a:	d807      	bhi.n	800ce9c <_printf_i+0x28>
 800ce8c:	2f62      	cmp	r7, #98	; 0x62
 800ce8e:	d80a      	bhi.n	800cea6 <_printf_i+0x32>
 800ce90:	2f00      	cmp	r7, #0
 800ce92:	f000 80d8 	beq.w	800d046 <_printf_i+0x1d2>
 800ce96:	2f58      	cmp	r7, #88	; 0x58
 800ce98:	f000 80a3 	beq.w	800cfe2 <_printf_i+0x16e>
 800ce9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cea0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cea4:	e03a      	b.n	800cf1c <_printf_i+0xa8>
 800cea6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ceaa:	2b15      	cmp	r3, #21
 800ceac:	d8f6      	bhi.n	800ce9c <_printf_i+0x28>
 800ceae:	a101      	add	r1, pc, #4	; (adr r1, 800ceb4 <_printf_i+0x40>)
 800ceb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ceb4:	0800cf0d 	.word	0x0800cf0d
 800ceb8:	0800cf21 	.word	0x0800cf21
 800cebc:	0800ce9d 	.word	0x0800ce9d
 800cec0:	0800ce9d 	.word	0x0800ce9d
 800cec4:	0800ce9d 	.word	0x0800ce9d
 800cec8:	0800ce9d 	.word	0x0800ce9d
 800cecc:	0800cf21 	.word	0x0800cf21
 800ced0:	0800ce9d 	.word	0x0800ce9d
 800ced4:	0800ce9d 	.word	0x0800ce9d
 800ced8:	0800ce9d 	.word	0x0800ce9d
 800cedc:	0800ce9d 	.word	0x0800ce9d
 800cee0:	0800d02d 	.word	0x0800d02d
 800cee4:	0800cf51 	.word	0x0800cf51
 800cee8:	0800d00f 	.word	0x0800d00f
 800ceec:	0800ce9d 	.word	0x0800ce9d
 800cef0:	0800ce9d 	.word	0x0800ce9d
 800cef4:	0800d04f 	.word	0x0800d04f
 800cef8:	0800ce9d 	.word	0x0800ce9d
 800cefc:	0800cf51 	.word	0x0800cf51
 800cf00:	0800ce9d 	.word	0x0800ce9d
 800cf04:	0800ce9d 	.word	0x0800ce9d
 800cf08:	0800d017 	.word	0x0800d017
 800cf0c:	682b      	ldr	r3, [r5, #0]
 800cf0e:	1d1a      	adds	r2, r3, #4
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	602a      	str	r2, [r5, #0]
 800cf14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	e0a3      	b.n	800d068 <_printf_i+0x1f4>
 800cf20:	6820      	ldr	r0, [r4, #0]
 800cf22:	6829      	ldr	r1, [r5, #0]
 800cf24:	0606      	lsls	r6, r0, #24
 800cf26:	f101 0304 	add.w	r3, r1, #4
 800cf2a:	d50a      	bpl.n	800cf42 <_printf_i+0xce>
 800cf2c:	680e      	ldr	r6, [r1, #0]
 800cf2e:	602b      	str	r3, [r5, #0]
 800cf30:	2e00      	cmp	r6, #0
 800cf32:	da03      	bge.n	800cf3c <_printf_i+0xc8>
 800cf34:	232d      	movs	r3, #45	; 0x2d
 800cf36:	4276      	negs	r6, r6
 800cf38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf3c:	485e      	ldr	r0, [pc, #376]	; (800d0b8 <_printf_i+0x244>)
 800cf3e:	230a      	movs	r3, #10
 800cf40:	e019      	b.n	800cf76 <_printf_i+0x102>
 800cf42:	680e      	ldr	r6, [r1, #0]
 800cf44:	602b      	str	r3, [r5, #0]
 800cf46:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cf4a:	bf18      	it	ne
 800cf4c:	b236      	sxthne	r6, r6
 800cf4e:	e7ef      	b.n	800cf30 <_printf_i+0xbc>
 800cf50:	682b      	ldr	r3, [r5, #0]
 800cf52:	6820      	ldr	r0, [r4, #0]
 800cf54:	1d19      	adds	r1, r3, #4
 800cf56:	6029      	str	r1, [r5, #0]
 800cf58:	0601      	lsls	r1, r0, #24
 800cf5a:	d501      	bpl.n	800cf60 <_printf_i+0xec>
 800cf5c:	681e      	ldr	r6, [r3, #0]
 800cf5e:	e002      	b.n	800cf66 <_printf_i+0xf2>
 800cf60:	0646      	lsls	r6, r0, #25
 800cf62:	d5fb      	bpl.n	800cf5c <_printf_i+0xe8>
 800cf64:	881e      	ldrh	r6, [r3, #0]
 800cf66:	4854      	ldr	r0, [pc, #336]	; (800d0b8 <_printf_i+0x244>)
 800cf68:	2f6f      	cmp	r7, #111	; 0x6f
 800cf6a:	bf0c      	ite	eq
 800cf6c:	2308      	moveq	r3, #8
 800cf6e:	230a      	movne	r3, #10
 800cf70:	2100      	movs	r1, #0
 800cf72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cf76:	6865      	ldr	r5, [r4, #4]
 800cf78:	60a5      	str	r5, [r4, #8]
 800cf7a:	2d00      	cmp	r5, #0
 800cf7c:	bfa2      	ittt	ge
 800cf7e:	6821      	ldrge	r1, [r4, #0]
 800cf80:	f021 0104 	bicge.w	r1, r1, #4
 800cf84:	6021      	strge	r1, [r4, #0]
 800cf86:	b90e      	cbnz	r6, 800cf8c <_printf_i+0x118>
 800cf88:	2d00      	cmp	r5, #0
 800cf8a:	d04d      	beq.n	800d028 <_printf_i+0x1b4>
 800cf8c:	4615      	mov	r5, r2
 800cf8e:	fbb6 f1f3 	udiv	r1, r6, r3
 800cf92:	fb03 6711 	mls	r7, r3, r1, r6
 800cf96:	5dc7      	ldrb	r7, [r0, r7]
 800cf98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cf9c:	4637      	mov	r7, r6
 800cf9e:	42bb      	cmp	r3, r7
 800cfa0:	460e      	mov	r6, r1
 800cfa2:	d9f4      	bls.n	800cf8e <_printf_i+0x11a>
 800cfa4:	2b08      	cmp	r3, #8
 800cfa6:	d10b      	bne.n	800cfc0 <_printf_i+0x14c>
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	07de      	lsls	r6, r3, #31
 800cfac:	d508      	bpl.n	800cfc0 <_printf_i+0x14c>
 800cfae:	6923      	ldr	r3, [r4, #16]
 800cfb0:	6861      	ldr	r1, [r4, #4]
 800cfb2:	4299      	cmp	r1, r3
 800cfb4:	bfde      	ittt	le
 800cfb6:	2330      	movle	r3, #48	; 0x30
 800cfb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cfbc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800cfc0:	1b52      	subs	r2, r2, r5
 800cfc2:	6122      	str	r2, [r4, #16]
 800cfc4:	f8cd a000 	str.w	sl, [sp]
 800cfc8:	464b      	mov	r3, r9
 800cfca:	aa03      	add	r2, sp, #12
 800cfcc:	4621      	mov	r1, r4
 800cfce:	4640      	mov	r0, r8
 800cfd0:	f7ff fee2 	bl	800cd98 <_printf_common>
 800cfd4:	3001      	adds	r0, #1
 800cfd6:	d14c      	bne.n	800d072 <_printf_i+0x1fe>
 800cfd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cfdc:	b004      	add	sp, #16
 800cfde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfe2:	4835      	ldr	r0, [pc, #212]	; (800d0b8 <_printf_i+0x244>)
 800cfe4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cfe8:	6829      	ldr	r1, [r5, #0]
 800cfea:	6823      	ldr	r3, [r4, #0]
 800cfec:	f851 6b04 	ldr.w	r6, [r1], #4
 800cff0:	6029      	str	r1, [r5, #0]
 800cff2:	061d      	lsls	r5, r3, #24
 800cff4:	d514      	bpl.n	800d020 <_printf_i+0x1ac>
 800cff6:	07df      	lsls	r7, r3, #31
 800cff8:	bf44      	itt	mi
 800cffa:	f043 0320 	orrmi.w	r3, r3, #32
 800cffe:	6023      	strmi	r3, [r4, #0]
 800d000:	b91e      	cbnz	r6, 800d00a <_printf_i+0x196>
 800d002:	6823      	ldr	r3, [r4, #0]
 800d004:	f023 0320 	bic.w	r3, r3, #32
 800d008:	6023      	str	r3, [r4, #0]
 800d00a:	2310      	movs	r3, #16
 800d00c:	e7b0      	b.n	800cf70 <_printf_i+0xfc>
 800d00e:	6823      	ldr	r3, [r4, #0]
 800d010:	f043 0320 	orr.w	r3, r3, #32
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	2378      	movs	r3, #120	; 0x78
 800d018:	4828      	ldr	r0, [pc, #160]	; (800d0bc <_printf_i+0x248>)
 800d01a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d01e:	e7e3      	b.n	800cfe8 <_printf_i+0x174>
 800d020:	0659      	lsls	r1, r3, #25
 800d022:	bf48      	it	mi
 800d024:	b2b6      	uxthmi	r6, r6
 800d026:	e7e6      	b.n	800cff6 <_printf_i+0x182>
 800d028:	4615      	mov	r5, r2
 800d02a:	e7bb      	b.n	800cfa4 <_printf_i+0x130>
 800d02c:	682b      	ldr	r3, [r5, #0]
 800d02e:	6826      	ldr	r6, [r4, #0]
 800d030:	6961      	ldr	r1, [r4, #20]
 800d032:	1d18      	adds	r0, r3, #4
 800d034:	6028      	str	r0, [r5, #0]
 800d036:	0635      	lsls	r5, r6, #24
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	d501      	bpl.n	800d040 <_printf_i+0x1cc>
 800d03c:	6019      	str	r1, [r3, #0]
 800d03e:	e002      	b.n	800d046 <_printf_i+0x1d2>
 800d040:	0670      	lsls	r0, r6, #25
 800d042:	d5fb      	bpl.n	800d03c <_printf_i+0x1c8>
 800d044:	8019      	strh	r1, [r3, #0]
 800d046:	2300      	movs	r3, #0
 800d048:	6123      	str	r3, [r4, #16]
 800d04a:	4615      	mov	r5, r2
 800d04c:	e7ba      	b.n	800cfc4 <_printf_i+0x150>
 800d04e:	682b      	ldr	r3, [r5, #0]
 800d050:	1d1a      	adds	r2, r3, #4
 800d052:	602a      	str	r2, [r5, #0]
 800d054:	681d      	ldr	r5, [r3, #0]
 800d056:	6862      	ldr	r2, [r4, #4]
 800d058:	2100      	movs	r1, #0
 800d05a:	4628      	mov	r0, r5
 800d05c:	f7f3 f8c0 	bl	80001e0 <memchr>
 800d060:	b108      	cbz	r0, 800d066 <_printf_i+0x1f2>
 800d062:	1b40      	subs	r0, r0, r5
 800d064:	6060      	str	r0, [r4, #4]
 800d066:	6863      	ldr	r3, [r4, #4]
 800d068:	6123      	str	r3, [r4, #16]
 800d06a:	2300      	movs	r3, #0
 800d06c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d070:	e7a8      	b.n	800cfc4 <_printf_i+0x150>
 800d072:	6923      	ldr	r3, [r4, #16]
 800d074:	462a      	mov	r2, r5
 800d076:	4649      	mov	r1, r9
 800d078:	4640      	mov	r0, r8
 800d07a:	47d0      	blx	sl
 800d07c:	3001      	adds	r0, #1
 800d07e:	d0ab      	beq.n	800cfd8 <_printf_i+0x164>
 800d080:	6823      	ldr	r3, [r4, #0]
 800d082:	079b      	lsls	r3, r3, #30
 800d084:	d413      	bmi.n	800d0ae <_printf_i+0x23a>
 800d086:	68e0      	ldr	r0, [r4, #12]
 800d088:	9b03      	ldr	r3, [sp, #12]
 800d08a:	4298      	cmp	r0, r3
 800d08c:	bfb8      	it	lt
 800d08e:	4618      	movlt	r0, r3
 800d090:	e7a4      	b.n	800cfdc <_printf_i+0x168>
 800d092:	2301      	movs	r3, #1
 800d094:	4632      	mov	r2, r6
 800d096:	4649      	mov	r1, r9
 800d098:	4640      	mov	r0, r8
 800d09a:	47d0      	blx	sl
 800d09c:	3001      	adds	r0, #1
 800d09e:	d09b      	beq.n	800cfd8 <_printf_i+0x164>
 800d0a0:	3501      	adds	r5, #1
 800d0a2:	68e3      	ldr	r3, [r4, #12]
 800d0a4:	9903      	ldr	r1, [sp, #12]
 800d0a6:	1a5b      	subs	r3, r3, r1
 800d0a8:	42ab      	cmp	r3, r5
 800d0aa:	dcf2      	bgt.n	800d092 <_printf_i+0x21e>
 800d0ac:	e7eb      	b.n	800d086 <_printf_i+0x212>
 800d0ae:	2500      	movs	r5, #0
 800d0b0:	f104 0619 	add.w	r6, r4, #25
 800d0b4:	e7f5      	b.n	800d0a2 <_printf_i+0x22e>
 800d0b6:	bf00      	nop
 800d0b8:	080117a1 	.word	0x080117a1
 800d0bc:	080117b2 	.word	0x080117b2

0800d0c0 <iprintf>:
 800d0c0:	b40f      	push	{r0, r1, r2, r3}
 800d0c2:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <iprintf+0x2c>)
 800d0c4:	b513      	push	{r0, r1, r4, lr}
 800d0c6:	681c      	ldr	r4, [r3, #0]
 800d0c8:	b124      	cbz	r4, 800d0d4 <iprintf+0x14>
 800d0ca:	69a3      	ldr	r3, [r4, #24]
 800d0cc:	b913      	cbnz	r3, 800d0d4 <iprintf+0x14>
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	f7ff fa82 	bl	800c5d8 <__sinit>
 800d0d4:	ab05      	add	r3, sp, #20
 800d0d6:	9a04      	ldr	r2, [sp, #16]
 800d0d8:	68a1      	ldr	r1, [r4, #8]
 800d0da:	9301      	str	r3, [sp, #4]
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f7ff fd2b 	bl	800cb38 <_vfiprintf_r>
 800d0e2:	b002      	add	sp, #8
 800d0e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0e8:	b004      	add	sp, #16
 800d0ea:	4770      	bx	lr
 800d0ec:	200000b8 	.word	0x200000b8

0800d0f0 <cleanup_glue>:
 800d0f0:	b538      	push	{r3, r4, r5, lr}
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	6809      	ldr	r1, [r1, #0]
 800d0f6:	4605      	mov	r5, r0
 800d0f8:	b109      	cbz	r1, 800d0fe <cleanup_glue+0xe>
 800d0fa:	f7ff fff9 	bl	800d0f0 <cleanup_glue>
 800d0fe:	4621      	mov	r1, r4
 800d100:	4628      	mov	r0, r5
 800d102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d106:	f7ff bc0d 	b.w	800c924 <_free_r>
	...

0800d10c <_reclaim_reent>:
 800d10c:	4b2c      	ldr	r3, [pc, #176]	; (800d1c0 <_reclaim_reent+0xb4>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4283      	cmp	r3, r0
 800d112:	b570      	push	{r4, r5, r6, lr}
 800d114:	4604      	mov	r4, r0
 800d116:	d051      	beq.n	800d1bc <_reclaim_reent+0xb0>
 800d118:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d11a:	b143      	cbz	r3, 800d12e <_reclaim_reent+0x22>
 800d11c:	68db      	ldr	r3, [r3, #12]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d14a      	bne.n	800d1b8 <_reclaim_reent+0xac>
 800d122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d124:	6819      	ldr	r1, [r3, #0]
 800d126:	b111      	cbz	r1, 800d12e <_reclaim_reent+0x22>
 800d128:	4620      	mov	r0, r4
 800d12a:	f7ff fbfb 	bl	800c924 <_free_r>
 800d12e:	6961      	ldr	r1, [r4, #20]
 800d130:	b111      	cbz	r1, 800d138 <_reclaim_reent+0x2c>
 800d132:	4620      	mov	r0, r4
 800d134:	f7ff fbf6 	bl	800c924 <_free_r>
 800d138:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d13a:	b111      	cbz	r1, 800d142 <_reclaim_reent+0x36>
 800d13c:	4620      	mov	r0, r4
 800d13e:	f7ff fbf1 	bl	800c924 <_free_r>
 800d142:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d144:	b111      	cbz	r1, 800d14c <_reclaim_reent+0x40>
 800d146:	4620      	mov	r0, r4
 800d148:	f7ff fbec 	bl	800c924 <_free_r>
 800d14c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d14e:	b111      	cbz	r1, 800d156 <_reclaim_reent+0x4a>
 800d150:	4620      	mov	r0, r4
 800d152:	f7ff fbe7 	bl	800c924 <_free_r>
 800d156:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d158:	b111      	cbz	r1, 800d160 <_reclaim_reent+0x54>
 800d15a:	4620      	mov	r0, r4
 800d15c:	f7ff fbe2 	bl	800c924 <_free_r>
 800d160:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d162:	b111      	cbz	r1, 800d16a <_reclaim_reent+0x5e>
 800d164:	4620      	mov	r0, r4
 800d166:	f7ff fbdd 	bl	800c924 <_free_r>
 800d16a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d16c:	b111      	cbz	r1, 800d174 <_reclaim_reent+0x68>
 800d16e:	4620      	mov	r0, r4
 800d170:	f7ff fbd8 	bl	800c924 <_free_r>
 800d174:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d176:	b111      	cbz	r1, 800d17e <_reclaim_reent+0x72>
 800d178:	4620      	mov	r0, r4
 800d17a:	f7ff fbd3 	bl	800c924 <_free_r>
 800d17e:	69a3      	ldr	r3, [r4, #24]
 800d180:	b1e3      	cbz	r3, 800d1bc <_reclaim_reent+0xb0>
 800d182:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d184:	4620      	mov	r0, r4
 800d186:	4798      	blx	r3
 800d188:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d18a:	b1b9      	cbz	r1, 800d1bc <_reclaim_reent+0xb0>
 800d18c:	4620      	mov	r0, r4
 800d18e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d192:	f7ff bfad 	b.w	800d0f0 <cleanup_glue>
 800d196:	5949      	ldr	r1, [r1, r5]
 800d198:	b941      	cbnz	r1, 800d1ac <_reclaim_reent+0xa0>
 800d19a:	3504      	adds	r5, #4
 800d19c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d19e:	2d80      	cmp	r5, #128	; 0x80
 800d1a0:	68d9      	ldr	r1, [r3, #12]
 800d1a2:	d1f8      	bne.n	800d196 <_reclaim_reent+0x8a>
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f7ff fbbd 	bl	800c924 <_free_r>
 800d1aa:	e7ba      	b.n	800d122 <_reclaim_reent+0x16>
 800d1ac:	680e      	ldr	r6, [r1, #0]
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	f7ff fbb8 	bl	800c924 <_free_r>
 800d1b4:	4631      	mov	r1, r6
 800d1b6:	e7ef      	b.n	800d198 <_reclaim_reent+0x8c>
 800d1b8:	2500      	movs	r5, #0
 800d1ba:	e7ef      	b.n	800d19c <_reclaim_reent+0x90>
 800d1bc:	bd70      	pop	{r4, r5, r6, pc}
 800d1be:	bf00      	nop
 800d1c0:	200000b8 	.word	0x200000b8

0800d1c4 <_sbrk_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4d06      	ldr	r5, [pc, #24]	; (800d1e0 <_sbrk_r+0x1c>)
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	4604      	mov	r4, r0
 800d1cc:	4608      	mov	r0, r1
 800d1ce:	602b      	str	r3, [r5, #0]
 800d1d0:	f7f7 fb0a 	bl	80047e8 <_sbrk>
 800d1d4:	1c43      	adds	r3, r0, #1
 800d1d6:	d102      	bne.n	800d1de <_sbrk_r+0x1a>
 800d1d8:	682b      	ldr	r3, [r5, #0]
 800d1da:	b103      	cbz	r3, 800d1de <_sbrk_r+0x1a>
 800d1dc:	6023      	str	r3, [r4, #0]
 800d1de:	bd38      	pop	{r3, r4, r5, pc}
 800d1e0:	200062a0 	.word	0x200062a0

0800d1e4 <siprintf>:
 800d1e4:	b40e      	push	{r1, r2, r3}
 800d1e6:	b500      	push	{lr}
 800d1e8:	b09c      	sub	sp, #112	; 0x70
 800d1ea:	ab1d      	add	r3, sp, #116	; 0x74
 800d1ec:	9002      	str	r0, [sp, #8]
 800d1ee:	9006      	str	r0, [sp, #24]
 800d1f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d1f4:	4809      	ldr	r0, [pc, #36]	; (800d21c <siprintf+0x38>)
 800d1f6:	9107      	str	r1, [sp, #28]
 800d1f8:	9104      	str	r1, [sp, #16]
 800d1fa:	4909      	ldr	r1, [pc, #36]	; (800d220 <siprintf+0x3c>)
 800d1fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d200:	9105      	str	r1, [sp, #20]
 800d202:	6800      	ldr	r0, [r0, #0]
 800d204:	9301      	str	r3, [sp, #4]
 800d206:	a902      	add	r1, sp, #8
 800d208:	f000 fc2e 	bl	800da68 <_svfiprintf_r>
 800d20c:	9b02      	ldr	r3, [sp, #8]
 800d20e:	2200      	movs	r2, #0
 800d210:	701a      	strb	r2, [r3, #0]
 800d212:	b01c      	add	sp, #112	; 0x70
 800d214:	f85d eb04 	ldr.w	lr, [sp], #4
 800d218:	b003      	add	sp, #12
 800d21a:	4770      	bx	lr
 800d21c:	200000b8 	.word	0x200000b8
 800d220:	ffff0208 	.word	0xffff0208

0800d224 <__sread>:
 800d224:	b510      	push	{r4, lr}
 800d226:	460c      	mov	r4, r1
 800d228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d22c:	f000 fd1c 	bl	800dc68 <_read_r>
 800d230:	2800      	cmp	r0, #0
 800d232:	bfab      	itete	ge
 800d234:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d236:	89a3      	ldrhlt	r3, [r4, #12]
 800d238:	181b      	addge	r3, r3, r0
 800d23a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d23e:	bfac      	ite	ge
 800d240:	6563      	strge	r3, [r4, #84]	; 0x54
 800d242:	81a3      	strhlt	r3, [r4, #12]
 800d244:	bd10      	pop	{r4, pc}

0800d246 <__swrite>:
 800d246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24a:	461f      	mov	r7, r3
 800d24c:	898b      	ldrh	r3, [r1, #12]
 800d24e:	05db      	lsls	r3, r3, #23
 800d250:	4605      	mov	r5, r0
 800d252:	460c      	mov	r4, r1
 800d254:	4616      	mov	r6, r2
 800d256:	d505      	bpl.n	800d264 <__swrite+0x1e>
 800d258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d25c:	2302      	movs	r3, #2
 800d25e:	2200      	movs	r2, #0
 800d260:	f000 fada 	bl	800d818 <_lseek_r>
 800d264:	89a3      	ldrh	r3, [r4, #12]
 800d266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d26a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d26e:	81a3      	strh	r3, [r4, #12]
 800d270:	4632      	mov	r2, r6
 800d272:	463b      	mov	r3, r7
 800d274:	4628      	mov	r0, r5
 800d276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d27a:	f000 b97b 	b.w	800d574 <_write_r>

0800d27e <__sseek>:
 800d27e:	b510      	push	{r4, lr}
 800d280:	460c      	mov	r4, r1
 800d282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d286:	f000 fac7 	bl	800d818 <_lseek_r>
 800d28a:	1c43      	adds	r3, r0, #1
 800d28c:	89a3      	ldrh	r3, [r4, #12]
 800d28e:	bf15      	itete	ne
 800d290:	6560      	strne	r0, [r4, #84]	; 0x54
 800d292:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d296:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d29a:	81a3      	strheq	r3, [r4, #12]
 800d29c:	bf18      	it	ne
 800d29e:	81a3      	strhne	r3, [r4, #12]
 800d2a0:	bd10      	pop	{r4, pc}

0800d2a2 <__sclose>:
 800d2a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2a6:	f000 b9e5 	b.w	800d674 <_close_r>

0800d2aa <strcat>:
 800d2aa:	b510      	push	{r4, lr}
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	7814      	ldrb	r4, [r2, #0]
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	3201      	adds	r2, #1
 800d2b4:	2c00      	cmp	r4, #0
 800d2b6:	d1fa      	bne.n	800d2ae <strcat+0x4>
 800d2b8:	3b01      	subs	r3, #1
 800d2ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d2be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d2c2:	2a00      	cmp	r2, #0
 800d2c4:	d1f9      	bne.n	800d2ba <strcat+0x10>
 800d2c6:	bd10      	pop	{r4, pc}

0800d2c8 <strchr>:
 800d2c8:	b2c9      	uxtb	r1, r1
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2d0:	b11a      	cbz	r2, 800d2da <strchr+0x12>
 800d2d2:	428a      	cmp	r2, r1
 800d2d4:	d1f9      	bne.n	800d2ca <strchr+0x2>
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	4770      	bx	lr
 800d2da:	2900      	cmp	r1, #0
 800d2dc:	bf18      	it	ne
 800d2de:	2300      	movne	r3, #0
 800d2e0:	e7f9      	b.n	800d2d6 <strchr+0xe>

0800d2e2 <strcpy>:
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d2e8:	f803 2b01 	strb.w	r2, [r3], #1
 800d2ec:	2a00      	cmp	r2, #0
 800d2ee:	d1f9      	bne.n	800d2e4 <strcpy+0x2>
 800d2f0:	4770      	bx	lr

0800d2f2 <strncpy>:
 800d2f2:	b510      	push	{r4, lr}
 800d2f4:	3901      	subs	r1, #1
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	b132      	cbz	r2, 800d308 <strncpy+0x16>
 800d2fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d2fe:	f803 4b01 	strb.w	r4, [r3], #1
 800d302:	3a01      	subs	r2, #1
 800d304:	2c00      	cmp	r4, #0
 800d306:	d1f7      	bne.n	800d2f8 <strncpy+0x6>
 800d308:	441a      	add	r2, r3
 800d30a:	2100      	movs	r1, #0
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d100      	bne.n	800d312 <strncpy+0x20>
 800d310:	bd10      	pop	{r4, pc}
 800d312:	f803 1b01 	strb.w	r1, [r3], #1
 800d316:	e7f9      	b.n	800d30c <strncpy+0x1a>

0800d318 <strstr>:
 800d318:	780a      	ldrb	r2, [r1, #0]
 800d31a:	b570      	push	{r4, r5, r6, lr}
 800d31c:	b96a      	cbnz	r2, 800d33a <strstr+0x22>
 800d31e:	bd70      	pop	{r4, r5, r6, pc}
 800d320:	429a      	cmp	r2, r3
 800d322:	d109      	bne.n	800d338 <strstr+0x20>
 800d324:	460c      	mov	r4, r1
 800d326:	4605      	mov	r5, r0
 800d328:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d0f6      	beq.n	800d31e <strstr+0x6>
 800d330:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d334:	429e      	cmp	r6, r3
 800d336:	d0f7      	beq.n	800d328 <strstr+0x10>
 800d338:	3001      	adds	r0, #1
 800d33a:	7803      	ldrb	r3, [r0, #0]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d1ef      	bne.n	800d320 <strstr+0x8>
 800d340:	4618      	mov	r0, r3
 800d342:	e7ec      	b.n	800d31e <strstr+0x6>

0800d344 <_strtol_l.constprop.0>:
 800d344:	2b01      	cmp	r3, #1
 800d346:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d34a:	d001      	beq.n	800d350 <_strtol_l.constprop.0+0xc>
 800d34c:	2b24      	cmp	r3, #36	; 0x24
 800d34e:	d906      	bls.n	800d35e <_strtol_l.constprop.0+0x1a>
 800d350:	f7ff f8e4 	bl	800c51c <__errno>
 800d354:	2316      	movs	r3, #22
 800d356:	6003      	str	r3, [r0, #0]
 800d358:	2000      	movs	r0, #0
 800d35a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d35e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d444 <_strtol_l.constprop.0+0x100>
 800d362:	460d      	mov	r5, r1
 800d364:	462e      	mov	r6, r5
 800d366:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d36a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d36e:	f017 0708 	ands.w	r7, r7, #8
 800d372:	d1f7      	bne.n	800d364 <_strtol_l.constprop.0+0x20>
 800d374:	2c2d      	cmp	r4, #45	; 0x2d
 800d376:	d132      	bne.n	800d3de <_strtol_l.constprop.0+0x9a>
 800d378:	782c      	ldrb	r4, [r5, #0]
 800d37a:	2701      	movs	r7, #1
 800d37c:	1cb5      	adds	r5, r6, #2
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d05b      	beq.n	800d43a <_strtol_l.constprop.0+0xf6>
 800d382:	2b10      	cmp	r3, #16
 800d384:	d109      	bne.n	800d39a <_strtol_l.constprop.0+0x56>
 800d386:	2c30      	cmp	r4, #48	; 0x30
 800d388:	d107      	bne.n	800d39a <_strtol_l.constprop.0+0x56>
 800d38a:	782c      	ldrb	r4, [r5, #0]
 800d38c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d390:	2c58      	cmp	r4, #88	; 0x58
 800d392:	d14d      	bne.n	800d430 <_strtol_l.constprop.0+0xec>
 800d394:	786c      	ldrb	r4, [r5, #1]
 800d396:	2310      	movs	r3, #16
 800d398:	3502      	adds	r5, #2
 800d39a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d39e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d3a2:	f04f 0c00 	mov.w	ip, #0
 800d3a6:	fbb8 f9f3 	udiv	r9, r8, r3
 800d3aa:	4666      	mov	r6, ip
 800d3ac:	fb03 8a19 	mls	sl, r3, r9, r8
 800d3b0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d3b4:	f1be 0f09 	cmp.w	lr, #9
 800d3b8:	d816      	bhi.n	800d3e8 <_strtol_l.constprop.0+0xa4>
 800d3ba:	4674      	mov	r4, lr
 800d3bc:	42a3      	cmp	r3, r4
 800d3be:	dd24      	ble.n	800d40a <_strtol_l.constprop.0+0xc6>
 800d3c0:	f1bc 0f00 	cmp.w	ip, #0
 800d3c4:	db1e      	blt.n	800d404 <_strtol_l.constprop.0+0xc0>
 800d3c6:	45b1      	cmp	r9, r6
 800d3c8:	d31c      	bcc.n	800d404 <_strtol_l.constprop.0+0xc0>
 800d3ca:	d101      	bne.n	800d3d0 <_strtol_l.constprop.0+0x8c>
 800d3cc:	45a2      	cmp	sl, r4
 800d3ce:	db19      	blt.n	800d404 <_strtol_l.constprop.0+0xc0>
 800d3d0:	fb06 4603 	mla	r6, r6, r3, r4
 800d3d4:	f04f 0c01 	mov.w	ip, #1
 800d3d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3dc:	e7e8      	b.n	800d3b0 <_strtol_l.constprop.0+0x6c>
 800d3de:	2c2b      	cmp	r4, #43	; 0x2b
 800d3e0:	bf04      	itt	eq
 800d3e2:	782c      	ldrbeq	r4, [r5, #0]
 800d3e4:	1cb5      	addeq	r5, r6, #2
 800d3e6:	e7ca      	b.n	800d37e <_strtol_l.constprop.0+0x3a>
 800d3e8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d3ec:	f1be 0f19 	cmp.w	lr, #25
 800d3f0:	d801      	bhi.n	800d3f6 <_strtol_l.constprop.0+0xb2>
 800d3f2:	3c37      	subs	r4, #55	; 0x37
 800d3f4:	e7e2      	b.n	800d3bc <_strtol_l.constprop.0+0x78>
 800d3f6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d3fa:	f1be 0f19 	cmp.w	lr, #25
 800d3fe:	d804      	bhi.n	800d40a <_strtol_l.constprop.0+0xc6>
 800d400:	3c57      	subs	r4, #87	; 0x57
 800d402:	e7db      	b.n	800d3bc <_strtol_l.constprop.0+0x78>
 800d404:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d408:	e7e6      	b.n	800d3d8 <_strtol_l.constprop.0+0x94>
 800d40a:	f1bc 0f00 	cmp.w	ip, #0
 800d40e:	da05      	bge.n	800d41c <_strtol_l.constprop.0+0xd8>
 800d410:	2322      	movs	r3, #34	; 0x22
 800d412:	6003      	str	r3, [r0, #0]
 800d414:	4646      	mov	r6, r8
 800d416:	b942      	cbnz	r2, 800d42a <_strtol_l.constprop.0+0xe6>
 800d418:	4630      	mov	r0, r6
 800d41a:	e79e      	b.n	800d35a <_strtol_l.constprop.0+0x16>
 800d41c:	b107      	cbz	r7, 800d420 <_strtol_l.constprop.0+0xdc>
 800d41e:	4276      	negs	r6, r6
 800d420:	2a00      	cmp	r2, #0
 800d422:	d0f9      	beq.n	800d418 <_strtol_l.constprop.0+0xd4>
 800d424:	f1bc 0f00 	cmp.w	ip, #0
 800d428:	d000      	beq.n	800d42c <_strtol_l.constprop.0+0xe8>
 800d42a:	1e69      	subs	r1, r5, #1
 800d42c:	6011      	str	r1, [r2, #0]
 800d42e:	e7f3      	b.n	800d418 <_strtol_l.constprop.0+0xd4>
 800d430:	2430      	movs	r4, #48	; 0x30
 800d432:	2b00      	cmp	r3, #0
 800d434:	d1b1      	bne.n	800d39a <_strtol_l.constprop.0+0x56>
 800d436:	2308      	movs	r3, #8
 800d438:	e7af      	b.n	800d39a <_strtol_l.constprop.0+0x56>
 800d43a:	2c30      	cmp	r4, #48	; 0x30
 800d43c:	d0a5      	beq.n	800d38a <_strtol_l.constprop.0+0x46>
 800d43e:	230a      	movs	r3, #10
 800d440:	e7ab      	b.n	800d39a <_strtol_l.constprop.0+0x56>
 800d442:	bf00      	nop
 800d444:	080117c4 	.word	0x080117c4

0800d448 <strtol>:
 800d448:	4613      	mov	r3, r2
 800d44a:	460a      	mov	r2, r1
 800d44c:	4601      	mov	r1, r0
 800d44e:	4802      	ldr	r0, [pc, #8]	; (800d458 <strtol+0x10>)
 800d450:	6800      	ldr	r0, [r0, #0]
 800d452:	f7ff bf77 	b.w	800d344 <_strtol_l.constprop.0>
 800d456:	bf00      	nop
 800d458:	200000b8 	.word	0x200000b8

0800d45c <_vsniprintf_r>:
 800d45c:	b530      	push	{r4, r5, lr}
 800d45e:	4614      	mov	r4, r2
 800d460:	2c00      	cmp	r4, #0
 800d462:	b09b      	sub	sp, #108	; 0x6c
 800d464:	4605      	mov	r5, r0
 800d466:	461a      	mov	r2, r3
 800d468:	da05      	bge.n	800d476 <_vsniprintf_r+0x1a>
 800d46a:	238b      	movs	r3, #139	; 0x8b
 800d46c:	6003      	str	r3, [r0, #0]
 800d46e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d472:	b01b      	add	sp, #108	; 0x6c
 800d474:	bd30      	pop	{r4, r5, pc}
 800d476:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d47a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d47e:	bf14      	ite	ne
 800d480:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d484:	4623      	moveq	r3, r4
 800d486:	9302      	str	r3, [sp, #8]
 800d488:	9305      	str	r3, [sp, #20]
 800d48a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d48e:	9100      	str	r1, [sp, #0]
 800d490:	9104      	str	r1, [sp, #16]
 800d492:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d496:	4669      	mov	r1, sp
 800d498:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d49a:	f000 fae5 	bl	800da68 <_svfiprintf_r>
 800d49e:	1c43      	adds	r3, r0, #1
 800d4a0:	bfbc      	itt	lt
 800d4a2:	238b      	movlt	r3, #139	; 0x8b
 800d4a4:	602b      	strlt	r3, [r5, #0]
 800d4a6:	2c00      	cmp	r4, #0
 800d4a8:	d0e3      	beq.n	800d472 <_vsniprintf_r+0x16>
 800d4aa:	9b00      	ldr	r3, [sp, #0]
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	701a      	strb	r2, [r3, #0]
 800d4b0:	e7df      	b.n	800d472 <_vsniprintf_r+0x16>
	...

0800d4b4 <vsniprintf>:
 800d4b4:	b507      	push	{r0, r1, r2, lr}
 800d4b6:	9300      	str	r3, [sp, #0]
 800d4b8:	4613      	mov	r3, r2
 800d4ba:	460a      	mov	r2, r1
 800d4bc:	4601      	mov	r1, r0
 800d4be:	4803      	ldr	r0, [pc, #12]	; (800d4cc <vsniprintf+0x18>)
 800d4c0:	6800      	ldr	r0, [r0, #0]
 800d4c2:	f7ff ffcb 	bl	800d45c <_vsniprintf_r>
 800d4c6:	b003      	add	sp, #12
 800d4c8:	f85d fb04 	ldr.w	pc, [sp], #4
 800d4cc:	200000b8 	.word	0x200000b8

0800d4d0 <__swbuf_r>:
 800d4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4d2:	460e      	mov	r6, r1
 800d4d4:	4614      	mov	r4, r2
 800d4d6:	4605      	mov	r5, r0
 800d4d8:	b118      	cbz	r0, 800d4e2 <__swbuf_r+0x12>
 800d4da:	6983      	ldr	r3, [r0, #24]
 800d4dc:	b90b      	cbnz	r3, 800d4e2 <__swbuf_r+0x12>
 800d4de:	f7ff f87b 	bl	800c5d8 <__sinit>
 800d4e2:	4b21      	ldr	r3, [pc, #132]	; (800d568 <__swbuf_r+0x98>)
 800d4e4:	429c      	cmp	r4, r3
 800d4e6:	d12b      	bne.n	800d540 <__swbuf_r+0x70>
 800d4e8:	686c      	ldr	r4, [r5, #4]
 800d4ea:	69a3      	ldr	r3, [r4, #24]
 800d4ec:	60a3      	str	r3, [r4, #8]
 800d4ee:	89a3      	ldrh	r3, [r4, #12]
 800d4f0:	071a      	lsls	r2, r3, #28
 800d4f2:	d52f      	bpl.n	800d554 <__swbuf_r+0x84>
 800d4f4:	6923      	ldr	r3, [r4, #16]
 800d4f6:	b36b      	cbz	r3, 800d554 <__swbuf_r+0x84>
 800d4f8:	6923      	ldr	r3, [r4, #16]
 800d4fa:	6820      	ldr	r0, [r4, #0]
 800d4fc:	1ac0      	subs	r0, r0, r3
 800d4fe:	6963      	ldr	r3, [r4, #20]
 800d500:	b2f6      	uxtb	r6, r6
 800d502:	4283      	cmp	r3, r0
 800d504:	4637      	mov	r7, r6
 800d506:	dc04      	bgt.n	800d512 <__swbuf_r+0x42>
 800d508:	4621      	mov	r1, r4
 800d50a:	4628      	mov	r0, r5
 800d50c:	f000 f948 	bl	800d7a0 <_fflush_r>
 800d510:	bb30      	cbnz	r0, 800d560 <__swbuf_r+0x90>
 800d512:	68a3      	ldr	r3, [r4, #8]
 800d514:	3b01      	subs	r3, #1
 800d516:	60a3      	str	r3, [r4, #8]
 800d518:	6823      	ldr	r3, [r4, #0]
 800d51a:	1c5a      	adds	r2, r3, #1
 800d51c:	6022      	str	r2, [r4, #0]
 800d51e:	701e      	strb	r6, [r3, #0]
 800d520:	6963      	ldr	r3, [r4, #20]
 800d522:	3001      	adds	r0, #1
 800d524:	4283      	cmp	r3, r0
 800d526:	d004      	beq.n	800d532 <__swbuf_r+0x62>
 800d528:	89a3      	ldrh	r3, [r4, #12]
 800d52a:	07db      	lsls	r3, r3, #31
 800d52c:	d506      	bpl.n	800d53c <__swbuf_r+0x6c>
 800d52e:	2e0a      	cmp	r6, #10
 800d530:	d104      	bne.n	800d53c <__swbuf_r+0x6c>
 800d532:	4621      	mov	r1, r4
 800d534:	4628      	mov	r0, r5
 800d536:	f000 f933 	bl	800d7a0 <_fflush_r>
 800d53a:	b988      	cbnz	r0, 800d560 <__swbuf_r+0x90>
 800d53c:	4638      	mov	r0, r7
 800d53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d540:	4b0a      	ldr	r3, [pc, #40]	; (800d56c <__swbuf_r+0x9c>)
 800d542:	429c      	cmp	r4, r3
 800d544:	d101      	bne.n	800d54a <__swbuf_r+0x7a>
 800d546:	68ac      	ldr	r4, [r5, #8]
 800d548:	e7cf      	b.n	800d4ea <__swbuf_r+0x1a>
 800d54a:	4b09      	ldr	r3, [pc, #36]	; (800d570 <__swbuf_r+0xa0>)
 800d54c:	429c      	cmp	r4, r3
 800d54e:	bf08      	it	eq
 800d550:	68ec      	ldreq	r4, [r5, #12]
 800d552:	e7ca      	b.n	800d4ea <__swbuf_r+0x1a>
 800d554:	4621      	mov	r1, r4
 800d556:	4628      	mov	r0, r5
 800d558:	f000 f81e 	bl	800d598 <__swsetup_r>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d0cb      	beq.n	800d4f8 <__swbuf_r+0x28>
 800d560:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d564:	e7ea      	b.n	800d53c <__swbuf_r+0x6c>
 800d566:	bf00      	nop
 800d568:	0801174c 	.word	0x0801174c
 800d56c:	0801176c 	.word	0x0801176c
 800d570:	0801172c 	.word	0x0801172c

0800d574 <_write_r>:
 800d574:	b538      	push	{r3, r4, r5, lr}
 800d576:	4d07      	ldr	r5, [pc, #28]	; (800d594 <_write_r+0x20>)
 800d578:	4604      	mov	r4, r0
 800d57a:	4608      	mov	r0, r1
 800d57c:	4611      	mov	r1, r2
 800d57e:	2200      	movs	r2, #0
 800d580:	602a      	str	r2, [r5, #0]
 800d582:	461a      	mov	r2, r3
 800d584:	f7f3 ffd4 	bl	8001530 <_write>
 800d588:	1c43      	adds	r3, r0, #1
 800d58a:	d102      	bne.n	800d592 <_write_r+0x1e>
 800d58c:	682b      	ldr	r3, [r5, #0]
 800d58e:	b103      	cbz	r3, 800d592 <_write_r+0x1e>
 800d590:	6023      	str	r3, [r4, #0]
 800d592:	bd38      	pop	{r3, r4, r5, pc}
 800d594:	200062a0 	.word	0x200062a0

0800d598 <__swsetup_r>:
 800d598:	4b32      	ldr	r3, [pc, #200]	; (800d664 <__swsetup_r+0xcc>)
 800d59a:	b570      	push	{r4, r5, r6, lr}
 800d59c:	681d      	ldr	r5, [r3, #0]
 800d59e:	4606      	mov	r6, r0
 800d5a0:	460c      	mov	r4, r1
 800d5a2:	b125      	cbz	r5, 800d5ae <__swsetup_r+0x16>
 800d5a4:	69ab      	ldr	r3, [r5, #24]
 800d5a6:	b913      	cbnz	r3, 800d5ae <__swsetup_r+0x16>
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	f7ff f815 	bl	800c5d8 <__sinit>
 800d5ae:	4b2e      	ldr	r3, [pc, #184]	; (800d668 <__swsetup_r+0xd0>)
 800d5b0:	429c      	cmp	r4, r3
 800d5b2:	d10f      	bne.n	800d5d4 <__swsetup_r+0x3c>
 800d5b4:	686c      	ldr	r4, [r5, #4]
 800d5b6:	89a3      	ldrh	r3, [r4, #12]
 800d5b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d5bc:	0719      	lsls	r1, r3, #28
 800d5be:	d42c      	bmi.n	800d61a <__swsetup_r+0x82>
 800d5c0:	06dd      	lsls	r5, r3, #27
 800d5c2:	d411      	bmi.n	800d5e8 <__swsetup_r+0x50>
 800d5c4:	2309      	movs	r3, #9
 800d5c6:	6033      	str	r3, [r6, #0]
 800d5c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d5cc:	81a3      	strh	r3, [r4, #12]
 800d5ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5d2:	e03e      	b.n	800d652 <__swsetup_r+0xba>
 800d5d4:	4b25      	ldr	r3, [pc, #148]	; (800d66c <__swsetup_r+0xd4>)
 800d5d6:	429c      	cmp	r4, r3
 800d5d8:	d101      	bne.n	800d5de <__swsetup_r+0x46>
 800d5da:	68ac      	ldr	r4, [r5, #8]
 800d5dc:	e7eb      	b.n	800d5b6 <__swsetup_r+0x1e>
 800d5de:	4b24      	ldr	r3, [pc, #144]	; (800d670 <__swsetup_r+0xd8>)
 800d5e0:	429c      	cmp	r4, r3
 800d5e2:	bf08      	it	eq
 800d5e4:	68ec      	ldreq	r4, [r5, #12]
 800d5e6:	e7e6      	b.n	800d5b6 <__swsetup_r+0x1e>
 800d5e8:	0758      	lsls	r0, r3, #29
 800d5ea:	d512      	bpl.n	800d612 <__swsetup_r+0x7a>
 800d5ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5ee:	b141      	cbz	r1, 800d602 <__swsetup_r+0x6a>
 800d5f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d5f4:	4299      	cmp	r1, r3
 800d5f6:	d002      	beq.n	800d5fe <__swsetup_r+0x66>
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	f7ff f993 	bl	800c924 <_free_r>
 800d5fe:	2300      	movs	r3, #0
 800d600:	6363      	str	r3, [r4, #52]	; 0x34
 800d602:	89a3      	ldrh	r3, [r4, #12]
 800d604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d608:	81a3      	strh	r3, [r4, #12]
 800d60a:	2300      	movs	r3, #0
 800d60c:	6063      	str	r3, [r4, #4]
 800d60e:	6923      	ldr	r3, [r4, #16]
 800d610:	6023      	str	r3, [r4, #0]
 800d612:	89a3      	ldrh	r3, [r4, #12]
 800d614:	f043 0308 	orr.w	r3, r3, #8
 800d618:	81a3      	strh	r3, [r4, #12]
 800d61a:	6923      	ldr	r3, [r4, #16]
 800d61c:	b94b      	cbnz	r3, 800d632 <__swsetup_r+0x9a>
 800d61e:	89a3      	ldrh	r3, [r4, #12]
 800d620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d628:	d003      	beq.n	800d632 <__swsetup_r+0x9a>
 800d62a:	4621      	mov	r1, r4
 800d62c:	4630      	mov	r0, r6
 800d62e:	f000 f92b 	bl	800d888 <__smakebuf_r>
 800d632:	89a0      	ldrh	r0, [r4, #12]
 800d634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d638:	f010 0301 	ands.w	r3, r0, #1
 800d63c:	d00a      	beq.n	800d654 <__swsetup_r+0xbc>
 800d63e:	2300      	movs	r3, #0
 800d640:	60a3      	str	r3, [r4, #8]
 800d642:	6963      	ldr	r3, [r4, #20]
 800d644:	425b      	negs	r3, r3
 800d646:	61a3      	str	r3, [r4, #24]
 800d648:	6923      	ldr	r3, [r4, #16]
 800d64a:	b943      	cbnz	r3, 800d65e <__swsetup_r+0xc6>
 800d64c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d650:	d1ba      	bne.n	800d5c8 <__swsetup_r+0x30>
 800d652:	bd70      	pop	{r4, r5, r6, pc}
 800d654:	0781      	lsls	r1, r0, #30
 800d656:	bf58      	it	pl
 800d658:	6963      	ldrpl	r3, [r4, #20]
 800d65a:	60a3      	str	r3, [r4, #8]
 800d65c:	e7f4      	b.n	800d648 <__swsetup_r+0xb0>
 800d65e:	2000      	movs	r0, #0
 800d660:	e7f7      	b.n	800d652 <__swsetup_r+0xba>
 800d662:	bf00      	nop
 800d664:	200000b8 	.word	0x200000b8
 800d668:	0801174c 	.word	0x0801174c
 800d66c:	0801176c 	.word	0x0801176c
 800d670:	0801172c 	.word	0x0801172c

0800d674 <_close_r>:
 800d674:	b538      	push	{r3, r4, r5, lr}
 800d676:	4d06      	ldr	r5, [pc, #24]	; (800d690 <_close_r+0x1c>)
 800d678:	2300      	movs	r3, #0
 800d67a:	4604      	mov	r4, r0
 800d67c:	4608      	mov	r0, r1
 800d67e:	602b      	str	r3, [r5, #0]
 800d680:	f7f7 f87d 	bl	800477e <_close>
 800d684:	1c43      	adds	r3, r0, #1
 800d686:	d102      	bne.n	800d68e <_close_r+0x1a>
 800d688:	682b      	ldr	r3, [r5, #0]
 800d68a:	b103      	cbz	r3, 800d68e <_close_r+0x1a>
 800d68c:	6023      	str	r3, [r4, #0]
 800d68e:	bd38      	pop	{r3, r4, r5, pc}
 800d690:	200062a0 	.word	0x200062a0

0800d694 <__sflush_r>:
 800d694:	898a      	ldrh	r2, [r1, #12]
 800d696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d69a:	4605      	mov	r5, r0
 800d69c:	0710      	lsls	r0, r2, #28
 800d69e:	460c      	mov	r4, r1
 800d6a0:	d458      	bmi.n	800d754 <__sflush_r+0xc0>
 800d6a2:	684b      	ldr	r3, [r1, #4]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	dc05      	bgt.n	800d6b4 <__sflush_r+0x20>
 800d6a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	dc02      	bgt.n	800d6b4 <__sflush_r+0x20>
 800d6ae:	2000      	movs	r0, #0
 800d6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6b6:	2e00      	cmp	r6, #0
 800d6b8:	d0f9      	beq.n	800d6ae <__sflush_r+0x1a>
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d6c0:	682f      	ldr	r7, [r5, #0]
 800d6c2:	602b      	str	r3, [r5, #0]
 800d6c4:	d032      	beq.n	800d72c <__sflush_r+0x98>
 800d6c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d6c8:	89a3      	ldrh	r3, [r4, #12]
 800d6ca:	075a      	lsls	r2, r3, #29
 800d6cc:	d505      	bpl.n	800d6da <__sflush_r+0x46>
 800d6ce:	6863      	ldr	r3, [r4, #4]
 800d6d0:	1ac0      	subs	r0, r0, r3
 800d6d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d6d4:	b10b      	cbz	r3, 800d6da <__sflush_r+0x46>
 800d6d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d6d8:	1ac0      	subs	r0, r0, r3
 800d6da:	2300      	movs	r3, #0
 800d6dc:	4602      	mov	r2, r0
 800d6de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6e0:	6a21      	ldr	r1, [r4, #32]
 800d6e2:	4628      	mov	r0, r5
 800d6e4:	47b0      	blx	r6
 800d6e6:	1c43      	adds	r3, r0, #1
 800d6e8:	89a3      	ldrh	r3, [r4, #12]
 800d6ea:	d106      	bne.n	800d6fa <__sflush_r+0x66>
 800d6ec:	6829      	ldr	r1, [r5, #0]
 800d6ee:	291d      	cmp	r1, #29
 800d6f0:	d82c      	bhi.n	800d74c <__sflush_r+0xb8>
 800d6f2:	4a2a      	ldr	r2, [pc, #168]	; (800d79c <__sflush_r+0x108>)
 800d6f4:	40ca      	lsrs	r2, r1
 800d6f6:	07d6      	lsls	r6, r2, #31
 800d6f8:	d528      	bpl.n	800d74c <__sflush_r+0xb8>
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	6062      	str	r2, [r4, #4]
 800d6fe:	04d9      	lsls	r1, r3, #19
 800d700:	6922      	ldr	r2, [r4, #16]
 800d702:	6022      	str	r2, [r4, #0]
 800d704:	d504      	bpl.n	800d710 <__sflush_r+0x7c>
 800d706:	1c42      	adds	r2, r0, #1
 800d708:	d101      	bne.n	800d70e <__sflush_r+0x7a>
 800d70a:	682b      	ldr	r3, [r5, #0]
 800d70c:	b903      	cbnz	r3, 800d710 <__sflush_r+0x7c>
 800d70e:	6560      	str	r0, [r4, #84]	; 0x54
 800d710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d712:	602f      	str	r7, [r5, #0]
 800d714:	2900      	cmp	r1, #0
 800d716:	d0ca      	beq.n	800d6ae <__sflush_r+0x1a>
 800d718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d71c:	4299      	cmp	r1, r3
 800d71e:	d002      	beq.n	800d726 <__sflush_r+0x92>
 800d720:	4628      	mov	r0, r5
 800d722:	f7ff f8ff 	bl	800c924 <_free_r>
 800d726:	2000      	movs	r0, #0
 800d728:	6360      	str	r0, [r4, #52]	; 0x34
 800d72a:	e7c1      	b.n	800d6b0 <__sflush_r+0x1c>
 800d72c:	6a21      	ldr	r1, [r4, #32]
 800d72e:	2301      	movs	r3, #1
 800d730:	4628      	mov	r0, r5
 800d732:	47b0      	blx	r6
 800d734:	1c41      	adds	r1, r0, #1
 800d736:	d1c7      	bne.n	800d6c8 <__sflush_r+0x34>
 800d738:	682b      	ldr	r3, [r5, #0]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d0c4      	beq.n	800d6c8 <__sflush_r+0x34>
 800d73e:	2b1d      	cmp	r3, #29
 800d740:	d001      	beq.n	800d746 <__sflush_r+0xb2>
 800d742:	2b16      	cmp	r3, #22
 800d744:	d101      	bne.n	800d74a <__sflush_r+0xb6>
 800d746:	602f      	str	r7, [r5, #0]
 800d748:	e7b1      	b.n	800d6ae <__sflush_r+0x1a>
 800d74a:	89a3      	ldrh	r3, [r4, #12]
 800d74c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d750:	81a3      	strh	r3, [r4, #12]
 800d752:	e7ad      	b.n	800d6b0 <__sflush_r+0x1c>
 800d754:	690f      	ldr	r7, [r1, #16]
 800d756:	2f00      	cmp	r7, #0
 800d758:	d0a9      	beq.n	800d6ae <__sflush_r+0x1a>
 800d75a:	0793      	lsls	r3, r2, #30
 800d75c:	680e      	ldr	r6, [r1, #0]
 800d75e:	bf08      	it	eq
 800d760:	694b      	ldreq	r3, [r1, #20]
 800d762:	600f      	str	r7, [r1, #0]
 800d764:	bf18      	it	ne
 800d766:	2300      	movne	r3, #0
 800d768:	eba6 0807 	sub.w	r8, r6, r7
 800d76c:	608b      	str	r3, [r1, #8]
 800d76e:	f1b8 0f00 	cmp.w	r8, #0
 800d772:	dd9c      	ble.n	800d6ae <__sflush_r+0x1a>
 800d774:	6a21      	ldr	r1, [r4, #32]
 800d776:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d778:	4643      	mov	r3, r8
 800d77a:	463a      	mov	r2, r7
 800d77c:	4628      	mov	r0, r5
 800d77e:	47b0      	blx	r6
 800d780:	2800      	cmp	r0, #0
 800d782:	dc06      	bgt.n	800d792 <__sflush_r+0xfe>
 800d784:	89a3      	ldrh	r3, [r4, #12]
 800d786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d78a:	81a3      	strh	r3, [r4, #12]
 800d78c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d790:	e78e      	b.n	800d6b0 <__sflush_r+0x1c>
 800d792:	4407      	add	r7, r0
 800d794:	eba8 0800 	sub.w	r8, r8, r0
 800d798:	e7e9      	b.n	800d76e <__sflush_r+0xda>
 800d79a:	bf00      	nop
 800d79c:	20400001 	.word	0x20400001

0800d7a0 <_fflush_r>:
 800d7a0:	b538      	push	{r3, r4, r5, lr}
 800d7a2:	690b      	ldr	r3, [r1, #16]
 800d7a4:	4605      	mov	r5, r0
 800d7a6:	460c      	mov	r4, r1
 800d7a8:	b913      	cbnz	r3, 800d7b0 <_fflush_r+0x10>
 800d7aa:	2500      	movs	r5, #0
 800d7ac:	4628      	mov	r0, r5
 800d7ae:	bd38      	pop	{r3, r4, r5, pc}
 800d7b0:	b118      	cbz	r0, 800d7ba <_fflush_r+0x1a>
 800d7b2:	6983      	ldr	r3, [r0, #24]
 800d7b4:	b90b      	cbnz	r3, 800d7ba <_fflush_r+0x1a>
 800d7b6:	f7fe ff0f 	bl	800c5d8 <__sinit>
 800d7ba:	4b14      	ldr	r3, [pc, #80]	; (800d80c <_fflush_r+0x6c>)
 800d7bc:	429c      	cmp	r4, r3
 800d7be:	d11b      	bne.n	800d7f8 <_fflush_r+0x58>
 800d7c0:	686c      	ldr	r4, [r5, #4]
 800d7c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d0ef      	beq.n	800d7aa <_fflush_r+0xa>
 800d7ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d7cc:	07d0      	lsls	r0, r2, #31
 800d7ce:	d404      	bmi.n	800d7da <_fflush_r+0x3a>
 800d7d0:	0599      	lsls	r1, r3, #22
 800d7d2:	d402      	bmi.n	800d7da <_fflush_r+0x3a>
 800d7d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7d6:	f7ff f86e 	bl	800c8b6 <__retarget_lock_acquire_recursive>
 800d7da:	4628      	mov	r0, r5
 800d7dc:	4621      	mov	r1, r4
 800d7de:	f7ff ff59 	bl	800d694 <__sflush_r>
 800d7e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7e4:	07da      	lsls	r2, r3, #31
 800d7e6:	4605      	mov	r5, r0
 800d7e8:	d4e0      	bmi.n	800d7ac <_fflush_r+0xc>
 800d7ea:	89a3      	ldrh	r3, [r4, #12]
 800d7ec:	059b      	lsls	r3, r3, #22
 800d7ee:	d4dd      	bmi.n	800d7ac <_fflush_r+0xc>
 800d7f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7f2:	f7ff f861 	bl	800c8b8 <__retarget_lock_release_recursive>
 800d7f6:	e7d9      	b.n	800d7ac <_fflush_r+0xc>
 800d7f8:	4b05      	ldr	r3, [pc, #20]	; (800d810 <_fflush_r+0x70>)
 800d7fa:	429c      	cmp	r4, r3
 800d7fc:	d101      	bne.n	800d802 <_fflush_r+0x62>
 800d7fe:	68ac      	ldr	r4, [r5, #8]
 800d800:	e7df      	b.n	800d7c2 <_fflush_r+0x22>
 800d802:	4b04      	ldr	r3, [pc, #16]	; (800d814 <_fflush_r+0x74>)
 800d804:	429c      	cmp	r4, r3
 800d806:	bf08      	it	eq
 800d808:	68ec      	ldreq	r4, [r5, #12]
 800d80a:	e7da      	b.n	800d7c2 <_fflush_r+0x22>
 800d80c:	0801174c 	.word	0x0801174c
 800d810:	0801176c 	.word	0x0801176c
 800d814:	0801172c 	.word	0x0801172c

0800d818 <_lseek_r>:
 800d818:	b538      	push	{r3, r4, r5, lr}
 800d81a:	4d07      	ldr	r5, [pc, #28]	; (800d838 <_lseek_r+0x20>)
 800d81c:	4604      	mov	r4, r0
 800d81e:	4608      	mov	r0, r1
 800d820:	4611      	mov	r1, r2
 800d822:	2200      	movs	r2, #0
 800d824:	602a      	str	r2, [r5, #0]
 800d826:	461a      	mov	r2, r3
 800d828:	f7f6 ffd0 	bl	80047cc <_lseek>
 800d82c:	1c43      	adds	r3, r0, #1
 800d82e:	d102      	bne.n	800d836 <_lseek_r+0x1e>
 800d830:	682b      	ldr	r3, [r5, #0]
 800d832:	b103      	cbz	r3, 800d836 <_lseek_r+0x1e>
 800d834:	6023      	str	r3, [r4, #0]
 800d836:	bd38      	pop	{r3, r4, r5, pc}
 800d838:	200062a0 	.word	0x200062a0

0800d83c <__swhatbuf_r>:
 800d83c:	b570      	push	{r4, r5, r6, lr}
 800d83e:	460e      	mov	r6, r1
 800d840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d844:	2900      	cmp	r1, #0
 800d846:	b096      	sub	sp, #88	; 0x58
 800d848:	4614      	mov	r4, r2
 800d84a:	461d      	mov	r5, r3
 800d84c:	da08      	bge.n	800d860 <__swhatbuf_r+0x24>
 800d84e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d852:	2200      	movs	r2, #0
 800d854:	602a      	str	r2, [r5, #0]
 800d856:	061a      	lsls	r2, r3, #24
 800d858:	d410      	bmi.n	800d87c <__swhatbuf_r+0x40>
 800d85a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d85e:	e00e      	b.n	800d87e <__swhatbuf_r+0x42>
 800d860:	466a      	mov	r2, sp
 800d862:	f000 fa13 	bl	800dc8c <_fstat_r>
 800d866:	2800      	cmp	r0, #0
 800d868:	dbf1      	blt.n	800d84e <__swhatbuf_r+0x12>
 800d86a:	9a01      	ldr	r2, [sp, #4]
 800d86c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d870:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d874:	425a      	negs	r2, r3
 800d876:	415a      	adcs	r2, r3
 800d878:	602a      	str	r2, [r5, #0]
 800d87a:	e7ee      	b.n	800d85a <__swhatbuf_r+0x1e>
 800d87c:	2340      	movs	r3, #64	; 0x40
 800d87e:	2000      	movs	r0, #0
 800d880:	6023      	str	r3, [r4, #0]
 800d882:	b016      	add	sp, #88	; 0x58
 800d884:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d888 <__smakebuf_r>:
 800d888:	898b      	ldrh	r3, [r1, #12]
 800d88a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d88c:	079d      	lsls	r5, r3, #30
 800d88e:	4606      	mov	r6, r0
 800d890:	460c      	mov	r4, r1
 800d892:	d507      	bpl.n	800d8a4 <__smakebuf_r+0x1c>
 800d894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d898:	6023      	str	r3, [r4, #0]
 800d89a:	6123      	str	r3, [r4, #16]
 800d89c:	2301      	movs	r3, #1
 800d89e:	6163      	str	r3, [r4, #20]
 800d8a0:	b002      	add	sp, #8
 800d8a2:	bd70      	pop	{r4, r5, r6, pc}
 800d8a4:	ab01      	add	r3, sp, #4
 800d8a6:	466a      	mov	r2, sp
 800d8a8:	f7ff ffc8 	bl	800d83c <__swhatbuf_r>
 800d8ac:	9900      	ldr	r1, [sp, #0]
 800d8ae:	4605      	mov	r5, r0
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f7ff f8a3 	bl	800c9fc <_malloc_r>
 800d8b6:	b948      	cbnz	r0, 800d8cc <__smakebuf_r+0x44>
 800d8b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8bc:	059a      	lsls	r2, r3, #22
 800d8be:	d4ef      	bmi.n	800d8a0 <__smakebuf_r+0x18>
 800d8c0:	f023 0303 	bic.w	r3, r3, #3
 800d8c4:	f043 0302 	orr.w	r3, r3, #2
 800d8c8:	81a3      	strh	r3, [r4, #12]
 800d8ca:	e7e3      	b.n	800d894 <__smakebuf_r+0xc>
 800d8cc:	4b0d      	ldr	r3, [pc, #52]	; (800d904 <__smakebuf_r+0x7c>)
 800d8ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800d8d0:	89a3      	ldrh	r3, [r4, #12]
 800d8d2:	6020      	str	r0, [r4, #0]
 800d8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8d8:	81a3      	strh	r3, [r4, #12]
 800d8da:	9b00      	ldr	r3, [sp, #0]
 800d8dc:	6163      	str	r3, [r4, #20]
 800d8de:	9b01      	ldr	r3, [sp, #4]
 800d8e0:	6120      	str	r0, [r4, #16]
 800d8e2:	b15b      	cbz	r3, 800d8fc <__smakebuf_r+0x74>
 800d8e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f000 f9e1 	bl	800dcb0 <_isatty_r>
 800d8ee:	b128      	cbz	r0, 800d8fc <__smakebuf_r+0x74>
 800d8f0:	89a3      	ldrh	r3, [r4, #12]
 800d8f2:	f023 0303 	bic.w	r3, r3, #3
 800d8f6:	f043 0301 	orr.w	r3, r3, #1
 800d8fa:	81a3      	strh	r3, [r4, #12]
 800d8fc:	89a0      	ldrh	r0, [r4, #12]
 800d8fe:	4305      	orrs	r5, r0
 800d900:	81a5      	strh	r5, [r4, #12]
 800d902:	e7cd      	b.n	800d8a0 <__smakebuf_r+0x18>
 800d904:	0800c571 	.word	0x0800c571

0800d908 <memmove>:
 800d908:	4288      	cmp	r0, r1
 800d90a:	b510      	push	{r4, lr}
 800d90c:	eb01 0402 	add.w	r4, r1, r2
 800d910:	d902      	bls.n	800d918 <memmove+0x10>
 800d912:	4284      	cmp	r4, r0
 800d914:	4623      	mov	r3, r4
 800d916:	d807      	bhi.n	800d928 <memmove+0x20>
 800d918:	1e43      	subs	r3, r0, #1
 800d91a:	42a1      	cmp	r1, r4
 800d91c:	d008      	beq.n	800d930 <memmove+0x28>
 800d91e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d922:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d926:	e7f8      	b.n	800d91a <memmove+0x12>
 800d928:	4402      	add	r2, r0
 800d92a:	4601      	mov	r1, r0
 800d92c:	428a      	cmp	r2, r1
 800d92e:	d100      	bne.n	800d932 <memmove+0x2a>
 800d930:	bd10      	pop	{r4, pc}
 800d932:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d936:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d93a:	e7f7      	b.n	800d92c <memmove+0x24>

0800d93c <__malloc_lock>:
 800d93c:	4801      	ldr	r0, [pc, #4]	; (800d944 <__malloc_lock+0x8>)
 800d93e:	f7fe bfba 	b.w	800c8b6 <__retarget_lock_acquire_recursive>
 800d942:	bf00      	nop
 800d944:	20006294 	.word	0x20006294

0800d948 <__malloc_unlock>:
 800d948:	4801      	ldr	r0, [pc, #4]	; (800d950 <__malloc_unlock+0x8>)
 800d94a:	f7fe bfb5 	b.w	800c8b8 <__retarget_lock_release_recursive>
 800d94e:	bf00      	nop
 800d950:	20006294 	.word	0x20006294

0800d954 <_realloc_r>:
 800d954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d958:	4680      	mov	r8, r0
 800d95a:	4614      	mov	r4, r2
 800d95c:	460e      	mov	r6, r1
 800d95e:	b921      	cbnz	r1, 800d96a <_realloc_r+0x16>
 800d960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d964:	4611      	mov	r1, r2
 800d966:	f7ff b849 	b.w	800c9fc <_malloc_r>
 800d96a:	b92a      	cbnz	r2, 800d978 <_realloc_r+0x24>
 800d96c:	f7fe ffda 	bl	800c924 <_free_r>
 800d970:	4625      	mov	r5, r4
 800d972:	4628      	mov	r0, r5
 800d974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d978:	f000 f9aa 	bl	800dcd0 <_malloc_usable_size_r>
 800d97c:	4284      	cmp	r4, r0
 800d97e:	4607      	mov	r7, r0
 800d980:	d802      	bhi.n	800d988 <_realloc_r+0x34>
 800d982:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d986:	d812      	bhi.n	800d9ae <_realloc_r+0x5a>
 800d988:	4621      	mov	r1, r4
 800d98a:	4640      	mov	r0, r8
 800d98c:	f7ff f836 	bl	800c9fc <_malloc_r>
 800d990:	4605      	mov	r5, r0
 800d992:	2800      	cmp	r0, #0
 800d994:	d0ed      	beq.n	800d972 <_realloc_r+0x1e>
 800d996:	42bc      	cmp	r4, r7
 800d998:	4622      	mov	r2, r4
 800d99a:	4631      	mov	r1, r6
 800d99c:	bf28      	it	cs
 800d99e:	463a      	movcs	r2, r7
 800d9a0:	f7fe ff94 	bl	800c8cc <memcpy>
 800d9a4:	4631      	mov	r1, r6
 800d9a6:	4640      	mov	r0, r8
 800d9a8:	f7fe ffbc 	bl	800c924 <_free_r>
 800d9ac:	e7e1      	b.n	800d972 <_realloc_r+0x1e>
 800d9ae:	4635      	mov	r5, r6
 800d9b0:	e7df      	b.n	800d972 <_realloc_r+0x1e>

0800d9b2 <__ssputs_r>:
 800d9b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9b6:	688e      	ldr	r6, [r1, #8]
 800d9b8:	429e      	cmp	r6, r3
 800d9ba:	4682      	mov	sl, r0
 800d9bc:	460c      	mov	r4, r1
 800d9be:	4690      	mov	r8, r2
 800d9c0:	461f      	mov	r7, r3
 800d9c2:	d838      	bhi.n	800da36 <__ssputs_r+0x84>
 800d9c4:	898a      	ldrh	r2, [r1, #12]
 800d9c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d9ca:	d032      	beq.n	800da32 <__ssputs_r+0x80>
 800d9cc:	6825      	ldr	r5, [r4, #0]
 800d9ce:	6909      	ldr	r1, [r1, #16]
 800d9d0:	eba5 0901 	sub.w	r9, r5, r1
 800d9d4:	6965      	ldr	r5, [r4, #20]
 800d9d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d9de:	3301      	adds	r3, #1
 800d9e0:	444b      	add	r3, r9
 800d9e2:	106d      	asrs	r5, r5, #1
 800d9e4:	429d      	cmp	r5, r3
 800d9e6:	bf38      	it	cc
 800d9e8:	461d      	movcc	r5, r3
 800d9ea:	0553      	lsls	r3, r2, #21
 800d9ec:	d531      	bpl.n	800da52 <__ssputs_r+0xa0>
 800d9ee:	4629      	mov	r1, r5
 800d9f0:	f7ff f804 	bl	800c9fc <_malloc_r>
 800d9f4:	4606      	mov	r6, r0
 800d9f6:	b950      	cbnz	r0, 800da0e <__ssputs_r+0x5c>
 800d9f8:	230c      	movs	r3, #12
 800d9fa:	f8ca 3000 	str.w	r3, [sl]
 800d9fe:	89a3      	ldrh	r3, [r4, #12]
 800da00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da04:	81a3      	strh	r3, [r4, #12]
 800da06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800da0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da0e:	6921      	ldr	r1, [r4, #16]
 800da10:	464a      	mov	r2, r9
 800da12:	f7fe ff5b 	bl	800c8cc <memcpy>
 800da16:	89a3      	ldrh	r3, [r4, #12]
 800da18:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800da1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da20:	81a3      	strh	r3, [r4, #12]
 800da22:	6126      	str	r6, [r4, #16]
 800da24:	6165      	str	r5, [r4, #20]
 800da26:	444e      	add	r6, r9
 800da28:	eba5 0509 	sub.w	r5, r5, r9
 800da2c:	6026      	str	r6, [r4, #0]
 800da2e:	60a5      	str	r5, [r4, #8]
 800da30:	463e      	mov	r6, r7
 800da32:	42be      	cmp	r6, r7
 800da34:	d900      	bls.n	800da38 <__ssputs_r+0x86>
 800da36:	463e      	mov	r6, r7
 800da38:	6820      	ldr	r0, [r4, #0]
 800da3a:	4632      	mov	r2, r6
 800da3c:	4641      	mov	r1, r8
 800da3e:	f7ff ff63 	bl	800d908 <memmove>
 800da42:	68a3      	ldr	r3, [r4, #8]
 800da44:	1b9b      	subs	r3, r3, r6
 800da46:	60a3      	str	r3, [r4, #8]
 800da48:	6823      	ldr	r3, [r4, #0]
 800da4a:	4433      	add	r3, r6
 800da4c:	6023      	str	r3, [r4, #0]
 800da4e:	2000      	movs	r0, #0
 800da50:	e7db      	b.n	800da0a <__ssputs_r+0x58>
 800da52:	462a      	mov	r2, r5
 800da54:	f7ff ff7e 	bl	800d954 <_realloc_r>
 800da58:	4606      	mov	r6, r0
 800da5a:	2800      	cmp	r0, #0
 800da5c:	d1e1      	bne.n	800da22 <__ssputs_r+0x70>
 800da5e:	6921      	ldr	r1, [r4, #16]
 800da60:	4650      	mov	r0, sl
 800da62:	f7fe ff5f 	bl	800c924 <_free_r>
 800da66:	e7c7      	b.n	800d9f8 <__ssputs_r+0x46>

0800da68 <_svfiprintf_r>:
 800da68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6c:	4698      	mov	r8, r3
 800da6e:	898b      	ldrh	r3, [r1, #12]
 800da70:	061b      	lsls	r3, r3, #24
 800da72:	b09d      	sub	sp, #116	; 0x74
 800da74:	4607      	mov	r7, r0
 800da76:	460d      	mov	r5, r1
 800da78:	4614      	mov	r4, r2
 800da7a:	d50e      	bpl.n	800da9a <_svfiprintf_r+0x32>
 800da7c:	690b      	ldr	r3, [r1, #16]
 800da7e:	b963      	cbnz	r3, 800da9a <_svfiprintf_r+0x32>
 800da80:	2140      	movs	r1, #64	; 0x40
 800da82:	f7fe ffbb 	bl	800c9fc <_malloc_r>
 800da86:	6028      	str	r0, [r5, #0]
 800da88:	6128      	str	r0, [r5, #16]
 800da8a:	b920      	cbnz	r0, 800da96 <_svfiprintf_r+0x2e>
 800da8c:	230c      	movs	r3, #12
 800da8e:	603b      	str	r3, [r7, #0]
 800da90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800da94:	e0d1      	b.n	800dc3a <_svfiprintf_r+0x1d2>
 800da96:	2340      	movs	r3, #64	; 0x40
 800da98:	616b      	str	r3, [r5, #20]
 800da9a:	2300      	movs	r3, #0
 800da9c:	9309      	str	r3, [sp, #36]	; 0x24
 800da9e:	2320      	movs	r3, #32
 800daa0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800daa4:	f8cd 800c 	str.w	r8, [sp, #12]
 800daa8:	2330      	movs	r3, #48	; 0x30
 800daaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dc54 <_svfiprintf_r+0x1ec>
 800daae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dab2:	f04f 0901 	mov.w	r9, #1
 800dab6:	4623      	mov	r3, r4
 800dab8:	469a      	mov	sl, r3
 800daba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dabe:	b10a      	cbz	r2, 800dac4 <_svfiprintf_r+0x5c>
 800dac0:	2a25      	cmp	r2, #37	; 0x25
 800dac2:	d1f9      	bne.n	800dab8 <_svfiprintf_r+0x50>
 800dac4:	ebba 0b04 	subs.w	fp, sl, r4
 800dac8:	d00b      	beq.n	800dae2 <_svfiprintf_r+0x7a>
 800daca:	465b      	mov	r3, fp
 800dacc:	4622      	mov	r2, r4
 800dace:	4629      	mov	r1, r5
 800dad0:	4638      	mov	r0, r7
 800dad2:	f7ff ff6e 	bl	800d9b2 <__ssputs_r>
 800dad6:	3001      	adds	r0, #1
 800dad8:	f000 80aa 	beq.w	800dc30 <_svfiprintf_r+0x1c8>
 800dadc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dade:	445a      	add	r2, fp
 800dae0:	9209      	str	r2, [sp, #36]	; 0x24
 800dae2:	f89a 3000 	ldrb.w	r3, [sl]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f000 80a2 	beq.w	800dc30 <_svfiprintf_r+0x1c8>
 800daec:	2300      	movs	r3, #0
 800daee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800daf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800daf6:	f10a 0a01 	add.w	sl, sl, #1
 800dafa:	9304      	str	r3, [sp, #16]
 800dafc:	9307      	str	r3, [sp, #28]
 800dafe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db02:	931a      	str	r3, [sp, #104]	; 0x68
 800db04:	4654      	mov	r4, sl
 800db06:	2205      	movs	r2, #5
 800db08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db0c:	4851      	ldr	r0, [pc, #324]	; (800dc54 <_svfiprintf_r+0x1ec>)
 800db0e:	f7f2 fb67 	bl	80001e0 <memchr>
 800db12:	9a04      	ldr	r2, [sp, #16]
 800db14:	b9d8      	cbnz	r0, 800db4e <_svfiprintf_r+0xe6>
 800db16:	06d0      	lsls	r0, r2, #27
 800db18:	bf44      	itt	mi
 800db1a:	2320      	movmi	r3, #32
 800db1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db20:	0711      	lsls	r1, r2, #28
 800db22:	bf44      	itt	mi
 800db24:	232b      	movmi	r3, #43	; 0x2b
 800db26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db2a:	f89a 3000 	ldrb.w	r3, [sl]
 800db2e:	2b2a      	cmp	r3, #42	; 0x2a
 800db30:	d015      	beq.n	800db5e <_svfiprintf_r+0xf6>
 800db32:	9a07      	ldr	r2, [sp, #28]
 800db34:	4654      	mov	r4, sl
 800db36:	2000      	movs	r0, #0
 800db38:	f04f 0c0a 	mov.w	ip, #10
 800db3c:	4621      	mov	r1, r4
 800db3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db42:	3b30      	subs	r3, #48	; 0x30
 800db44:	2b09      	cmp	r3, #9
 800db46:	d94e      	bls.n	800dbe6 <_svfiprintf_r+0x17e>
 800db48:	b1b0      	cbz	r0, 800db78 <_svfiprintf_r+0x110>
 800db4a:	9207      	str	r2, [sp, #28]
 800db4c:	e014      	b.n	800db78 <_svfiprintf_r+0x110>
 800db4e:	eba0 0308 	sub.w	r3, r0, r8
 800db52:	fa09 f303 	lsl.w	r3, r9, r3
 800db56:	4313      	orrs	r3, r2
 800db58:	9304      	str	r3, [sp, #16]
 800db5a:	46a2      	mov	sl, r4
 800db5c:	e7d2      	b.n	800db04 <_svfiprintf_r+0x9c>
 800db5e:	9b03      	ldr	r3, [sp, #12]
 800db60:	1d19      	adds	r1, r3, #4
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	9103      	str	r1, [sp, #12]
 800db66:	2b00      	cmp	r3, #0
 800db68:	bfbb      	ittet	lt
 800db6a:	425b      	neglt	r3, r3
 800db6c:	f042 0202 	orrlt.w	r2, r2, #2
 800db70:	9307      	strge	r3, [sp, #28]
 800db72:	9307      	strlt	r3, [sp, #28]
 800db74:	bfb8      	it	lt
 800db76:	9204      	strlt	r2, [sp, #16]
 800db78:	7823      	ldrb	r3, [r4, #0]
 800db7a:	2b2e      	cmp	r3, #46	; 0x2e
 800db7c:	d10c      	bne.n	800db98 <_svfiprintf_r+0x130>
 800db7e:	7863      	ldrb	r3, [r4, #1]
 800db80:	2b2a      	cmp	r3, #42	; 0x2a
 800db82:	d135      	bne.n	800dbf0 <_svfiprintf_r+0x188>
 800db84:	9b03      	ldr	r3, [sp, #12]
 800db86:	1d1a      	adds	r2, r3, #4
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	9203      	str	r2, [sp, #12]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	bfb8      	it	lt
 800db90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800db94:	3402      	adds	r4, #2
 800db96:	9305      	str	r3, [sp, #20]
 800db98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dc64 <_svfiprintf_r+0x1fc>
 800db9c:	7821      	ldrb	r1, [r4, #0]
 800db9e:	2203      	movs	r2, #3
 800dba0:	4650      	mov	r0, sl
 800dba2:	f7f2 fb1d 	bl	80001e0 <memchr>
 800dba6:	b140      	cbz	r0, 800dbba <_svfiprintf_r+0x152>
 800dba8:	2340      	movs	r3, #64	; 0x40
 800dbaa:	eba0 000a 	sub.w	r0, r0, sl
 800dbae:	fa03 f000 	lsl.w	r0, r3, r0
 800dbb2:	9b04      	ldr	r3, [sp, #16]
 800dbb4:	4303      	orrs	r3, r0
 800dbb6:	3401      	adds	r4, #1
 800dbb8:	9304      	str	r3, [sp, #16]
 800dbba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbbe:	4826      	ldr	r0, [pc, #152]	; (800dc58 <_svfiprintf_r+0x1f0>)
 800dbc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbc4:	2206      	movs	r2, #6
 800dbc6:	f7f2 fb0b 	bl	80001e0 <memchr>
 800dbca:	2800      	cmp	r0, #0
 800dbcc:	d038      	beq.n	800dc40 <_svfiprintf_r+0x1d8>
 800dbce:	4b23      	ldr	r3, [pc, #140]	; (800dc5c <_svfiprintf_r+0x1f4>)
 800dbd0:	bb1b      	cbnz	r3, 800dc1a <_svfiprintf_r+0x1b2>
 800dbd2:	9b03      	ldr	r3, [sp, #12]
 800dbd4:	3307      	adds	r3, #7
 800dbd6:	f023 0307 	bic.w	r3, r3, #7
 800dbda:	3308      	adds	r3, #8
 800dbdc:	9303      	str	r3, [sp, #12]
 800dbde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe0:	4433      	add	r3, r6
 800dbe2:	9309      	str	r3, [sp, #36]	; 0x24
 800dbe4:	e767      	b.n	800dab6 <_svfiprintf_r+0x4e>
 800dbe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbea:	460c      	mov	r4, r1
 800dbec:	2001      	movs	r0, #1
 800dbee:	e7a5      	b.n	800db3c <_svfiprintf_r+0xd4>
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	3401      	adds	r4, #1
 800dbf4:	9305      	str	r3, [sp, #20]
 800dbf6:	4619      	mov	r1, r3
 800dbf8:	f04f 0c0a 	mov.w	ip, #10
 800dbfc:	4620      	mov	r0, r4
 800dbfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc02:	3a30      	subs	r2, #48	; 0x30
 800dc04:	2a09      	cmp	r2, #9
 800dc06:	d903      	bls.n	800dc10 <_svfiprintf_r+0x1a8>
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d0c5      	beq.n	800db98 <_svfiprintf_r+0x130>
 800dc0c:	9105      	str	r1, [sp, #20]
 800dc0e:	e7c3      	b.n	800db98 <_svfiprintf_r+0x130>
 800dc10:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc14:	4604      	mov	r4, r0
 800dc16:	2301      	movs	r3, #1
 800dc18:	e7f0      	b.n	800dbfc <_svfiprintf_r+0x194>
 800dc1a:	ab03      	add	r3, sp, #12
 800dc1c:	9300      	str	r3, [sp, #0]
 800dc1e:	462a      	mov	r2, r5
 800dc20:	4b0f      	ldr	r3, [pc, #60]	; (800dc60 <_svfiprintf_r+0x1f8>)
 800dc22:	a904      	add	r1, sp, #16
 800dc24:	4638      	mov	r0, r7
 800dc26:	f3af 8000 	nop.w
 800dc2a:	1c42      	adds	r2, r0, #1
 800dc2c:	4606      	mov	r6, r0
 800dc2e:	d1d6      	bne.n	800dbde <_svfiprintf_r+0x176>
 800dc30:	89ab      	ldrh	r3, [r5, #12]
 800dc32:	065b      	lsls	r3, r3, #25
 800dc34:	f53f af2c 	bmi.w	800da90 <_svfiprintf_r+0x28>
 800dc38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc3a:	b01d      	add	sp, #116	; 0x74
 800dc3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc40:	ab03      	add	r3, sp, #12
 800dc42:	9300      	str	r3, [sp, #0]
 800dc44:	462a      	mov	r2, r5
 800dc46:	4b06      	ldr	r3, [pc, #24]	; (800dc60 <_svfiprintf_r+0x1f8>)
 800dc48:	a904      	add	r1, sp, #16
 800dc4a:	4638      	mov	r0, r7
 800dc4c:	f7ff f912 	bl	800ce74 <_printf_i>
 800dc50:	e7eb      	b.n	800dc2a <_svfiprintf_r+0x1c2>
 800dc52:	bf00      	nop
 800dc54:	08011790 	.word	0x08011790
 800dc58:	0801179a 	.word	0x0801179a
 800dc5c:	00000000 	.word	0x00000000
 800dc60:	0800d9b3 	.word	0x0800d9b3
 800dc64:	08011796 	.word	0x08011796

0800dc68 <_read_r>:
 800dc68:	b538      	push	{r3, r4, r5, lr}
 800dc6a:	4d07      	ldr	r5, [pc, #28]	; (800dc88 <_read_r+0x20>)
 800dc6c:	4604      	mov	r4, r0
 800dc6e:	4608      	mov	r0, r1
 800dc70:	4611      	mov	r1, r2
 800dc72:	2200      	movs	r2, #0
 800dc74:	602a      	str	r2, [r5, #0]
 800dc76:	461a      	mov	r2, r3
 800dc78:	f7f6 fd64 	bl	8004744 <_read>
 800dc7c:	1c43      	adds	r3, r0, #1
 800dc7e:	d102      	bne.n	800dc86 <_read_r+0x1e>
 800dc80:	682b      	ldr	r3, [r5, #0]
 800dc82:	b103      	cbz	r3, 800dc86 <_read_r+0x1e>
 800dc84:	6023      	str	r3, [r4, #0]
 800dc86:	bd38      	pop	{r3, r4, r5, pc}
 800dc88:	200062a0 	.word	0x200062a0

0800dc8c <_fstat_r>:
 800dc8c:	b538      	push	{r3, r4, r5, lr}
 800dc8e:	4d07      	ldr	r5, [pc, #28]	; (800dcac <_fstat_r+0x20>)
 800dc90:	2300      	movs	r3, #0
 800dc92:	4604      	mov	r4, r0
 800dc94:	4608      	mov	r0, r1
 800dc96:	4611      	mov	r1, r2
 800dc98:	602b      	str	r3, [r5, #0]
 800dc9a:	f7f6 fd7c 	bl	8004796 <_fstat>
 800dc9e:	1c43      	adds	r3, r0, #1
 800dca0:	d102      	bne.n	800dca8 <_fstat_r+0x1c>
 800dca2:	682b      	ldr	r3, [r5, #0]
 800dca4:	b103      	cbz	r3, 800dca8 <_fstat_r+0x1c>
 800dca6:	6023      	str	r3, [r4, #0]
 800dca8:	bd38      	pop	{r3, r4, r5, pc}
 800dcaa:	bf00      	nop
 800dcac:	200062a0 	.word	0x200062a0

0800dcb0 <_isatty_r>:
 800dcb0:	b538      	push	{r3, r4, r5, lr}
 800dcb2:	4d06      	ldr	r5, [pc, #24]	; (800dccc <_isatty_r+0x1c>)
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	4604      	mov	r4, r0
 800dcb8:	4608      	mov	r0, r1
 800dcba:	602b      	str	r3, [r5, #0]
 800dcbc:	f7f6 fd7b 	bl	80047b6 <_isatty>
 800dcc0:	1c43      	adds	r3, r0, #1
 800dcc2:	d102      	bne.n	800dcca <_isatty_r+0x1a>
 800dcc4:	682b      	ldr	r3, [r5, #0]
 800dcc6:	b103      	cbz	r3, 800dcca <_isatty_r+0x1a>
 800dcc8:	6023      	str	r3, [r4, #0]
 800dcca:	bd38      	pop	{r3, r4, r5, pc}
 800dccc:	200062a0 	.word	0x200062a0

0800dcd0 <_malloc_usable_size_r>:
 800dcd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dcd4:	1f18      	subs	r0, r3, #4
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	bfbc      	itt	lt
 800dcda:	580b      	ldrlt	r3, [r1, r0]
 800dcdc:	18c0      	addlt	r0, r0, r3
 800dcde:	4770      	bx	lr

0800dce0 <_init>:
 800dce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dce2:	bf00      	nop
 800dce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dce6:	bc08      	pop	{r3}
 800dce8:	469e      	mov	lr, r3
 800dcea:	4770      	bx	lr

0800dcec <_fini>:
 800dcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcee:	bf00      	nop
 800dcf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcf2:	bc08      	pop	{r3}
 800dcf4:	469e      	mov	lr, r3
 800dcf6:	4770      	bx	lr
