$date
	Wed Mar 13 17:42:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_test $end
$var wire 1 ! cout $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module fa4 $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 ' c1 $end
$var wire 1 ( c2 $end
$var wire 1 ) c3 $end
$var wire 1 * cin $end
$var wire 1 ! cout $end
$var wire 4 + sum [3:0] $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 * cin $end
$var wire 1 ' cout $end
$var wire 1 . sum $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$scope module and_ab $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 2 nand_out $end
$var wire 1 0 out $end
$scope module nand_gate1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 3 gnd $end
$var wire 1 4 nmos1_out $end
$var wire 1 2 out $end
$var wire 1 5 pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 2 a $end
$var wire 1 6 gnd $end
$var wire 1 0 out $end
$var wire 1 7 pwr $end
$upscope $end
$upscope $end
$scope module and_xorabcin $end
$var wire 1 * a $end
$var wire 1 / b $end
$var wire 1 8 nand_out $end
$var wire 1 1 out $end
$scope module nand_gate1 $end
$var wire 1 * a $end
$var wire 1 / b $end
$var wire 1 9 gnd $end
$var wire 1 : nmos1_out $end
$var wire 1 8 out $end
$var wire 1 ; pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 8 a $end
$var wire 1 < gnd $end
$var wire 1 1 out $end
$var wire 1 = pwr $end
$upscope $end
$upscope $end
$scope module or_final $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 > nor_out $end
$var wire 1 ' out $end
$scope module nor_gate1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 ? gnd $end
$var wire 1 > out $end
$var wire 1 @ pmos1_out $end
$var wire 1 A pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 > a $end
$var wire 1 B gnd $end
$var wire 1 ' out $end
$var wire 1 C pwr $end
$upscope $end
$upscope $end
$scope module xor_ab $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 / out $end
$var wire 1 D w1 $end
$var wire 1 E w2 $end
$var wire 1 F w3 $end
$var wire 1 G w4 $end
$scope module a1 $end
$var wire 1 , a $end
$var wire 1 E b $end
$var wire 1 H nand_out $end
$var wire 1 F out $end
$scope module nand_gate1 $end
$var wire 1 , a $end
$var wire 1 E b $end
$var wire 1 I gnd $end
$var wire 1 J nmos1_out $end
$var wire 1 H out $end
$var wire 1 K pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 H a $end
$var wire 1 L gnd $end
$var wire 1 F out $end
$var wire 1 M pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 D a $end
$var wire 1 - b $end
$var wire 1 N nand_out $end
$var wire 1 G out $end
$scope module nand_gate1 $end
$var wire 1 D a $end
$var wire 1 - b $end
$var wire 1 O gnd $end
$var wire 1 P nmos1_out $end
$var wire 1 N out $end
$var wire 1 Q pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 N a $end
$var wire 1 R gnd $end
$var wire 1 G out $end
$var wire 1 S pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 , a $end
$var wire 1 T gnd $end
$var wire 1 D out $end
$var wire 1 U pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 - a $end
$var wire 1 V gnd $end
$var wire 1 E out $end
$var wire 1 W pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 X nor_out $end
$var wire 1 / out $end
$scope module nor_gate1 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 Y gnd $end
$var wire 1 X out $end
$var wire 1 Z pmos1_out $end
$var wire 1 [ pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 X a $end
$var wire 1 \ gnd $end
$var wire 1 / out $end
$var wire 1 ] pwr $end
$upscope $end
$upscope $end
$upscope $end
$scope module xor_abcin $end
$var wire 1 / a $end
$var wire 1 * b $end
$var wire 1 . out $end
$var wire 1 ^ w1 $end
$var wire 1 _ w2 $end
$var wire 1 ` w3 $end
$var wire 1 a w4 $end
$scope module a1 $end
$var wire 1 / a $end
$var wire 1 _ b $end
$var wire 1 b nand_out $end
$var wire 1 ` out $end
$scope module nand_gate1 $end
$var wire 1 / a $end
$var wire 1 _ b $end
$var wire 1 c gnd $end
$var wire 1 d nmos1_out $end
$var wire 1 b out $end
$var wire 1 e pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 b a $end
$var wire 1 f gnd $end
$var wire 1 ` out $end
$var wire 1 g pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 ^ a $end
$var wire 1 * b $end
$var wire 1 h nand_out $end
$var wire 1 a out $end
$scope module nand_gate1 $end
$var wire 1 ^ a $end
$var wire 1 * b $end
$var wire 1 i gnd $end
$var wire 1 j nmos1_out $end
$var wire 1 h out $end
$var wire 1 k pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 h a $end
$var wire 1 l gnd $end
$var wire 1 a out $end
$var wire 1 m pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 / a $end
$var wire 1 n gnd $end
$var wire 1 ^ out $end
$var wire 1 o pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 * a $end
$var wire 1 p gnd $end
$var wire 1 _ out $end
$var wire 1 q pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 r nor_out $end
$var wire 1 . out $end
$scope module nor_gate1 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 s gnd $end
$var wire 1 r out $end
$var wire 1 t pmos1_out $end
$var wire 1 u pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 r a $end
$var wire 1 v gnd $end
$var wire 1 . out $end
$var wire 1 w pwr $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 ' cin $end
$var wire 1 ( cout $end
$var wire 1 z sum $end
$var wire 1 { w1 $end
$var wire 1 | w2 $end
$var wire 1 } w3 $end
$scope module and_ab $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 ~ nand_out $end
$var wire 1 | out $end
$scope module nand_gate1 $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 !" gnd $end
$var wire 1 "" nmos1_out $end
$var wire 1 ~ out $end
$var wire 1 #" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 ~ a $end
$var wire 1 $" gnd $end
$var wire 1 | out $end
$var wire 1 %" pwr $end
$upscope $end
$upscope $end
$scope module and_xorabcin $end
$var wire 1 ' a $end
$var wire 1 { b $end
$var wire 1 &" nand_out $end
$var wire 1 } out $end
$scope module nand_gate1 $end
$var wire 1 ' a $end
$var wire 1 { b $end
$var wire 1 '" gnd $end
$var wire 1 (" nmos1_out $end
$var wire 1 &" out $end
$var wire 1 )" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 &" a $end
$var wire 1 *" gnd $end
$var wire 1 } out $end
$var wire 1 +" pwr $end
$upscope $end
$upscope $end
$scope module or_final $end
$var wire 1 | a $end
$var wire 1 } b $end
$var wire 1 ," nor_out $end
$var wire 1 ( out $end
$scope module nor_gate1 $end
$var wire 1 | a $end
$var wire 1 } b $end
$var wire 1 -" gnd $end
$var wire 1 ," out $end
$var wire 1 ." pmos1_out $end
$var wire 1 /" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 ," a $end
$var wire 1 0" gnd $end
$var wire 1 ( out $end
$var wire 1 1" pwr $end
$upscope $end
$upscope $end
$scope module xor_ab $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 { out $end
$var wire 1 2" w1 $end
$var wire 1 3" w2 $end
$var wire 1 4" w3 $end
$var wire 1 5" w4 $end
$scope module a1 $end
$var wire 1 x a $end
$var wire 1 3" b $end
$var wire 1 6" nand_out $end
$var wire 1 4" out $end
$scope module nand_gate1 $end
$var wire 1 x a $end
$var wire 1 3" b $end
$var wire 1 7" gnd $end
$var wire 1 8" nmos1_out $end
$var wire 1 6" out $end
$var wire 1 9" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 6" a $end
$var wire 1 :" gnd $end
$var wire 1 4" out $end
$var wire 1 ;" pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 2" a $end
$var wire 1 y b $end
$var wire 1 <" nand_out $end
$var wire 1 5" out $end
$scope module nand_gate1 $end
$var wire 1 2" a $end
$var wire 1 y b $end
$var wire 1 =" gnd $end
$var wire 1 >" nmos1_out $end
$var wire 1 <" out $end
$var wire 1 ?" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 <" a $end
$var wire 1 @" gnd $end
$var wire 1 5" out $end
$var wire 1 A" pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 x a $end
$var wire 1 B" gnd $end
$var wire 1 2" out $end
$var wire 1 C" pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 y a $end
$var wire 1 D" gnd $end
$var wire 1 3" out $end
$var wire 1 E" pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 4" a $end
$var wire 1 5" b $end
$var wire 1 F" nor_out $end
$var wire 1 { out $end
$scope module nor_gate1 $end
$var wire 1 4" a $end
$var wire 1 5" b $end
$var wire 1 G" gnd $end
$var wire 1 F" out $end
$var wire 1 H" pmos1_out $end
$var wire 1 I" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 F" a $end
$var wire 1 J" gnd $end
$var wire 1 { out $end
$var wire 1 K" pwr $end
$upscope $end
$upscope $end
$upscope $end
$scope module xor_abcin $end
$var wire 1 { a $end
$var wire 1 ' b $end
$var wire 1 z out $end
$var wire 1 L" w1 $end
$var wire 1 M" w2 $end
$var wire 1 N" w3 $end
$var wire 1 O" w4 $end
$scope module a1 $end
$var wire 1 { a $end
$var wire 1 M" b $end
$var wire 1 P" nand_out $end
$var wire 1 N" out $end
$scope module nand_gate1 $end
$var wire 1 { a $end
$var wire 1 M" b $end
$var wire 1 Q" gnd $end
$var wire 1 R" nmos1_out $end
$var wire 1 P" out $end
$var wire 1 S" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 P" a $end
$var wire 1 T" gnd $end
$var wire 1 N" out $end
$var wire 1 U" pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 L" a $end
$var wire 1 ' b $end
$var wire 1 V" nand_out $end
$var wire 1 O" out $end
$scope module nand_gate1 $end
$var wire 1 L" a $end
$var wire 1 ' b $end
$var wire 1 W" gnd $end
$var wire 1 X" nmos1_out $end
$var wire 1 V" out $end
$var wire 1 Y" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 V" a $end
$var wire 1 Z" gnd $end
$var wire 1 O" out $end
$var wire 1 [" pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 { a $end
$var wire 1 \" gnd $end
$var wire 1 L" out $end
$var wire 1 ]" pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 ' a $end
$var wire 1 ^" gnd $end
$var wire 1 M" out $end
$var wire 1 _" pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 N" a $end
$var wire 1 O" b $end
$var wire 1 `" nor_out $end
$var wire 1 z out $end
$scope module nor_gate1 $end
$var wire 1 N" a $end
$var wire 1 O" b $end
$var wire 1 a" gnd $end
$var wire 1 `" out $end
$var wire 1 b" pmos1_out $end
$var wire 1 c" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 `" a $end
$var wire 1 d" gnd $end
$var wire 1 z out $end
$var wire 1 e" pwr $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 f" a $end
$var wire 1 g" b $end
$var wire 1 ( cin $end
$var wire 1 ) cout $end
$var wire 1 h" sum $end
$var wire 1 i" w1 $end
$var wire 1 j" w2 $end
$var wire 1 k" w3 $end
$scope module and_ab $end
$var wire 1 f" a $end
$var wire 1 g" b $end
$var wire 1 l" nand_out $end
$var wire 1 j" out $end
$scope module nand_gate1 $end
$var wire 1 f" a $end
$var wire 1 g" b $end
$var wire 1 m" gnd $end
$var wire 1 n" nmos1_out $end
$var wire 1 l" out $end
$var wire 1 o" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 l" a $end
$var wire 1 p" gnd $end
$var wire 1 j" out $end
$var wire 1 q" pwr $end
$upscope $end
$upscope $end
$scope module and_xorabcin $end
$var wire 1 ( a $end
$var wire 1 i" b $end
$var wire 1 r" nand_out $end
$var wire 1 k" out $end
$scope module nand_gate1 $end
$var wire 1 ( a $end
$var wire 1 i" b $end
$var wire 1 s" gnd $end
$var wire 1 t" nmos1_out $end
$var wire 1 r" out $end
$var wire 1 u" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 r" a $end
$var wire 1 v" gnd $end
$var wire 1 k" out $end
$var wire 1 w" pwr $end
$upscope $end
$upscope $end
$scope module or_final $end
$var wire 1 j" a $end
$var wire 1 k" b $end
$var wire 1 x" nor_out $end
$var wire 1 ) out $end
$scope module nor_gate1 $end
$var wire 1 j" a $end
$var wire 1 k" b $end
$var wire 1 y" gnd $end
$var wire 1 x" out $end
$var wire 1 z" pmos1_out $end
$var wire 1 {" pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 x" a $end
$var wire 1 |" gnd $end
$var wire 1 ) out $end
$var wire 1 }" pwr $end
$upscope $end
$upscope $end
$scope module xor_ab $end
$var wire 1 f" a $end
$var wire 1 g" b $end
$var wire 1 i" out $end
$var wire 1 ~" w1 $end
$var wire 1 !# w2 $end
$var wire 1 "# w3 $end
$var wire 1 ## w4 $end
$scope module a1 $end
$var wire 1 f" a $end
$var wire 1 !# b $end
$var wire 1 $# nand_out $end
$var wire 1 "# out $end
$scope module nand_gate1 $end
$var wire 1 f" a $end
$var wire 1 !# b $end
$var wire 1 %# gnd $end
$var wire 1 &# nmos1_out $end
$var wire 1 $# out $end
$var wire 1 '# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 $# a $end
$var wire 1 (# gnd $end
$var wire 1 "# out $end
$var wire 1 )# pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 ~" a $end
$var wire 1 g" b $end
$var wire 1 *# nand_out $end
$var wire 1 ## out $end
$scope module nand_gate1 $end
$var wire 1 ~" a $end
$var wire 1 g" b $end
$var wire 1 +# gnd $end
$var wire 1 ,# nmos1_out $end
$var wire 1 *# out $end
$var wire 1 -# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 *# a $end
$var wire 1 .# gnd $end
$var wire 1 ## out $end
$var wire 1 /# pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 f" a $end
$var wire 1 0# gnd $end
$var wire 1 ~" out $end
$var wire 1 1# pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 g" a $end
$var wire 1 2# gnd $end
$var wire 1 !# out $end
$var wire 1 3# pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 "# a $end
$var wire 1 ## b $end
$var wire 1 4# nor_out $end
$var wire 1 i" out $end
$scope module nor_gate1 $end
$var wire 1 "# a $end
$var wire 1 ## b $end
$var wire 1 5# gnd $end
$var wire 1 4# out $end
$var wire 1 6# pmos1_out $end
$var wire 1 7# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 4# a $end
$var wire 1 8# gnd $end
$var wire 1 i" out $end
$var wire 1 9# pwr $end
$upscope $end
$upscope $end
$upscope $end
$scope module xor_abcin $end
$var wire 1 i" a $end
$var wire 1 ( b $end
$var wire 1 h" out $end
$var wire 1 :# w1 $end
$var wire 1 ;# w2 $end
$var wire 1 <# w3 $end
$var wire 1 =# w4 $end
$scope module a1 $end
$var wire 1 i" a $end
$var wire 1 ;# b $end
$var wire 1 ># nand_out $end
$var wire 1 <# out $end
$scope module nand_gate1 $end
$var wire 1 i" a $end
$var wire 1 ;# b $end
$var wire 1 ?# gnd $end
$var wire 1 @# nmos1_out $end
$var wire 1 ># out $end
$var wire 1 A# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 ># a $end
$var wire 1 B# gnd $end
$var wire 1 <# out $end
$var wire 1 C# pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 :# a $end
$var wire 1 ( b $end
$var wire 1 D# nand_out $end
$var wire 1 =# out $end
$scope module nand_gate1 $end
$var wire 1 :# a $end
$var wire 1 ( b $end
$var wire 1 E# gnd $end
$var wire 1 F# nmos1_out $end
$var wire 1 D# out $end
$var wire 1 G# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 D# a $end
$var wire 1 H# gnd $end
$var wire 1 =# out $end
$var wire 1 I# pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 i" a $end
$var wire 1 J# gnd $end
$var wire 1 :# out $end
$var wire 1 K# pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 ( a $end
$var wire 1 L# gnd $end
$var wire 1 ;# out $end
$var wire 1 M# pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 <# a $end
$var wire 1 =# b $end
$var wire 1 N# nor_out $end
$var wire 1 h" out $end
$scope module nor_gate1 $end
$var wire 1 <# a $end
$var wire 1 =# b $end
$var wire 1 O# gnd $end
$var wire 1 N# out $end
$var wire 1 P# pmos1_out $end
$var wire 1 Q# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 N# a $end
$var wire 1 R# gnd $end
$var wire 1 h" out $end
$var wire 1 S# pwr $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 T# a $end
$var wire 1 U# b $end
$var wire 1 ) cin $end
$var wire 1 ! cout $end
$var wire 1 V# sum $end
$var wire 1 W# w1 $end
$var wire 1 X# w2 $end
$var wire 1 Y# w3 $end
$scope module and_ab $end
$var wire 1 T# a $end
$var wire 1 U# b $end
$var wire 1 Z# nand_out $end
$var wire 1 X# out $end
$scope module nand_gate1 $end
$var wire 1 T# a $end
$var wire 1 U# b $end
$var wire 1 [# gnd $end
$var wire 1 \# nmos1_out $end
$var wire 1 Z# out $end
$var wire 1 ]# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 Z# a $end
$var wire 1 ^# gnd $end
$var wire 1 X# out $end
$var wire 1 _# pwr $end
$upscope $end
$upscope $end
$scope module and_xorabcin $end
$var wire 1 ) a $end
$var wire 1 W# b $end
$var wire 1 `# nand_out $end
$var wire 1 Y# out $end
$scope module nand_gate1 $end
$var wire 1 ) a $end
$var wire 1 W# b $end
$var wire 1 a# gnd $end
$var wire 1 b# nmos1_out $end
$var wire 1 `# out $end
$var wire 1 c# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 `# a $end
$var wire 1 d# gnd $end
$var wire 1 Y# out $end
$var wire 1 e# pwr $end
$upscope $end
$upscope $end
$scope module or_final $end
$var wire 1 X# a $end
$var wire 1 Y# b $end
$var wire 1 f# nor_out $end
$var wire 1 ! out $end
$scope module nor_gate1 $end
$var wire 1 X# a $end
$var wire 1 Y# b $end
$var wire 1 g# gnd $end
$var wire 1 f# out $end
$var wire 1 h# pmos1_out $end
$var wire 1 i# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 f# a $end
$var wire 1 j# gnd $end
$var wire 1 ! out $end
$var wire 1 k# pwr $end
$upscope $end
$upscope $end
$scope module xor_ab $end
$var wire 1 T# a $end
$var wire 1 U# b $end
$var wire 1 W# out $end
$var wire 1 l# w1 $end
$var wire 1 m# w2 $end
$var wire 1 n# w3 $end
$var wire 1 o# w4 $end
$scope module a1 $end
$var wire 1 T# a $end
$var wire 1 m# b $end
$var wire 1 p# nand_out $end
$var wire 1 n# out $end
$scope module nand_gate1 $end
$var wire 1 T# a $end
$var wire 1 m# b $end
$var wire 1 q# gnd $end
$var wire 1 r# nmos1_out $end
$var wire 1 p# out $end
$var wire 1 s# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 p# a $end
$var wire 1 t# gnd $end
$var wire 1 n# out $end
$var wire 1 u# pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 l# a $end
$var wire 1 U# b $end
$var wire 1 v# nand_out $end
$var wire 1 o# out $end
$scope module nand_gate1 $end
$var wire 1 l# a $end
$var wire 1 U# b $end
$var wire 1 w# gnd $end
$var wire 1 x# nmos1_out $end
$var wire 1 v# out $end
$var wire 1 y# pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 v# a $end
$var wire 1 z# gnd $end
$var wire 1 o# out $end
$var wire 1 {# pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 T# a $end
$var wire 1 |# gnd $end
$var wire 1 l# out $end
$var wire 1 }# pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 U# a $end
$var wire 1 ~# gnd $end
$var wire 1 m# out $end
$var wire 1 !$ pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 n# a $end
$var wire 1 o# b $end
$var wire 1 "$ nor_out $end
$var wire 1 W# out $end
$scope module nor_gate1 $end
$var wire 1 n# a $end
$var wire 1 o# b $end
$var wire 1 #$ gnd $end
$var wire 1 "$ out $end
$var wire 1 $$ pmos1_out $end
$var wire 1 %$ pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 "$ a $end
$var wire 1 &$ gnd $end
$var wire 1 W# out $end
$var wire 1 '$ pwr $end
$upscope $end
$upscope $end
$upscope $end
$scope module xor_abcin $end
$var wire 1 W# a $end
$var wire 1 ) b $end
$var wire 1 V# out $end
$var wire 1 ($ w1 $end
$var wire 1 )$ w2 $end
$var wire 1 *$ w3 $end
$var wire 1 +$ w4 $end
$scope module a1 $end
$var wire 1 W# a $end
$var wire 1 )$ b $end
$var wire 1 ,$ nand_out $end
$var wire 1 *$ out $end
$scope module nand_gate1 $end
$var wire 1 W# a $end
$var wire 1 )$ b $end
$var wire 1 -$ gnd $end
$var wire 1 .$ nmos1_out $end
$var wire 1 ,$ out $end
$var wire 1 /$ pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 ,$ a $end
$var wire 1 0$ gnd $end
$var wire 1 *$ out $end
$var wire 1 1$ pwr $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 ($ a $end
$var wire 1 ) b $end
$var wire 1 2$ nand_out $end
$var wire 1 +$ out $end
$scope module nand_gate1 $end
$var wire 1 ($ a $end
$var wire 1 ) b $end
$var wire 1 3$ gnd $end
$var wire 1 4$ nmos1_out $end
$var wire 1 2$ out $end
$var wire 1 5$ pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 2$ a $end
$var wire 1 6$ gnd $end
$var wire 1 +$ out $end
$var wire 1 7$ pwr $end
$upscope $end
$upscope $end
$scope module n1 $end
$var wire 1 W# a $end
$var wire 1 8$ gnd $end
$var wire 1 ($ out $end
$var wire 1 9$ pwr $end
$upscope $end
$scope module n2 $end
$var wire 1 ) a $end
$var wire 1 :$ gnd $end
$var wire 1 )$ out $end
$var wire 1 ;$ pwr $end
$upscope $end
$scope module o1 $end
$var wire 1 *$ a $end
$var wire 1 +$ b $end
$var wire 1 <$ nor_out $end
$var wire 1 V# out $end
$scope module nor_gate1 $end
$var wire 1 *$ a $end
$var wire 1 +$ b $end
$var wire 1 =$ gnd $end
$var wire 1 <$ out $end
$var wire 1 >$ pmos1_out $end
$var wire 1 ?$ pwr $end
$upscope $end
$scope module not_gate1 $end
$var wire 1 <$ a $end
$var wire 1 @$ gnd $end
$var wire 1 V# out $end
$var wire 1 A$ pwr $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1A$
0@$
1?$
1>$
0=$
1<$
1;$
0:$
19$
08$
17$
06$
15$
z4$
03$
12$
11$
00$
1/$
0.$
0-$
1,$
0+$
0*$
1)$
1($
1'$
0&$
1%$
1$$
0#$
1"$
1!$
0~#
1}#
0|#
1{#
0z#
1y#
zx#
0w#
1v#
1u#
0t#
1s#
0r#
0q#
1p#
0o#
0n#
1m#
1l#
1k#
0j#
1i#
1h#
0g#
1f#
1e#
0d#
1c#
zb#
0a#
1`#
1_#
0^#
1]#
z\#
0[#
1Z#
0Y#
0X#
0W#
0V#
0U#
0T#
1S#
0R#
1Q#
1P#
0O#
1N#
1M#
0L#
1K#
0J#
1I#
0H#
1G#
zF#
0E#
1D#
1C#
0B#
1A#
0@#
0?#
1>#
0=#
0<#
1;#
1:#
19#
08#
17#
16#
05#
14#
13#
02#
11#
00#
1/#
0.#
1-#
z,#
0+#
1*#
1)#
0(#
1'#
0&#
0%#
1$#
0##
0"#
1!#
1~"
1}"
0|"
1{"
1z"
0y"
1x"
1w"
0v"
1u"
zt"
0s"
1r"
1q"
0p"
1o"
zn"
0m"
1l"
0k"
0j"
0i"
0h"
0g"
0f"
1e"
0d"
1c"
1b"
0a"
1`"
1_"
0^"
1]"
0\"
1["
0Z"
1Y"
zX"
0W"
1V"
1U"
0T"
1S"
0R"
0Q"
1P"
0O"
0N"
1M"
1L"
1K"
0J"
1I"
1H"
0G"
1F"
1E"
0D"
1C"
0B"
1A"
0@"
1?"
z>"
0="
1<"
1;"
0:"
19"
08"
07"
16"
05"
04"
13"
12"
11"
00"
1/"
1."
0-"
1,"
1+"
0*"
1)"
z("
0'"
1&"
1%"
0$"
1#"
z""
0!"
1~
0}
0|
0{
0z
0y
0x
1w
0v
1u
1t
0s
1r
1q
0p
1o
0n
1m
0l
1k
zj
0i
1h
1g
0f
1e
0d
0c
1b
0a
0`
1_
1^
1]
0\
1[
1Z
0Y
1X
1W
0V
1U
0T
1S
0R
1Q
zP
0O
1N
1M
0L
1K
0J
0I
1H
0G
0F
1E
1D
1C
0B
1A
1@
0?
1>
1=
0<
1;
z:
09
18
17
06
15
z4
03
12
01
00
0/
0.
0-
0,
b0 +
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#100
0""
0("
zb"
1z
0`"
1N"
0P"
0L"
1{
0F"
15"
0<"
0>"
z8"
03"
1y
0\#
0b#
z>$
1V#
0<$
1*$
0,$
0($
1W#
0"$
1o#
0v#
0x#
zr#
0m#
1U#
zZ
0:
zt
1.
0r
1`
0b
0^
1/
0X
1F
0H
0D
1,
z6#
0t"
zP#
b1111 "
b1111 +
1h"
0N#
1<#
0>#
0:#
1i"
04#
1"#
0$#
0~"
1f"
b1010 $
b1010 &
b101 #
b101 %
#201
z@
1}
0&"
0X"
zR"
0M"
1'
0>
10
02
04
0P
1Z
z:
1t
0.
1r
0`
1b
1^
0/
1X
0F
1H
zJ
0E
1-
z""
z>"
zH"
14"
06"
08"
13"
0y
z\#
zx#
z$$
1Y#
0`#
1n#
0p#
0r#
1m#
0U#
1."
0+$
12$
04$
z.$
0)$
1)
0x"
1k"
0r"
0F#
1P#
0h"
1N#
0<#
1>#
z@#
0;#
1(
0,"
0|
1~
0("
1b"
0z
1`"
0N"
1P"
0L"
1{
0F"
05"
1<"
02"
1x
1h#
1!
0f#
0X#
1Z#
0b#
1>$
b0 "
b0 +
0V#
1<$
0*$
1,$
0($
1W#
0"$
0o#
1v#
0l#
1T#
b1 $
b1 &
b1111 #
b1111 %
#302
