.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SPI0_IntClock */
.set SPI0_IntClock__DIVIDER_MASK, 0x0000FFFF
.set SPI0_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPI0_IntClock__ENABLE_MASK, 0x80000000
.set SPI0_IntClock__MASK, 0x80000000
.set SPI0_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ETH_MISO_1 */
.set ETH_MISO_1__0__DM__MASK, 0x38
.set ETH_MISO_1__0__DM__SHIFT, 3
.set ETH_MISO_1__0__DR, CYREG_PRT3_DR
.set ETH_MISO_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ETH_MISO_1__0__HSIOM_MASK, 0x000000F0
.set ETH_MISO_1__0__HSIOM_SHIFT, 4
.set ETH_MISO_1__0__INTCFG, CYREG_PRT3_INTCFG
.set ETH_MISO_1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_MISO_1__0__MASK, 0x02
.set ETH_MISO_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_MISO_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_MISO_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_MISO_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_MISO_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_MISO_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_MISO_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_MISO_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_MISO_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_MISO_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_MISO_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_MISO_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_MISO_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_MISO_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_MISO_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_MISO_1__0__PC, CYREG_PRT3_PC
.set ETH_MISO_1__0__PC2, CYREG_PRT3_PC2
.set ETH_MISO_1__0__PORT, 3
.set ETH_MISO_1__0__PS, CYREG_PRT3_PS
.set ETH_MISO_1__0__SHIFT, 1
.set ETH_MISO_1__DR, CYREG_PRT3_DR
.set ETH_MISO_1__INTCFG, CYREG_PRT3_INTCFG
.set ETH_MISO_1__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_MISO_1__MASK, 0x02
.set ETH_MISO_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_MISO_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_MISO_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_MISO_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_MISO_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_MISO_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_MISO_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_MISO_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_MISO_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_MISO_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_MISO_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_MISO_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_MISO_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_MISO_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_MISO_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_MISO_1__PC, CYREG_PRT3_PC
.set ETH_MISO_1__PC2, CYREG_PRT3_PC2
.set ETH_MISO_1__PORT, 3
.set ETH_MISO_1__PS, CYREG_PRT3_PS
.set ETH_MISO_1__SHIFT, 1

/* ETH_MOSI_1 */
.set ETH_MOSI_1__0__DM__MASK, 0x07
.set ETH_MOSI_1__0__DM__SHIFT, 0
.set ETH_MOSI_1__0__DR, CYREG_PRT3_DR
.set ETH_MOSI_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ETH_MOSI_1__0__HSIOM_MASK, 0x0000000F
.set ETH_MOSI_1__0__HSIOM_SHIFT, 0
.set ETH_MOSI_1__0__INTCFG, CYREG_PRT3_INTCFG
.set ETH_MOSI_1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_MOSI_1__0__MASK, 0x01
.set ETH_MOSI_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set ETH_MOSI_1__0__OUT_SEL_SHIFT, 0
.set ETH_MOSI_1__0__OUT_SEL_VAL, 0
.set ETH_MOSI_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_MOSI_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_MOSI_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_MOSI_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_MOSI_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_MOSI_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_MOSI_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_MOSI_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_MOSI_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_MOSI_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_MOSI_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_MOSI_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_MOSI_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_MOSI_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_MOSI_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_MOSI_1__0__PC, CYREG_PRT3_PC
.set ETH_MOSI_1__0__PC2, CYREG_PRT3_PC2
.set ETH_MOSI_1__0__PORT, 3
.set ETH_MOSI_1__0__PS, CYREG_PRT3_PS
.set ETH_MOSI_1__0__SHIFT, 0
.set ETH_MOSI_1__DR, CYREG_PRT3_DR
.set ETH_MOSI_1__INTCFG, CYREG_PRT3_INTCFG
.set ETH_MOSI_1__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_MOSI_1__MASK, 0x01
.set ETH_MOSI_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_MOSI_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_MOSI_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_MOSI_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_MOSI_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_MOSI_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_MOSI_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_MOSI_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_MOSI_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_MOSI_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_MOSI_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_MOSI_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_MOSI_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_MOSI_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_MOSI_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_MOSI_1__PC, CYREG_PRT3_PC
.set ETH_MOSI_1__PC2, CYREG_PRT3_PC2
.set ETH_MOSI_1__PORT, 3
.set ETH_MOSI_1__PS, CYREG_PRT3_PS
.set ETH_MOSI_1__SHIFT, 0

/* ETH_SCLK_1 */
.set ETH_SCLK_1__0__DM__MASK, 0x1C0000
.set ETH_SCLK_1__0__DM__SHIFT, 18
.set ETH_SCLK_1__0__DR, CYREG_PRT0_DR
.set ETH_SCLK_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ETH_SCLK_1__0__HSIOM_MASK, 0x0F000000
.set ETH_SCLK_1__0__HSIOM_SHIFT, 24
.set ETH_SCLK_1__0__INTCFG, CYREG_PRT0_INTCFG
.set ETH_SCLK_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ETH_SCLK_1__0__MASK, 0x40
.set ETH_SCLK_1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set ETH_SCLK_1__0__OUT_SEL_SHIFT, 12
.set ETH_SCLK_1__0__OUT_SEL_VAL, 1
.set ETH_SCLK_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ETH_SCLK_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ETH_SCLK_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ETH_SCLK_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ETH_SCLK_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ETH_SCLK_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ETH_SCLK_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ETH_SCLK_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ETH_SCLK_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ETH_SCLK_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ETH_SCLK_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ETH_SCLK_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ETH_SCLK_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ETH_SCLK_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ETH_SCLK_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ETH_SCLK_1__0__PC, CYREG_PRT0_PC
.set ETH_SCLK_1__0__PC2, CYREG_PRT0_PC2
.set ETH_SCLK_1__0__PORT, 0
.set ETH_SCLK_1__0__PS, CYREG_PRT0_PS
.set ETH_SCLK_1__0__SHIFT, 6
.set ETH_SCLK_1__DR, CYREG_PRT0_DR
.set ETH_SCLK_1__INTCFG, CYREG_PRT0_INTCFG
.set ETH_SCLK_1__INTSTAT, CYREG_PRT0_INTSTAT
.set ETH_SCLK_1__MASK, 0x40
.set ETH_SCLK_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ETH_SCLK_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ETH_SCLK_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ETH_SCLK_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ETH_SCLK_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ETH_SCLK_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ETH_SCLK_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ETH_SCLK_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ETH_SCLK_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ETH_SCLK_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ETH_SCLK_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ETH_SCLK_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ETH_SCLK_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ETH_SCLK_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ETH_SCLK_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ETH_SCLK_1__PC, CYREG_PRT0_PC
.set ETH_SCLK_1__PC2, CYREG_PRT0_PC2
.set ETH_SCLK_1__PORT, 0
.set ETH_SCLK_1__PS, CYREG_PRT0_PS
.set ETH_SCLK_1__SHIFT, 6

/* SPI0_BSPIM */
.set SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set SPI0_BSPIM_BitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set SPI0_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set SPI0_BSPIM_BitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_00
.set SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_00
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set SPI0_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set SPI0_BSPIM_BitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set SPI0_BSPIM_BitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set SPI0_BSPIM_BitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_00
.set SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI0_BSPIM_RxStsReg__4__POS, 4
.set SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI0_BSPIM_RxStsReg__5__POS, 5
.set SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI0_BSPIM_RxStsReg__6__POS, 6
.set SPI0_BSPIM_RxStsReg__MASK, 0x70
.set SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_02
.set SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_02
.set SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI0_BSPIM_TxStsReg__0__POS, 0
.set SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI0_BSPIM_TxStsReg__1__POS, 1
.set SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI0_BSPIM_TxStsReg__2__POS, 2
.set SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI0_BSPIM_TxStsReg__3__POS, 3
.set SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI0_BSPIM_TxStsReg__4__POS, 4
.set SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_03
.set SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_03
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set SPI0_BSPIM_sR8_Dp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* ETH_CSN_1 */
.set ETH_CSN_1__0__DM__MASK, 0x7000
.set ETH_CSN_1__0__DM__SHIFT, 12
.set ETH_CSN_1__0__DR, CYREG_PRT3_DR
.set ETH_CSN_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ETH_CSN_1__0__HSIOM_MASK, 0x000F0000
.set ETH_CSN_1__0__HSIOM_SHIFT, 16
.set ETH_CSN_1__0__INTCFG, CYREG_PRT3_INTCFG
.set ETH_CSN_1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_CSN_1__0__MASK, 0x10
.set ETH_CSN_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set ETH_CSN_1__0__OUT_SEL_SHIFT, 8
.set ETH_CSN_1__0__OUT_SEL_VAL, 1
.set ETH_CSN_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_CSN_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_CSN_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_CSN_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_CSN_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_CSN_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_CSN_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_CSN_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_CSN_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_CSN_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_CSN_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_CSN_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_CSN_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_CSN_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_CSN_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_CSN_1__0__PC, CYREG_PRT3_PC
.set ETH_CSN_1__0__PC2, CYREG_PRT3_PC2
.set ETH_CSN_1__0__PORT, 3
.set ETH_CSN_1__0__PS, CYREG_PRT3_PS
.set ETH_CSN_1__0__SHIFT, 4
.set ETH_CSN_1__DR, CYREG_PRT3_DR
.set ETH_CSN_1__INTCFG, CYREG_PRT3_INTCFG
.set ETH_CSN_1__INTSTAT, CYREG_PRT3_INTSTAT
.set ETH_CSN_1__MASK, 0x10
.set ETH_CSN_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ETH_CSN_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ETH_CSN_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ETH_CSN_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ETH_CSN_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ETH_CSN_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ETH_CSN_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ETH_CSN_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ETH_CSN_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ETH_CSN_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ETH_CSN_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ETH_CSN_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ETH_CSN_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ETH_CSN_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ETH_CSN_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ETH_CSN_1__PC, CYREG_PRT3_PC
.set ETH_CSN_1__PC2, CYREG_PRT3_PC2
.set ETH_CSN_1__PORT, 3
.set ETH_CSN_1__PS, CYREG_PRT3_PS
.set ETH_CSN_1__SHIFT, 4

/* GREEN */
.set GREEN__0__DM__MASK, 0x1C0
.set GREEN__0__DM__SHIFT, 6
.set GREEN__0__DR, CYREG_PRT0_DR
.set GREEN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set GREEN__0__HSIOM_MASK, 0x00000F00
.set GREEN__0__HSIOM_SHIFT, 8
.set GREEN__0__INTCFG, CYREG_PRT0_INTCFG
.set GREEN__0__INTSTAT, CYREG_PRT0_INTSTAT
.set GREEN__0__MASK, 0x04
.set GREEN__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set GREEN__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set GREEN__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set GREEN__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set GREEN__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set GREEN__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set GREEN__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set GREEN__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set GREEN__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set GREEN__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set GREEN__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set GREEN__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set GREEN__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set GREEN__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set GREEN__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set GREEN__0__PC, CYREG_PRT0_PC
.set GREEN__0__PC2, CYREG_PRT0_PC2
.set GREEN__0__PORT, 0
.set GREEN__0__PS, CYREG_PRT0_PS
.set GREEN__0__SHIFT, 2
.set GREEN__DR, CYREG_PRT0_DR
.set GREEN__INTCFG, CYREG_PRT0_INTCFG
.set GREEN__INTSTAT, CYREG_PRT0_INTSTAT
.set GREEN__MASK, 0x04
.set GREEN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set GREEN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set GREEN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set GREEN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set GREEN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set GREEN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set GREEN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set GREEN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set GREEN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set GREEN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set GREEN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set GREEN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set GREEN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set GREEN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set GREEN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set GREEN__PC, CYREG_PRT0_PC
.set GREEN__PC2, CYREG_PRT0_PC2
.set GREEN__PORT, 0
.set GREEN__PS, CYREG_PRT0_PS
.set GREEN__SHIFT, 2

/* BLUE */
.set BLUE__0__DM__MASK, 0xE00
.set BLUE__0__DM__SHIFT, 9
.set BLUE__0__DR, CYREG_PRT0_DR
.set BLUE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BLUE__0__HSIOM_MASK, 0x0000F000
.set BLUE__0__HSIOM_SHIFT, 12
.set BLUE__0__INTCFG, CYREG_PRT0_INTCFG
.set BLUE__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BLUE__0__MASK, 0x08
.set BLUE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BLUE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BLUE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BLUE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BLUE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BLUE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BLUE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BLUE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BLUE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BLUE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BLUE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BLUE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BLUE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BLUE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BLUE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BLUE__0__PC, CYREG_PRT0_PC
.set BLUE__0__PC2, CYREG_PRT0_PC2
.set BLUE__0__PORT, 0
.set BLUE__0__PS, CYREG_PRT0_PS
.set BLUE__0__SHIFT, 3
.set BLUE__DR, CYREG_PRT0_DR
.set BLUE__INTCFG, CYREG_PRT0_INTCFG
.set BLUE__INTSTAT, CYREG_PRT0_INTSTAT
.set BLUE__MASK, 0x08
.set BLUE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BLUE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BLUE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BLUE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BLUE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BLUE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BLUE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BLUE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BLUE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BLUE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BLUE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BLUE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BLUE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BLUE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BLUE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BLUE__PC, CYREG_PRT0_PC
.set BLUE__PC2, CYREG_PRT0_PC2
.set BLUE__PORT, 0
.set BLUE__PS, CYREG_PRT0_PS
.set BLUE__SHIFT, 3

/* SDCS */
.set SDCS__0__DM__MASK, 0x07
.set SDCS__0__DM__SHIFT, 0
.set SDCS__0__DR, CYREG_PRT0_DR
.set SDCS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SDCS__0__HSIOM_MASK, 0x0000000F
.set SDCS__0__HSIOM_SHIFT, 0
.set SDCS__0__INTCFG, CYREG_PRT0_INTCFG
.set SDCS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SDCS__0__MASK, 0x01
.set SDCS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDCS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDCS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDCS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDCS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDCS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDCS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDCS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDCS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDCS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDCS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDCS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDCS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDCS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDCS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDCS__0__PC, CYREG_PRT0_PC
.set SDCS__0__PC2, CYREG_PRT0_PC2
.set SDCS__0__PORT, 0
.set SDCS__0__PS, CYREG_PRT0_PS
.set SDCS__0__SHIFT, 0
.set SDCS__DR, CYREG_PRT0_DR
.set SDCS__INTCFG, CYREG_PRT0_INTCFG
.set SDCS__INTSTAT, CYREG_PRT0_INTSTAT
.set SDCS__MASK, 0x01
.set SDCS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDCS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDCS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDCS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDCS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDCS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDCS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDCS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDCS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDCS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDCS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDCS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDCS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDCS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDCS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDCS__PC, CYREG_PRT0_PC
.set SDCS__PC2, CYREG_PRT0_PC2
.set SDCS__PORT, 0
.set SDCS__PS, CYREG_PRT0_PS
.set SDCS__SHIFT, 0

/* RED */
.set RED__0__DM__MASK, 0x1C0000
.set RED__0__DM__SHIFT, 18
.set RED__0__DR, CYREG_PRT1_DR
.set RED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set RED__0__HSIOM_MASK, 0x0F000000
.set RED__0__HSIOM_SHIFT, 24
.set RED__0__INTCFG, CYREG_PRT1_INTCFG
.set RED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set RED__0__MASK, 0x40
.set RED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RED__0__PC, CYREG_PRT1_PC
.set RED__0__PC2, CYREG_PRT1_PC2
.set RED__0__PORT, 1
.set RED__0__PS, CYREG_PRT1_PS
.set RED__0__SHIFT, 6
.set RED__DR, CYREG_PRT1_DR
.set RED__INTCFG, CYREG_PRT1_INTCFG
.set RED__INTSTAT, CYREG_PRT1_INTSTAT
.set RED__MASK, 0x40
.set RED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RED__PC, CYREG_PRT1_PC
.set RED__PC2, CYREG_PRT1_PC2
.set RED__PORT, 1
.set RED__PS, CYREG_PRT1_PS
.set RED__SHIFT, 6

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
