

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1033|     1033|  6.520 us|  6.520 us|  1033|  1033|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv11_i1730 = alloca i32 1"   --->   Operation 13 'alloca' 'conv11_i1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i1730"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 0, i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%icmp_ln26 = icmp_eq  i11 %i_2, i11 1024" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 18 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %i_2, i11 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 19 'add' 'add_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc16.preheader.exitStub" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 20 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv11_i1730_load = load i16 %conv11_i1730" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 21 'load' 'conv11_i1730_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i1730_load" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 22 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 5" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i1730_load, i32 1, i32 15" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 26 'partselect' 'lshr_ln11_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %tmp_4, i1 %tmp_5" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 27 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 28 'xor' 'xor_ln11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 29 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 30 'bitselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 6" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 31 'bitselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 4" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 32 'bitselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %conv11_i1730_load, i32 2, i32 15" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_3 = xor i1 %tmp_7, i1 %tmp_6" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 34 'xor' 'xor_ln11_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_4 = xor i1 %tmp_8, i1 %tmp_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 35 'xor' 'xor_ln11_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_5 = xor i1 %xor_ln11_4, i1 %xor_ln11_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 36 'xor' 'xor_ln11_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln11_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %xor_ln11_5, i1 %xor_ln11_2, i14 %tmp" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 37 'bitconcatenate' 'or_ln11_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln11_1, i16 %conv11_i1730" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 38 'store' 'store_ln11' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 %add_ln26, i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i16 %or_ln" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 41 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [7/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 42 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %or_ln11_1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [7/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 44 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 45 [6/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 45 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 46 [6/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 46 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 47 [5/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 47 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [5/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 48 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 49 [4/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 49 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [4/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 50 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 51 [3/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 51 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 52 [3/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 52 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 53 [2/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 53 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 54 [2/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 54 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 55 [1/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 55 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 56 [1/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 56 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%conv11_i1730_load_1 = load i16 %conv11_i1730"   --->   Operation 66 'load' 'conv11_i1730_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv11_i1730_out, i16 %conv11_i1730_load_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %i_2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 57 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 58 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 60 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 61 'getelementptr' 'dysq_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln27 = store i32 %conv, i10 %dysq_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 63 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %conv2, i10 %y_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 64 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 65 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26) of constant 0 on local variable 'i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26 [7]  (1.588 ns)
	'load' operation 11 bit ('i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26) on local variable 'i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26) [11]  (1.639 ns)
	'store' operation 0 bit ('store_ln11', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28) of variable 'or_ln11_1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28 on local variable 'conv11_i1730' [45]  (1.588 ns)

 <State 2>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 3>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 4>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 5>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 6>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 7>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 8>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [30]  (6.312 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('dysq_addr', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln27', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27) of variable 'conv', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27 on array 'dysq' [32]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
