##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for GPS_IntClock
		4.4::Critical Path Report for PSOC4_IntClock
		4.5::Critical Path Report for emFile_1_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (GPS_IntClock:R vs. GPS_IntClock:R)
		5.4::Critical Path Report for (PSOC4_IntClock:R vs. PSOC4_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. GPS_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PSOC4_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1           | Frequency: 41.71 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK         | Frequency: 54.73 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: GPS_IntClock      | Frequency: 54.73 MHz  | Target: 0.08 MHz   | 
Clock: PSOC4_IntClock    | Frequency: 45.01 MHz  | Target: 0.08 MHz   | 
Clock: emFile_1_Clock_1  | Frequency: 49.14 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1           Clock_1           1e+006           976024      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         GPS_IntClock      41666.7          23396       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         PSOC4_IntClock    41666.7          25142       N/A              N/A         N/A              N/A         N/A              N/A         
GPS_IntClock      GPS_IntClock      1.30417e+007     13024395    N/A              N/A         N/A              N/A         N/A              N/A         
PSOC4_IntClock    PSOC4_IntClock    1.30417e+007     13019450    N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1  emFile_1_Clock_1  41666.7          21317       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  19436         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase    
-----------------------  ------------  ------------------  
PSOC4_Tx(0)_PAD          30246         PSOC4_IntClock:R    
STATUS_LED(0)_PAD        23378         Clock_1:R           
\emFile_1:mosi0(0)_PAD\  32514         emFile_1_Clock_1:R  
\emFile_1:sclk0(0)_PAD\  24796         emFile_1_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 41.71 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18886
-------------------------------------   ----- 
End-of-path arrival time (ps)           18886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3896   9176  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18886  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18886  976024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           13061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                           iocell1         1599   1599  23396  RISE       1
\GPS:BUART:rx_postpoll\/main_0         macrocell10     5786   7385  23396  RISE       1
\GPS:BUART:rx_postpoll\/q              macrocell10     3350  10735  23396  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2326  13061  23396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for GPS_IntClock
******************************************
Clock: GPS_IntClock
Frequency: 54.73 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           13061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                           iocell1         1599   1599  23396  RISE       1
\GPS:BUART:rx_postpoll\/main_0         macrocell10     5786   7385  23396  RISE       1
\GPS:BUART:rx_postpoll\/q              macrocell10     3350  10735  23396  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2326  13061  23396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PSOC4_IntClock
********************************************
Clock: PSOC4_IntClock
Frequency: 45.01 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q                      macrocell37     1250   1250  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/main_0           macrocell18     3171   4421  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/q                macrocell18     3350   7771  13019450  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2926  10697  13019450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 49.14 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell57     2892  11192  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell57     3350  14542  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell56     2298  16840  21317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell56         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell57     2892  11192  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell57     3350  14542  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell56     2298  16840  21317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell56         0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18886
-------------------------------------   ----- 
End-of-path arrival time (ps)           18886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3896   9176  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18886  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18886  976024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (GPS_IntClock:R vs. GPS_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024395p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -4220
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q   macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_counter_load\/main_0  macrocell7    6198   7448  13024395  RISE       1
\GPS:BUART:rx_counter_load\/q       macrocell7    3350  10798  13024395  RISE       1
\GPS:BUART:sRX:RxBitCounter\/load   count7cell    2254  13051  13024395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1


5.4::Critical Path Report for (PSOC4_IntClock:R vs. PSOC4_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q                      macrocell37     1250   1250  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/main_0           macrocell18     3171   4421  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/q                macrocell18     3350   7771  13019450  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2926  10697  13019450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. GPS_IntClock:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           13061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                           iocell1         1599   1599  23396  RISE       1
\GPS:BUART:rx_postpoll\/main_0         macrocell10     5786   7385  23396  RISE       1
\GPS:BUART:rx_postpoll\/q              macrocell10     3350  10735  23396  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2326  13061  23396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PSOC4_IntClock:R)
****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11315
-------------------------------------   ----- 
End-of-path arrival time (ps)           11315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                           iocell2         1114   1114  25142  RISE       1
\PSOC4:BUART:rx_postpoll\/main_0         macrocell26     4599   5713  25142  RISE       1
\PSOC4:BUART:rx_postpoll\/q              macrocell26     3350   9063  25142  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2252  11315  25142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell57     2892  11192  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell57     3350  14542  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell56     2298  16840  21317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell58     2882  11182  21319  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell58     3350  14532  21319  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell56     2306  16838  21319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           13061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                           iocell1         1599   1599  23396  RISE       1
\GPS:BUART:rx_postpoll\/main_0         macrocell10     5786   7385  23396  RISE       1
\GPS:BUART:rx_postpoll\/q              macrocell10     3350  10735  23396  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2326  13061  23396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11315
-------------------------------------   ----- 
End-of-path arrival time (ps)           11315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                           iocell2         1114   1114  25142  RISE       1
\PSOC4:BUART:rx_postpoll\/main_0         macrocell26     4599   5713  25142  RISE       1
\PSOC4:BUART:rx_postpoll\/q              macrocell26     3350   9063  25142  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2252  11315  25142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 25205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14892
-------------------------------------   ----- 
End-of-path arrival time (ps)           14892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  25205  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell59     3357   8637  25205  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell59     3350  11987  25205  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell5    2905  14892  25205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell54     2930  11230  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell7   8300   8300  21317  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell55     2930  11230  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell61    1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_1  macrocell63    5194   6444  27405  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell63    3350   9794  27405  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell6   2897  12692  27405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell6        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 27430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  27430  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell60     5446  10726  27430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  27430  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell62     5446  10726  27430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27656p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell      2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell53     3461   5571  27656  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell53     3350   8921  27656  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3240  12161  27656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell     2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell53    3461   5571  27656  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell53    3350   8921  27656  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell6   3228  12149  27948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell6        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28541p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell61     1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   5575   6825  28541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell62     1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   5073   6323  29043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29126p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  27430  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell61     3751   9031  29126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell60     1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   4502   5752  29614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell50   7216   8466  29691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell52   7216   8466  29691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 29864p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8293
-------------------------------------   ---- 
End-of-path arrival time (ps)           8293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb     iocell1       1599   1599  23396  RISE       1
MODIN2_0/main_2  macrocell1    6694   8293  29864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 29864p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8293
-------------------------------------   ---- 
End-of-path arrival time (ps)           8293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb     iocell1       1599   1599  23396  RISE       1
MODIN2_1/main_2  macrocell2    6694   8293  29864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:rx_state_2\/main_0
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                   iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:rx_state_2\/main_0  macrocell28   6382   7496  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:rx_last\/main_0
Capture Clock  : \GPS:BUART:rx_last\/clock_0
Path slack     : 30772p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                iocell1       1599   1599  23396  RISE       1
\GPS:BUART:rx_last\/main_0  macrocell8    5786   7385  30772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_last\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell50   5647   6897  31260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell52   5647   6897  31260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 31371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell62   1250   1250  28184  RISE       1
\emFile_1:Net_22\/main_0         macrocell49   5536   6786  31371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell55   5536   6786  31371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 31377p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell61   1250   1250  25762  RISE       1
\emFile_1:Net_22\/main_1         macrocell49   5530   6780  31377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell49         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31377p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell55   5530   6780  31377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell61   1250   1250  25762  RISE       1
\emFile_1:Net_1\/main_1          macrocell48   5524   6774  31382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell60   5524   6774  31382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell62   5524   6774  31382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 31481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell60   1250   1250  27645  RISE       1
\emFile_1:Net_22\/main_2         macrocell49   5425   6675  31481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell49         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell55   5425   6675  31481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:rx_state_0\/main_0
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 31589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                   iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:rx_state_0\/main_0  macrocell27   5454   6568  31589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:rx_status_3\/main_0
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 31589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                    iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:rx_status_3\/main_0  macrocell31   5454   6568  31589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:rx_state_0\/main_5
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 31609p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                   iocell1       1599   1599  23396  RISE       1
\GPS:BUART:rx_state_0\/main_5  macrocell11   4949   6548  31609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:rx_state_2\/main_5
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 31620p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                   iocell1       1599   1599  23396  RISE       1
\GPS:BUART:rx_state_2\/main_5  macrocell12   4938   6537  31620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_RX(0)/fb
Path End       : \GPS:BUART:rx_status_3\/main_5
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 31620p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. GPS_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_RX(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
GPS_RX(0)/fb                    iocell1       1599   1599  23396  RISE       1
\GPS:BUART:rx_status_3\/main_5  macrocell15   4938   6537  31620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26983  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell51   4347   6457  31700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell61   4347   6457  31700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26944  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell51   4244   6354  31802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26944  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell61   4244   6354  31802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell52   4221   6331  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell51   4090   6200  31957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell61   4090   6200  31957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  27294  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell51   4087   6197  31960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  27294  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell61   4087   6197  31960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  27294  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell52   4079   6189  31968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26983  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell52   4060   6170  31986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26944  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell52   4053   6163  31994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27273  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell52   4035   6145  32011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27273  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell51   3875   5985  32171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27273  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell61   3875   5985  32171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell51   4680   5930  32227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell61   4680   5930  32227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell51   4580   5830  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell61   4580   5830  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell50   4563   5813  32344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell52   4563   5813  32344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:pollcount_0\/main_0
Capture Clock  : \PSOC4:BUART:pollcount_0\/clock_0
Path slack     : 32444p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                    iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:pollcount_0\/main_0  macrocell19   4599   5713  32444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:pollcount_1\/main_0
Capture Clock  : \PSOC4:BUART:pollcount_1\/clock_0
Path slack     : 32444p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                    iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:pollcount_1\/main_0  macrocell20   4599   5713  32444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC4_Rx(0)/fb
Path End       : \PSOC4:BUART:rx_last\/main_0
Capture Clock  : \PSOC4:BUART:rx_last\/clock_0
Path slack     : 32444p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PSOC4_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC4_Rx(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
PSOC4_Rx(0)/fb                iocell2       1114   1114  25142  RISE       1
\PSOC4:BUART:rx_last\/main_0  macrocell24   4599   5713  32444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell51   4446   5696  32460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell61   1250   1250  25762  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell61   4446   5696  32460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26944  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell60   3446   5556  32601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26944  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell62   3446   5556  32601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell60   3414   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell62   3414   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell60   3298   5408  32749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26930  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell62   3298   5408  32749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27273  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell60   3107   5217  32940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27273  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell62   3107   5217  32940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  27294  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell60   3094   5204  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  27294  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell62   3094   5204  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell60   1250   1250  27645  RISE       1
\emFile_1:Net_1\/main_2          macrocell48   3598   4848  33308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell48         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell60   3598   4848  33308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell60   1250   1250  27645  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell62   3598   4848  33308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27727  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell60   3544   4794  33363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27727  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell62   3544   4794  33363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell49         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell49   1250   1250  33433  RISE       1
\emFile_1:Net_22\/main_3  macrocell49   3474   4724  33433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell49         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell48         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell48   1250   1250  33737  RISE       1
\emFile_1:Net_1\/main_3  macrocell48   3170   4420  33737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell48         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3340
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell50   1250   1250  33849  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    3228   4478  33849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell62   1250   1250  28184  RISE       1
\emFile_1:Net_1\/main_0          macrocell48   2937   4187  33969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell48         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell60   2937   4187  33969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell62   1250   1250  28184  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell62   2937   4187  33969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell55   1250   1250  34106  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell55   2801   4051  34106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell51   1250   1250  27727  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell51   2623   3873  34283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 34283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27727  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell61   2623   3873  34283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34588p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell52   1250   1250  34588  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell52   2319   3569  34588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell54   1250   1250  34594  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell55   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell50   1250   1250  33849  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell50   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18886
-------------------------------------   ----- 
End-of-path arrival time (ps)           18886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3896   9176  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18886  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18886  976024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3896   9176  979304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2285   7565  980915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  981633  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3212   4462  984018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  981633  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2317   3567  984913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 987001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  987001  RISE       1
Net_4/main_1                           macrocell4      2309   9489  987001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell4          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 987001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  987001  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell43     2309   9489  987001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 987001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  987001  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  987001  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell45     2309   9489  987001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976024  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976024  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4921  10201  988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell42    1250   1250  988642  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell46    2299   3549  988642  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell46    3350   6899  988642  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell4   2889   9788  988642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 990719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  990719  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell44    3191   5771  990719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  990719  RISE       1
Net_4/main_0                              macrocell4     2338   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell4          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  992936  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell45   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell45    1250   1250  994253  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2927   4177  994253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q                      macrocell37     1250   1250  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/main_0           macrocell18     3171   4421  13019450  RISE       1
\PSOC4:BUART:counter_load_not\/q                macrocell18     3350   7771  13019450  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2926  10697  13019450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC4:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13020375p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15002
-------------------------------------   ----- 
End-of-path arrival time (ps)           15002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell4   5680   5680  13020375  RISE       1
\PSOC4:BUART:tx_bitclk_enable_pre\/main_0      macrocell35     2314   7994  13020375  RISE       1
\PSOC4:BUART:tx_bitclk_enable_pre\/q           macrocell35     3350  11344  13020375  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell3   3658  15002  13020375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC4:BUART:sTX:TxSts\/status_0
Capture Clock  : \PSOC4:BUART:sTX:TxSts\/clock
Path slack     : 13023874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13023874  RISE       1
\PSOC4:BUART:tx_status_0\/main_2                 macrocell39     3938   9218  13023874  RISE       1
\PSOC4:BUART:tx_status_0\/q                      macrocell39     3350  12568  13023874  RISE       1
\PSOC4:BUART:sTX:TxSts\/status_0                 statusicell3    3655  16223  13023874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC4:BUART:sRX:RxSts\/status_4
Capture Clock  : \PSOC4:BUART:sRX:RxSts\/clock
Path slack     : 13024088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16009
-------------------------------------   ----- 
End-of-path arrival time (ps)           16009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13024088  RISE       1
\PSOC4:BUART:rx_status_4\/main_1                 macrocell32     2845   8125  13024088  RISE       1
\PSOC4:BUART:rx_status_4\/q                      macrocell32     3350  11475  13024088  RISE       1
\PSOC4:BUART:sRX:RxSts\/status_4                 statusicell2    4534  16009  13024088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024395p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -4220
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q   macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_counter_load\/main_0  macrocell7    6198   7448  13024395  RISE       1
\GPS:BUART:rx_counter_load\/q       macrocell7    3350  10798  13024395  RISE       1
\GPS:BUART:sRX:RxBitCounter\/load   count7cell    2254  13051  13024395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS:BUART:sRX:RxSts\/status_4
Capture Clock  : \GPS:BUART:sRX:RxSts\/clock
Path slack     : 13025627p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -1570
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14469
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025627  RISE       1
\GPS:BUART:rx_status_4\/main_1                 macrocell16     2900   8180  13025627  RISE       1
\GPS:BUART:rx_status_4\/q                      macrocell16     3350  11530  13025627  RISE       1
\GPS:BUART:sRX:RxSts\/status_4                 statusicell1    2939  14469  13025627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026374p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -6300
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8993
-------------------------------------   ---- 
End-of-path arrival time (ps)           8993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q       macrocell5      1250   1250  13024395  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   7743   8993  13026374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PSOC4:BUART:sRX:RxBitCounter\/clock
Path slack     : 13027042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -4220
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q   macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_counter_load\/main_0  macrocell23   3492   4742  13027042  RISE       1
\PSOC4:BUART:rx_counter_load\/q       macrocell23   3350   8092  13027042  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/load   count7cell    2313  10405  13027042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_load_fifo\/main_0
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13027564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q  macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_load_fifo\/main_0    macrocell9    9343  10593  13027564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_state_2\/main_0
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13027564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q  macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_state_2\/main_0      macrocell12   9343  10593  13027564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_status_3\/main_0
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13027564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q  macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_status_3\/main_0     macrocell15   9343  10593  13027564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PSOC4:BUART:txn\/main_3
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13027989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   7280   7280  13027989  RISE       1
\PSOC4:BUART:txn\/main_3                macrocell41     2888  10168  13027989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028540p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -6300
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q                macrocell11     1250   1250  13027257  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5577   6827  13028540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC4:BUART:tx_state_0\/main_2
Capture Clock  : \PSOC4:BUART:tx_state_0\/clock_0
Path slack     : 13028926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13023874  RISE       1
\PSOC4:BUART:tx_state_0\/main_2                  macrocell36     3951   9231  13028926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PSOC4:BUART:tx_bitclk\/main_0
Capture Clock  : \PSOC4:BUART:tx_bitclk\/clock_0
Path slack     : 13029241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell4   5680   5680  13020375  RISE       1
\PSOC4:BUART:tx_bitclk\/main_0                 macrocell34     3236   8916  13029241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_bitclk\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC4:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029337p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q                macrocell37     1250   1250  13019450  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4790   6040  13029337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q                macrocell27     1250   1250  13027341  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell2   4474   5724  13029643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q       macrocell21     1250   1250  13027042  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell2   3682   4932  13030435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_0\/q
Path End       : \PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC4:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030438p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_0\/q                macrocell36     1250   1250  13019829  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   3689   4939  13030438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sTX:TxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_state_0\/main_0
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13030709p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q  macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_state_0\/main_0      macrocell11   6198   7448  13030709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_state_3\/main_0
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13030709p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q  macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_state_3\/main_0      macrocell13   6198   7448  13030709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030754p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  13030754  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   3363   4613  13030754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030781p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q               macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_state_stop1_reg\/main_1  macrocell14   6125   7375  13030781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_stop1_reg\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031197p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -6300
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  13031197  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2920   4170  13031197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \GPS:BUART:rx_status_3\/main_7
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13031367p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                      macrocell1    1250   1250  13026315  RISE       1
\GPS:BUART:rx_status_3\/main_7  macrocell15   5539   6789  13031367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \GPS:BUART:rx_state_0\/main_6
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13031457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                     macrocell2    1250   1250  13025814  RISE       1
\GPS:BUART:rx_state_0\/main_6  macrocell11   5449   6699  13031457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \GPS:BUART:rx_status_3\/main_6
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13031464p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                      macrocell2    1250   1250  13025814  RISE       1
\GPS:BUART:rx_status_3\/main_6  macrocell15   5442   6692  13031464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_address_detected\/q
Path End       : \GPS:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031569p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_address_detected\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_address_detected\/q      macrocell5    1250   1250  13024395  RISE       1
\GPS:BUART:rx_state_stop1_reg\/main_0  macrocell14   5338   6588  13031569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_stop1_reg\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC4:BUART:rx_load_fifo\/main_7
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13031809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031809  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_7       macrocell25   4237   6347  13031809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC4:BUART:rx_state_0\/main_8
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13031809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031809  RISE       1
\PSOC4:BUART:rx_state_0\/main_8         macrocell27   4237   6347  13031809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \GPS:BUART:rx_state_0\/main_7
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13031908p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                     macrocell1    1250   1250  13026315  RISE       1
\GPS:BUART:rx_state_0\/main_7  macrocell11   4999   6249  13031908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC4:BUART:rx_state_2\/main_8
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13031947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031809  RISE       1
\PSOC4:BUART:rx_state_2\/main_8         macrocell28   4100   6210  13031947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC4:BUART:rx_state_3\/main_7
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13031947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13031809  RISE       1
\PSOC4:BUART:rx_state_3\/main_7         macrocell29   4100   6210  13031947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_1
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13032067p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q  macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_state_2\/main_1      macrocell28   4840   6090  13032067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_state_3\/main_0
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13032067p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q  macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_state_3\/main_0      macrocell29   4840   6090  13032067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PSOC4:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032067p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q      macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/main_0  macrocell30   4840   6090  13032067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_1\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_9
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13032281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_1\/q      macrocell20   1250   1250  13026538  RISE       1
\PSOC4:BUART:rx_state_0\/main_9  macrocell27   4625   5875  13032281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_1\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_6
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13032281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_1\/q       macrocell20   1250   1250  13026538  RISE       1
\PSOC4:BUART:rx_status_3\/main_6  macrocell31   4625   5875  13032281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_0
Path End       : \GPS:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032467p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13032467  RISE       1
\GPS:BUART:rx_bitclk_enable\/main_2   macrocell6    3580   5690  13032467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13032469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032469  RISE       1
MODIN2_0/main_1                       macrocell1    3577   5687  13032469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13032469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032469  RISE       1
MODIN2_1/main_1                       macrocell2    3577   5687  13032469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032469  RISE       1
\GPS:BUART:rx_bitclk_enable\/main_1   macrocell6    3577   5687  13032469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13032472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032472  RISE       1
MODIN2_0/main_0                       macrocell1    3575   5685  13032472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13032472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032472  RISE       1
MODIN2_1/main_0                       macrocell2    3575   5685  13032472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032472  RISE       1
\GPS:BUART:rx_bitclk_enable\/main_0   macrocell6    3575   5685  13032472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC4:BUART:rx_state_2\/main_6
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13032647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032647  RISE       1
\PSOC4:BUART:rx_state_2\/main_6         macrocell28   3400   5510  13032647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC4:BUART:rx_state_3\/main_5
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13032647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032647  RISE       1
\PSOC4:BUART:rx_state_3\/main_5         macrocell29   3400   5510  13032647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC4:BUART:rx_state_2\/main_7
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13032648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032648  RISE       1
\PSOC4:BUART:rx_state_2\/main_7         macrocell28   3399   5509  13032648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC4:BUART:rx_state_3\/main_6
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13032648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032648  RISE       1
\PSOC4:BUART:rx_state_3\/main_6         macrocell29   3399   5509  13032648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC4:BUART:pollcount_0\/main_2
Capture Clock  : \PSOC4:BUART:pollcount_0\/clock_0
Path slack     : 13032671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032671  RISE       1
\PSOC4:BUART:pollcount_0\/main_2        macrocell19   3375   5485  13032671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC4:BUART:pollcount_1\/main_2
Capture Clock  : \PSOC4:BUART:pollcount_1\/clock_0
Path slack     : 13032671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032671  RISE       1
\PSOC4:BUART:pollcount_1\/main_2        macrocell20   3375   5485  13032671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC4:BUART:pollcount_0\/main_1
Capture Clock  : \PSOC4:BUART:pollcount_0\/clock_0
Path slack     : 13032837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032837  RISE       1
\PSOC4:BUART:pollcount_0\/main_1        macrocell19   3210   5320  13032837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC4:BUART:pollcount_1\/main_1
Capture Clock  : \PSOC4:BUART:pollcount_1\/clock_0
Path slack     : 13032837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032837  RISE       1
\PSOC4:BUART:pollcount_1\/main_1        macrocell20   3210   5320  13032837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_load_fifo\/main_4
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13032870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q         macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_load_fifo\/main_4  macrocell9    4036   5286  13032870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_state_2\/main_4
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13032870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q       macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_state_2\/main_4  macrocell12   4036   5286  13032870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_status_3\/main_4
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13032870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q        macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_status_3\/main_4  macrocell15   4036   5286  13032870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032891p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q               macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_state_stop1_reg\/main_3  macrocell14   4015   5265  13032891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_stop1_reg\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:rx_state_0\/main_2
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13032915p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13031197  RISE       1
\GPS:BUART:rx_state_0\/main_2   macrocell11   3991   5241  13032915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:rx_state_3\/main_2
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13032915p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13031197  RISE       1
\GPS:BUART:rx_state_3\/main_2   macrocell13   3991   5241  13032915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:rx_load_fifo\/main_2
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  13031197  RISE       1
\GPS:BUART:rx_load_fifo\/main_2  macrocell9    3980   5230  13032926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:rx_state_2\/main_2
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13031197  RISE       1
\GPS:BUART:rx_state_2\/main_2   macrocell12   3980   5230  13032926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_bitclk_enable\/q
Path End       : \GPS:BUART:rx_status_3\/main_2
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_bitclk_enable\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13031197  RISE       1
\GPS:BUART:rx_status_3\/main_2  macrocell15   3980   5230  13032926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_2
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13033082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q       macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_state_2\/main_2  macrocell28   3824   5074  13033082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_state_3\/main_1
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13033082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q       macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_state_3\/main_1  macrocell29   3824   5074  13033082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PSOC4:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q               macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/main_1  macrocell30   3824   5074  13033082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_last\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_9
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_last\/q          macrocell24   1250   1250  13033303  RISE       1
\PSOC4:BUART:rx_state_2\/main_9  macrocell28   3604   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS:BUART:rx_state_0\/main_8
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033319  RISE       1
\GPS:BUART:rx_state_0\/main_8         macrocell11   2727   4837  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS:BUART:rx_state_3\/main_5
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033319  RISE       1
\GPS:BUART:rx_state_3\/main_5         macrocell13   2727   4837  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS:BUART:rx_state_0\/main_9
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13033344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033344  RISE       1
\GPS:BUART:rx_state_0\/main_9         macrocell11   2703   4813  13033344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS:BUART:rx_state_3\/main_6
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13033344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033344  RISE       1
\GPS:BUART:rx_state_3\/main_6         macrocell13   2703   4813  13033344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS:BUART:rx_load_fifo\/main_6
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13033354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033344  RISE       1
\GPS:BUART:rx_load_fifo\/main_6       macrocell9    2692   4802  13033354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS:BUART:rx_state_2\/main_8
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13033354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033344  RISE       1
\GPS:BUART:rx_state_2\/main_8         macrocell12   2692   4802  13033354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS:BUART:rx_load_fifo\/main_5
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13033358p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033319  RISE       1
\GPS:BUART:rx_load_fifo\/main_5       macrocell9    2689   4799  13033358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS:BUART:rx_state_2\/main_7
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13033358p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033319  RISE       1
\GPS:BUART:rx_state_2\/main_7         macrocell12   2689   4799  13033358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_state_0\/main_4
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q       macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_state_0\/main_4  macrocell11   3507   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_2\/q
Path End       : \GPS:BUART:rx_state_3\/main_4
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_2\/q       macrocell12   1250   1250  13027086  RISE       1
\GPS:BUART:rx_state_3\/main_4  macrocell13   3507   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC4:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PSOC4:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032671  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/main_1   macrocell22   2640   4750  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC4:BUART:rx_load_fifo\/main_6
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032648  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_6       macrocell25   2638   4748  13033408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC4:BUART:rx_state_0\/main_7
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032648  RISE       1
\PSOC4:BUART:rx_state_0\/main_7         macrocell27   2638   4748  13033408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC4:BUART:rx_load_fifo\/main_5
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032647  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_5       macrocell25   2635   4745  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC4:BUART:rx_state_0\/main_6
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032647  RISE       1
\PSOC4:BUART:rx_state_0\/main_6         macrocell27   2635   4745  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_load_fifo\/main_0
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q  macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_0    macrocell25   3492   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_1
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q  macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_state_0\/main_1      macrocell27   3492   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_address_detected\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_1
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_address_detected\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_address_detected\/q  macrocell21   1250   1250  13027042  RISE       1
\PSOC4:BUART:rx_status_3\/main_1     macrocell31   3492   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:tx_state_0\/main_0
Capture Clock  : \PSOC4:BUART:tx_state_0\/clock_0
Path slack     : 13033448p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q       macrocell37   1250   1250  13019450  RISE       1
\PSOC4:BUART:tx_state_0\/main_0  macrocell36   3458   4708  13033448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:tx_state_1\/main_0
Capture Clock  : \PSOC4:BUART:tx_state_1\/clock_0
Path slack     : 13033448p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q       macrocell37   1250   1250  13019450  RISE       1
\PSOC4:BUART:tx_state_1\/main_0  macrocell37   3458   4708  13033448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:tx_state_2\/main_0
Capture Clock  : \PSOC4:BUART:tx_state_2\/clock_0
Path slack     : 13033448p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q       macrocell37   1250   1250  13019450  RISE       1
\PSOC4:BUART:tx_state_2\/main_0  macrocell38   3458   4708  13033448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q               macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_state_stop1_reg\/main_2  macrocell14   3447   4697  13033460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_stop1_reg\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS:BUART:rx_state_0\/main_10
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13033485p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033485  RISE       1
\GPS:BUART:rx_state_0\/main_10        macrocell11   2562   4672  13033485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS:BUART:rx_state_3\/main_7
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13033485p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033485  RISE       1
\GPS:BUART:rx_state_3\/main_7         macrocell13   2562   4672  13033485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS:BUART:rx_load_fifo\/main_7
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033485  RISE       1
\GPS:BUART:rx_load_fifo\/main_7       macrocell9    2554   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS:BUART:rx_state_2\/main_9
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033485  RISE       1
\GPS:BUART:rx_state_2\/main_9         macrocell12   2554   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_3
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13033501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13030754  RISE       1
\PSOC4:BUART:rx_state_2\/main_3   macrocell28   3406   4656  13033501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:rx_state_3\/main_2
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13033501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13030754  RISE       1
\PSOC4:BUART:rx_state_3\/main_2   macrocell29   3406   4656  13033501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_load_fifo\/main_4
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033505p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q         macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_4  macrocell25   3402   4652  13033505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_5
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033505p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q       macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_state_0\/main_5  macrocell27   3402   4652  13033505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_5
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13033505p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q        macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_status_3\/main_5  macrocell31   3402   4652  13033505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_state_0\/main_1
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13033571p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q       macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_state_0\/main_1  macrocell11   3336   4586  13033571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_state_3\/main_1
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13033571p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q       macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_state_3\/main_1  macrocell13   3336   4586  13033571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_load_fifo\/main_3
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q         macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_3  macrocell25   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_4
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q       macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_state_0\/main_4  macrocell27   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_4
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q        macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_status_3\/main_4  macrocell31   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_load_fifo\/main_1
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13033714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q         macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_1  macrocell25   3192   4442  13033714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_2
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q       macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_state_0\/main_2  macrocell27   3192   4442  13033714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_0\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_2
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13033714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_0\/q        macrocell27   1250   1250  13027341  RISE       1
\PSOC4:BUART:rx_status_3\/main_2  macrocell31   3192   4442  13033714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC4:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PSOC4:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032837  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/main_0   macrocell22   2317   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_1\/q
Path End       : \PSOC4:BUART:txn\/main_1
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13033736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_1\/q  macrocell37   1250   1250  13019450  RISE       1
\PSOC4:BUART:txn\/main_1    macrocell41   3171   4421  13033736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:sRX:RxBitCounter\/count_0
Path End       : \PSOC4:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PSOC4:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033739p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033739  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/main_2   macrocell22   2307   4417  13033739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_0\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_10
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13033762p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_0\/q       macrocell19   1250   1250  13027360  RISE       1
\PSOC4:BUART:rx_state_0\/main_10  macrocell27   3145   4395  13033762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_0\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_7
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13033762p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_0\/q       macrocell19   1250   1250  13027360  RISE       1
\PSOC4:BUART:rx_status_3\/main_7  macrocell31   3145   4395  13033762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_load_fifo\/main_1
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q         macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_load_fifo\/main_1  macrocell9    3086   4336  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_state_2\/main_1
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q       macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_state_2\/main_1  macrocell12   3086   4336  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_0\/q
Path End       : \GPS:BUART:rx_status_3\/main_1
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_0\/q        macrocell11   1250   1250  13027257  RISE       1
\GPS:BUART:rx_status_3\/main_1  macrocell15   3086   4336  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_1\/q
Path End       : \PSOC4:BUART:pollcount_1\/main_3
Capture Clock  : \PSOC4:BUART:pollcount_1\/clock_0
Path slack     : 13033840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_1\/q       macrocell20   1250   1250  13026538  RISE       1
\PSOC4:BUART:pollcount_1\/main_3  macrocell20   3067   4317  13033840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_load_fifo\/q
Path End       : \PSOC4:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PSOC4:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034008p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -1930
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_load_fifo\/q            macrocell25     1250   1250  13027785  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/f0_load  datapathcell2   4479   5729  13034008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxShifter:u0\/clock                       datapathcell2       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_last\/q
Path End       : \GPS:BUART:rx_state_2\/main_6
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13034021p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_last\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_last\/q          macrocell8    1250   1250  13034021  RISE       1
\GPS:BUART:rx_state_2\/main_6  macrocell12   2885   4135  13034021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_2\/q
Path End       : \PSOC4:BUART:tx_state_0\/main_3
Capture Clock  : \PSOC4:BUART:tx_state_0\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_2\/q       macrocell38   1250   1250  13019845  RISE       1
\PSOC4:BUART:tx_state_0\/main_3  macrocell36   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_2\/q
Path End       : \PSOC4:BUART:tx_state_1\/main_2
Capture Clock  : \PSOC4:BUART:tx_state_1\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_2\/q       macrocell38   1250   1250  13019845  RISE       1
\PSOC4:BUART:tx_state_1\/main_2  macrocell37   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_2\/q
Path End       : \PSOC4:BUART:tx_state_2\/main_2
Capture Clock  : \PSOC4:BUART:tx_state_2\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_2\/q       macrocell38   1250   1250  13019845  RISE       1
\PSOC4:BUART:tx_state_2\/main_2  macrocell38   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_bitclk\/q
Path End       : \PSOC4:BUART:txn\/main_5
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_bitclk\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_bitclk\/q  macrocell34   1250   1250  13019820  RISE       1
\PSOC4:BUART:txn\/main_5   macrocell41   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_0\/q
Path End       : \PSOC4:BUART:txn\/main_2
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13034115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_0\/q  macrocell36   1250   1250  13019829  RISE       1
\PSOC4:BUART:txn\/main_2    macrocell41   2791   4041  13034115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_bitclk\/q
Path End       : \PSOC4:BUART:tx_state_0\/main_4
Capture Clock  : \PSOC4:BUART:tx_state_0\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_bitclk\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_bitclk\/q        macrocell34   1250   1250  13019820  RISE       1
\PSOC4:BUART:tx_state_0\/main_4  macrocell36   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_bitclk\/q
Path End       : \PSOC4:BUART:tx_state_1\/main_3
Capture Clock  : \PSOC4:BUART:tx_state_1\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_bitclk\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_bitclk\/q        macrocell34   1250   1250  13019820  RISE       1
\PSOC4:BUART:tx_state_1\/main_3  macrocell37   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_bitclk\/q
Path End       : \PSOC4:BUART:tx_state_2\/main_3
Capture Clock  : \PSOC4:BUART:tx_state_2\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_bitclk\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_bitclk\/q        macrocell34   1250   1250  13019820  RISE       1
\PSOC4:BUART:tx_state_2\/main_3  macrocell38   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_0\/q
Path End       : \PSOC4:BUART:tx_state_0\/main_1
Capture Clock  : \PSOC4:BUART:tx_state_0\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_0\/q       macrocell36   1250   1250  13019829  RISE       1
\PSOC4:BUART:tx_state_0\/main_1  macrocell36   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_0\/q
Path End       : \PSOC4:BUART:tx_state_1\/main_1
Capture Clock  : \PSOC4:BUART:tx_state_1\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_0\/q       macrocell36   1250   1250  13019829  RISE       1
\PSOC4:BUART:tx_state_1\/main_1  macrocell37   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_0\/q
Path End       : \PSOC4:BUART:tx_state_2\/main_1
Capture Clock  : \PSOC4:BUART:tx_state_2\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_0\/q       macrocell36   1250   1250  13019829  RISE       1
\PSOC4:BUART:tx_state_2\/main_1  macrocell38   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:tx_state_2\/q
Path End       : \PSOC4:BUART:txn\/main_4
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:tx_state_2\/q  macrocell38   1250   1250  13019845  RISE       1
\PSOC4:BUART:txn\/main_4    macrocell41   2776   4026  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:txn\/q
Path End       : \PSOC4:BUART:txn\/main_0
Capture Clock  : \PSOC4:BUART:txn\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:txn\/q       macrocell41   1250   1250  13034139  RISE       1
\PSOC4:BUART:txn\/main_0  macrocell41   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:rx_load_fifo\/main_2
Capture Clock  : \PSOC4:BUART:rx_load_fifo\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  13030754  RISE       1
\PSOC4:BUART:rx_load_fifo\/main_2  macrocell25   2642   3892  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_load_fifo\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:rx_state_0\/main_3
Capture Clock  : \PSOC4:BUART:rx_state_0\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13030754  RISE       1
\PSOC4:BUART:rx_state_0\/main_3   macrocell27   2642   3892  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_bitclk_enable\/q
Path End       : \PSOC4:BUART:rx_status_3\/main_3
Capture Clock  : \PSOC4:BUART:rx_status_3\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_bitclk_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13030754  RISE       1
\PSOC4:BUART:rx_status_3\/main_3  macrocell31   2642   3892  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_5
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q       macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_state_2\/main_5  macrocell28   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_state_3\/main_4
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q       macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_state_3\/main_4  macrocell29   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_2\/q
Path End       : \PSOC4:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PSOC4:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_2\/q               macrocell28   1250   1250  13027132  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/main_3  macrocell30   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_load_fifo\/main_3
Capture Clock  : \GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q         macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_load_fifo\/main_3  macrocell9    2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_state_2\/main_3
Capture Clock  : \GPS:BUART:rx_state_2\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q       macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_state_2\/main_3  macrocell12   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_2\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_status_3\/main_3
Capture Clock  : \GPS:BUART:rx_status_3\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q        macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_status_3\/main_3  macrocell15   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_state_0\/main_3
Capture Clock  : \GPS:BUART:rx_state_0\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q       macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_state_0\/main_3  macrocell11   2528   3778  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_state_3\/q
Path End       : \GPS:BUART:rx_state_3\/main_3
Capture Clock  : \GPS:BUART:rx_state_3\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS:BUART:rx_state_3\/q       macrocell13   1250   1250  13028065  RISE       1
\GPS:BUART:rx_state_3\/main_3  macrocell13   2528   3778  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_state_3\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_status_3\/q
Path End       : \GPS:BUART:sRX:RxSts\/status_3
Capture Clock  : \GPS:BUART:sRX:RxSts\/clock
Path slack     : 13034474p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -1570
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_status_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\GPS:BUART:rx_status_3\/q       macrocell15    1250   1250  13034474  RISE       1
\GPS:BUART:sRX:RxSts\/status_3  statusicell1   4373   5623  13034474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_state_2\/main_4
Capture Clock  : \PSOC4:BUART:rx_state_2\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q       macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_state_2\/main_4  macrocell28   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_state_3\/main_3
Capture Clock  : \PSOC4:BUART:rx_state_3\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q       macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_state_3\/main_3  macrocell29   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_state_3\/q
Path End       : \PSOC4:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PSOC4:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_3\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_state_3\/q               macrocell29   1250   1250  13027312  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/main_2  macrocell30   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  13026315  RISE       1
MODIN2_0/main_3  macrocell1    2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  13026315  RISE       1
MODIN2_1/main_4  macrocell2    2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell2    1250   1250  13025814  RISE       1
MODIN2_1/main_3  macrocell2    2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_0\/q
Path End       : \PSOC4:BUART:pollcount_0\/main_3
Capture Clock  : \PSOC4:BUART:pollcount_0\/clock_0
Path slack     : 13034663p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_0\/q       macrocell19   1250   1250  13027360  RISE       1
\PSOC4:BUART:pollcount_0\/main_3  macrocell19   2244   3494  13034663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:pollcount_0\/q
Path End       : \PSOC4:BUART:pollcount_1\/main_4
Capture Clock  : \PSOC4:BUART:pollcount_1\/clock_0
Path slack     : 13034663p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PSOC4:BUART:pollcount_0\/q       macrocell19   1250   1250  13027360  RISE       1
\PSOC4:BUART:pollcount_1\/main_4  macrocell20   2244   3494  13034663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS:BUART:rx_load_fifo\/q
Path End       : \GPS:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (GPS_IntClock:R#1 vs. GPS_IntClock:R#2)   13041667
- Setup time                                                -1930
------------------------------------------------------   -------- 
End-of-path required time (ps)                           13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:rx_load_fifo\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS:BUART:rx_load_fifo\/q            macrocell9      1250   1250  13028769  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2875   4125  13035612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GPS:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC4:BUART:rx_status_3\/q
Path End       : \PSOC4:BUART:sRX:RxSts\/status_3
Capture Clock  : \PSOC4:BUART:sRX:RxSts\/clock
Path slack     : 13035914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (PSOC4_IntClock:R#1 vs. PSOC4_IntClock:R#2)   13041667
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PSOC4:BUART:rx_status_3\/q       macrocell31    1250   1250  13035914  RISE       1
\PSOC4:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  13035914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PSOC4:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

