Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 08:45:31 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -hierarchical -file j1soc-utilization_hierarchical_place.rpt
| Design       : j1soc
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|     Instance    |       Module       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| j1soc           |              (top) |        636 |        612 |      24 |    0 | 552 |      4 |      1 |            0 |
|   (j1soc)       |              (top) |          1 |          1 |       0 |    0 |  60 |      0 |      0 |            0 |
|   cpu0          |                 j1 |        389 |        365 |      24 |    0 |  39 |      4 |      0 |            0 |
|     (cpu0)      |                 j1 |        157 |        133 |      24 |    0 |  39 |      0 |      0 |            0 |
|     ram0        |             dp_ram |        233 |        233 |       0 |    0 |   0 |      4 |      0 |            0 |
|   dpRm          |    dpRAM_interface |         77 |         77 |       0 |    0 | 100 |      0 |      1 |            0 |
|     c_p         |    core_peripheric |         58 |         58 |       0 |    0 | 100 |      0 |      0 |            0 |
|     dlptRAM     |       dualport_RAM |         19 |         19 |       0 |    0 |   0 |      0 |      1 |            0 |
|   per_d         |     peripheral_div |         58 |         58 |       0 |    0 | 130 |      0 |      0 |            0 |
|     (per_d)     |     peripheral_div |          0 |          0 |       0 |    0 |  49 |      0 |      0 |            0 |
|     d_16        |             div_16 |         58 |         58 |       0 |    0 |  81 |      0 |      0 |            0 |
|       ctl_dv    |        control_div |         19 |         19 |       0 |    0 |  11 |      0 |      0 |            0 |
|       ctr_dv    |        counter_div |          5 |          5 |       0 |    0 |   6 |      0 |      0 |            0 |
|       fr        |       final_result |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|       lsr_d     |            lsr_div |         34 |         34 |       0 |    0 |  32 |      0 |      0 |            0 |
|       sb        |         subtractor |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|   per_d7s       | peripheral_display |         12 |         12 |       0 |    0 |  43 |      0 |      0 |            0 |
|     (per_d7s)   | peripheral_display |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|     dp          |            display |         12 |         12 |       0 |    0 |  27 |      0 |      0 |            0 |
|       (dp)      |            display |          9 |          9 |       0 |    0 |  27 |      0 |      0 |            0 |
|       bcdtosseg |          BCDtoSSeg |          3 |          3 |       0 |    0 |   0 |      0 |      0 |            0 |
|   per_m         |    peripheral_mult |         73 |         73 |       0 |    0 | 134 |      0 |      0 |            0 |
|     (per_m)     |    peripheral_mult |          0 |          0 |       0 |    0 |  49 |      0 |      0 |            0 |
|     mt_32       |            mult_32 |         73 |         73 |       0 |    0 |  85 |      0 |      0 |            0 |
|       acc0      |                acc |         16 |         16 |       0 |    0 |  32 |      0 |      0 |            0 |
|       control0  |       control_mult |         18 |         18 |       0 |    0 |   5 |      0 |      0 |            0 |
|       lsr0      |                lsr |         33 |         33 |       0 |    0 |  32 |      0 |      0 |            0 |
|       rsr0      |                rsr |          6 |          6 |       0 |    0 |  16 |      0 |      0 |            0 |
|   per_u         |    peripheral_uart |         27 |         27 |       0 |    0 |  46 |      0 |      0 |            0 |
|     (per_u)     |    peripheral_uart |          0 |          0 |       0 |    0 |  10 |      0 |      0 |            0 |
|     uart        |               uart |         27 |         27 |       0 |    0 |  36 |      0 |      0 |            0 |
+-----------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


