
ModelSim is a verification and simulation tool for VHDL, [[Verilog][Verilog]], SystemVerilog, SystemC,
and mixed-language designs.

