$date
	Tue Dec  3 10:46:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#5
0#
#7
1"
#10
1!
1#
#14
0"
#15
0#
#20
0!
1#
#21
1"
#25
0#
#28
0"
#30
1#
#35
0#
1"
#40
1!
1#
#42
0"
#45
0#
#49
1"
#50
1#
#55
0#
#56
0"
#60
0!
1#
#63
1"
#65
0#
#70
1#
0"
#75
0#
#77
1"
#80
1!
1#
#84
0"
#85
0#
#90
0!
1#
#91
1"
#95
0#
#98
0"
#100
1#
