mkdir -p results/nangate45/gcd/gcd_run_5_3_3/
echo 0.46 > results/nangate45/gcd/gcd_run_5_3_3/clock_period.txt
mkdir -p ./results/nangate45/gcd/gcd_run_5_3_3 ./logs/nangate45/gcd/gcd_run_5_3_3 ./reports/nangate45/gcd/gcd_run_5_3_3 ./objects/nangate45/gcd/gcd_run_5_3_3
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/scripts/synth_canonicalize.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/logs/nangate45/gcd/gcd_run_5_3_3/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/gcd/gcd.v
2. Executing Liberty frontend: ./objects/nangate45/gcd/gcd_run_5_3_3/lib/NangateOpenCellLibrary_typical.lib
3. Executing Liberty frontend: ./objects/nangate45/gcd/gcd_run_5_3_3/lib/NangateOpenCellLibrary_typical.lib
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_clkgate.v
Using ABC area script.
Extracting clock period from SDC file: ./results/nangate45/gcd/gcd_run_5_3_3/clock_period.txt
Setting clock period to 0.46
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\gcd'.
6.1. Analyzing design hierarchy..
6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
6.4. Analyzing design hierarchy..
6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegRst_0x9f365fdf6c8998a'.
6.6. Executing AST frontend in derive mode using pre-parsed AST for module `\RegEn_0x68db79c4ec1d6e5b'.
6.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Subtractor_0x422b1f52edd46a85'.
6.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0xdd6473406d1a99a'.
6.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0x683fa1a418b072c9'.
6.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ZeroComparator_0x422b1f52edd46a85'.
6.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LtComparator_0x422b1f52edd46a85'.
6.12. Analyzing design hierarchy..
6.13. Analyzing design hierarchy..
7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module ZeroComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0x683fa1a418b072c9 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0xdd6473406d1a99a because it contains processes (run 'proc' command first).
Warning: Ignoring module Subtractor_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module RegEn_0x68db79c4ec1d6e5b because it contains processes (run 'proc' command first).
Warning: Ignoring module RegRst_0x9f365fdf6c8998a because it contains processes (run 'proc' command first).
Warning: Ignoring module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e because it contains processes (run 'proc' command first).
Warning: Ignoring module LtComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
8. Executing RTLIL backend.
Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 53d20f3845, CPU: user 0.34s system 0.01s, MEM: 30.77 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 89% 4x read_liberty (0 sec), 5% 4x read_verilog (0 sec), ...
Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.42 sys 0.01 (96%). Peak memory: 33644KB.
mkdir -p ./results/nangate45/gcd/gcd_run_5_3_3 ./logs/nangate45/gcd/gcd_run_5_3_3 ./reports/nangate45/gcd/gcd_run_5_3_3 ./objects/nangate45/gcd/gcd_run_5_3_3
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/scripts/synth.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/logs/nangate45/gcd/gcd_run_5_3_3/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/gcd/gcd_run_5_3_3/lib/NangateOpenCellLibrary_typical.lib
3. Executing Liberty frontend: ./objects/nangate45/gcd/gcd_run_5_3_3/lib/NangateOpenCellLibrary_typical.lib
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_clkgate.v
Using ABC area script.
Extracting clock period from SDC file: ./results/nangate45/gcd/gcd_run_5_3_3/clock_period.txt
Setting clock period to 0.46
5. Executing HIERARCHY pass (managing design hierarchy).
5.1. Analyzing design hierarchy..
5.2. Analyzing design hierarchy..
6. Executing SYNTH pass.
6.1. Executing HIERARCHY pass (managing design hierarchy).
6.1.1. Analyzing design hierarchy..
6.1.2. Analyzing design hierarchy..
6.2. Executing PROC pass (convert processes to netlists).
6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
6.2.4. Executing PROC_INIT pass (extract init attributes).
6.2.5. Executing PROC_ARST pass (detect async resets in processes).
6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.12. Executing OPT_EXPR pass (perform const folding).
6.3. Executing FLATTEN pass (flatten design).
6.4. Executing OPT_EXPR pass (perform const folding).
6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
6.6. Executing CHECK pass (checking for obvious problems).
6.7. Executing OPT pass (performing simple optimizations).
6.7.1. Executing OPT_EXPR pass (perform const folding).
6.7.2. Executing OPT_MERGE pass (detect identical cells).
6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.5. Executing OPT_MERGE pass (detect identical cells).
6.7.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.8. Executing OPT_EXPR pass (perform const folding).
6.7.9. Rerunning OPT passes. (Maybe there is more to do..)
6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.12. Executing OPT_MERGE pass (detect identical cells).
6.7.13. Executing OPT_DFF pass (perform DFF optimizations).
6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.15. Executing OPT_EXPR pass (perform const folding).
6.7.16. Finished OPT passes. (There is nothing left to do.)
6.8. Executing FSM pass (extract and optimize FSM).
6.8.1. Executing FSM_DETECT pass (finding FSMs in design).
6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
6.9. Executing OPT pass (performing simple optimizations).
6.9.1. Executing OPT_EXPR pass (perform const folding).
6.9.2. Executing OPT_MERGE pass (detect identical cells).
6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.5. Executing OPT_MERGE pass (detect identical cells).
6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.8. Executing OPT_EXPR pass (perform const folding).
6.9.9. Rerunning OPT passes. (Maybe there is more to do..)
6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.12. Executing OPT_MERGE pass (detect identical cells).
6.9.13. Executing OPT_DFF pass (perform DFF optimizations).
6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.15. Executing OPT_EXPR pass (perform const folding).
6.9.16. Finished OPT passes. (There is nothing left to do.)
6.10. Executing WREDUCE pass (reducing word size of cells).
6.11. Executing PEEPOPT pass (run peephole optimizers).
6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
6.13. Executing ALUMACC pass (create $alu and $macc cells).
6.14. Executing SHARE pass (SAT-based resource sharing).
6.15. Executing OPT pass (performing simple optimizations).
6.15.1. Executing OPT_EXPR pass (perform const folding).
6.15.2. Executing OPT_MERGE pass (detect identical cells).
6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.15.5. Executing OPT_MERGE pass (detect identical cells).
6.15.6. Executing OPT_DFF pass (perform DFF optimizations).
6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15.8. Executing OPT_EXPR pass (perform const folding).
6.15.9. Rerunning OPT passes. (Maybe there is more to do..)
6.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.15.12. Executing OPT_MERGE pass (detect identical cells).
6.15.13. Executing OPT_DFF pass (perform DFF optimizations).
6.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15.15. Executing OPT_EXPR pass (perform const folding).
6.15.16. Finished OPT passes. (There is nothing left to do.)
6.16. Executing MEMORY pass.
6.16.1. Executing OPT_MEM pass (optimize memories).
6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
6.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
6.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
6.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
6.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
6.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
7. Executing SYNTH pass.
7.1. Executing OPT pass (performing simple optimizations).
7.1.1. Executing OPT_EXPR pass (perform const folding).
7.1.2. Executing OPT_MERGE pass (detect identical cells).
7.1.3. Executing OPT_DFF pass (perform DFF optimizations).
7.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.1.5. Finished fast OPT passes.
7.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
7.3. Executing OPT pass (performing simple optimizations).
7.3.1. Executing OPT_EXPR pass (perform const folding).
7.3.2. Executing OPT_MERGE pass (detect identical cells).
7.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.5. Executing OPT_MERGE pass (detect identical cells).
7.3.6. Executing OPT_SHARE pass.
7.3.7. Executing OPT_DFF pass (perform DFF optimizations).
7.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.9. Executing OPT_EXPR pass (perform const folding).
7.3.10. Finished OPT passes. (There is nothing left to do.)
7.4. Executing TECHMAP pass (map to technology primitives).
7.4.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
7.4.2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/common/lcu_kogge_stone.v
7.4.3. Continuing TECHMAP pass.
7.5. Executing OPT pass (performing simple optimizations).
7.5.1. Executing OPT_EXPR pass (perform const folding).
7.5.2. Executing OPT_MERGE pass (detect identical cells).
7.5.3. Executing OPT_DFF pass (perform DFF optimizations).
7.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.5.5. Finished fast OPT passes.
7.6. Executing ABC pass (technology mapping using ABC).
7.6.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
7.7. Executing OPT pass (performing simple optimizations).
7.7.1. Executing OPT_EXPR pass (perform const folding).
7.7.2. Executing OPT_MERGE pass (detect identical cells).
7.7.3. Executing OPT_DFF pass (perform DFF optimizations).
7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.7.5. Finished fast OPT passes.
7.8. Executing HIERARCHY pass (managing design hierarchy).
7.8.1. Analyzing design hierarchy..
7.8.2. Analyzing design hierarchy..
7.9. Printing statistics.
7.10. Executing CHECK pass (checking for obvious problems).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished OPT passes. (There is nothing left to do.)
9. Executing TECHMAP pass (map to technology primitives).
9.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_latch.v
9.2. Continuing TECHMAP pass.
10. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
10.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
11. Executing OPT pass (performing simple optimizations).
11.1. Executing OPT_EXPR pass (perform const folding).
11.2. Executing OPT_MERGE pass (detect identical cells).
11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
11.5. Executing OPT_MERGE pass (detect identical cells).
11.6. Executing OPT_DFF pass (perform DFF optimizations).
11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
11.8. Executing OPT_EXPR pass (perform const folding).
11.9. Rerunning OPT passes. (Maybe there is more to do..)
11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
11.12. Executing OPT_MERGE pass (detect identical cells).
11.13. Executing OPT_DFF pass (perform DFF optimizations).
11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
11.15. Executing OPT_EXPR pass (perform const folding).
11.16. Finished OPT passes. (There is nothing left to do.)
abc -script /work/CSE291/project/CSE291_PROJECT/scripts/abc_area.script -liberty ./objects/nangate45/gcd/gcd_run_5_3_3/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/gcd/gcd_run_5_3_3/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 0.46
12. Executing ABC pass (technology mapping using ABC).
12.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
12.1.1. Executing ABC.
12.1.2. Re-integrating ABC results.
13. Executing SETUNDEF pass (replace undef values with defined constants).
14. Executing SPLITNETS pass (splitting up multi-bit signals).
15. Executing OPT_CLEAN pass (remove unused cells and wires).
16. Executing HILOMAP pass (mapping to constant drivers).
17. Executing INSBUF pass (insert buffer cells for connected wires).
18. Executing CHECK pass (checking for obvious problems).
19. Printing statistics.
20. Executing CHECK pass (checking for obvious problems).
21. Executing Verilog backend.
21.1. Executing BMUXMAP pass.
21.2. Executing DEMUXMAP pass.
exec cp /work/CSE291/project/CSE291_PROJECT/designs/nangate45/gcd/constraint.sdc ./results/nangate45/gcd/gcd_run_5_3_3/1_synth.sdc
End of script. Logfile hash: ef1e6fc659, CPU: user 0.95s system 0.04s, MEM: 37.48 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 22% 2x abc (0 sec), 22% 4x read_liberty (0 sec), ...
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.31 sys 0.05 (98%). Peak memory: 39064KB.
mkdir -p ./results/nangate45/gcd/gcd_run_5_3_3 ./logs/nangate45/gcd/gcd_run_5_3_3 ./reports/nangate45/gcd/gcd_run_5_3_3
cp ./results/nangate45/gcd/gcd_run_5_3_3/1_1_yosys.v ./results/nangate45/gcd/gcd_run_5_3_3/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 503
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.140, 1.400).
[INFO IFP-0001] Added 23 rows of 191 site FreePDK45_38x28_10R_NP_162NW_34O.
repair_timing -verbose -setup_margin 0 -repair_tns 100
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 650 u^2 56% utilization.
Elapsed time: 0:00.49[h:]min:sec. CPU time: user 0.45 sys 0.02 (99%). Peak memory: 121712KB.
Running macro_place.tcl, stage 2_2_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:00.44[h:]min:sec. CPU time: user 0.39 sys 0.04 (99%). Peak memory: 119132KB.
Running tapcell.tcl, stage 2_3_floorplan_tapcell
[INFO TAP-0004] Inserted 46 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
Elapsed time: 0:00.36[h:]min:sec. CPU time: user 0.33 sys 0.01 (97%). Peak memory: 115888KB.
Running pdn.tcl, stage 2_4_floorplan_pdn
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:00.36[h:]min:sec. CPU time: user 0.30 sys 0.05 (98%). Peak memory: 119708KB.
cp ./results/nangate45/gcd/gcd_run_5_3_3/2_4_floorplan_pdn.odb ./results/nangate45/gcd/gcd_run_5_3_3/2_floorplan.odb
cp ./results/nangate45/gcd/gcd_run_5_3_3/2_1_floorplan.sdc ./results/nangate45/gcd/gcd_run_5_3_3/2_floorplan.sdc
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
FLOORPLAN_DEF is set. Skipping global placement without IOs
Elapsed time: 0:00.35[h:]min:sec. CPU time: user 0.28 sys 0.06 (100%). Peak memory: 117136KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 248
[INFO PPL-0002] Number of I/O             54
[INFO PPL-0003] Number of I/O w/sink      54
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 1350.94 um.
Elapsed time: 0:00.37[h:]min:sec. CPU time: user 0.30 sys 0.06 (98%). Peak memory: 117860KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 37.430 33.600 ) um
[INFO GPL-0006] NumInstances:               549
[INFO GPL-0007] NumPlaceInstances:          503
[INFO GPL-0008] NumFixedInstances:           46
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    574
[INFO GPL-0011] NumPins:                   1626
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 38.575 34.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 37.430 33.600 ) um
[INFO GPL-0016] CoreArea:              1168.538 um^2
[INFO GPL-0017] NonPlaceInstsArea:       12.236 um^2
[INFO GPL-0018] PlaceInstsArea:         650.104 um^2
[INFO GPL-0019] Util:                    56.223 %
[INFO GPL-0020] StdInstsArea:           650.104 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:       943
[INFO GPL-0032] FillerInit:NumGNets:        574
[INFO GPL-0033] FillerInit:NumGPins:       1626
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.292 um^2
[INFO GPL-0025] IdealBinArea:             1.292 um^2
[INFO GPL-0026] IdealBinCnt:                904
[INFO GPL-0027] TotalBinArea:          1168.538 um^2
[INFO GPL-0028] BinCnt:        16     16
[INFO GPL-0029] BinSize: (  2.268  2.013 )
[INFO GPL-0030] NumBins: 256
Placement density is 0.7473360991477966, computed from PLACE_DENSITY_LB_ADDON 0.40 and lower bound 0.5622268319129944
global_placement -density 0.7473360991477966 -pad_left 0 -pad_right 0
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 37.430 33.600 ) um
[INFO GPL-0006] NumInstances:               549
[INFO GPL-0007] NumPlaceInstances:          503
[INFO GPL-0008] NumFixedInstances:           46
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    574
[INFO GPL-0011] NumPins:                   1626
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 38.575 34.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 37.430 33.600 ) um
[INFO GPL-0016] CoreArea:              1168.538 um^2
[INFO GPL-0017] NonPlaceInstsArea:       12.236 um^2
[INFO GPL-0018] PlaceInstsArea:         650.104 um^2
[INFO GPL-0019] Util:                    56.223 %
[INFO GPL-0020] StdInstsArea:           650.104 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000012 HPWL: 5187880
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 4081754
[InitialPlace]  Iter: 3 CG residual: 0.00000011 HPWL: 4077145
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 4083759
[InitialPlace]  Iter: 5 CG residual: 0.00000009 HPWL: 4082893
[INFO GPL-0031] FillerInit:NumGCells:       689
[INFO GPL-0032] FillerInit:NumGNets:        574
[INFO GPL-0033] FillerInit:NumGPins:       1626
[INFO GPL-0023] TargetDensity:            0.747
[INFO GPL-0024] AvrgPlaceInstArea:        1.292 um^2
[INFO GPL-0025] IdealBinArea:             1.729 um^2
[INFO GPL-0026] IdealBinCnt:                675
[INFO GPL-0027] TotalBinArea:          1168.538 um^2
[INFO GPL-0028] BinCnt:        16     16
[INFO GPL-0029] BinSize: (  2.268  2.013 )
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter:    1 overflow: 0.956 HPWL: 1815731
[NesterovSolve] Iter:   10 overflow: 0.935 HPWL: 2048165
[NesterovSolve] Iter:   20 overflow: 0.935 HPWL: 2050596
[NesterovSolve] Iter:   30 overflow: 0.935 HPWL: 2049232
[NesterovSolve] Iter:   40 overflow: 0.935 HPWL: 2049175
[NesterovSolve] Iter:   50 overflow: 0.935 HPWL: 2049996
[NesterovSolve] Iter:   60 overflow: 0.935 HPWL: 2049594
[NesterovSolve] Iter:   70 overflow: 0.935 HPWL: 2049553
[NesterovSolve] Iter:   80 overflow: 0.935 HPWL: 2050876
[NesterovSolve] Iter:   90 overflow: 0.935 HPWL: 2052395
[NesterovSolve] Iter:  100 overflow: 0.935 HPWL: 2055227
[NesterovSolve] Iter:  110 overflow: 0.934 HPWL: 2061652
[NesterovSolve] Iter:  120 overflow: 0.934 HPWL: 2076239
[NesterovSolve] Iter:  130 overflow: 0.934 HPWL: 2109406
[NesterovSolve] Iter:  140 overflow: 0.933 HPWL: 2168876
[NesterovSolve] Iter:  150 overflow: 0.932 HPWL: 2262742
[NesterovSolve] Iter:  160 overflow: 0.918 HPWL: 2393483
[NesterovSolve] Iter:  170 overflow: 0.907 HPWL: 2554765
[NesterovSolve] Iter:  180 overflow: 0.891 HPWL: 2775975
[NesterovSolve] Iter:  190 overflow: 0.869 HPWL: 3027978
[NesterovSolve] Iter:  200 overflow: 0.839 HPWL: 3339773
[NesterovSolve] Iter:  210 overflow: 0.805 HPWL: 3624903
[NesterovSolve] Iter:  220 overflow: 0.774 HPWL: 3911112
[NesterovSolve] Iter:  230 overflow: 0.736 HPWL: 4226111
[NesterovSolve] Iter:  240 overflow: 0.689 HPWL: 4537544
[NesterovSolve] Iter:  250 overflow: 0.646 HPWL: 4868261
[NesterovSolve] Iter:  260 overflow: 0.604 HPWL: 5135821
[NesterovSolve] Iter:  270 overflow: 0.552 HPWL: 5390702
[NesterovSolve] Iter:  280 overflow: 0.500 HPWL: 5616471
[NesterovSolve] Iter:  290 overflow: 0.446 HPWL: 5767416
[NesterovSolve] Iter:  300 overflow: 0.387 HPWL: 5913998
[NesterovSolve] Iter:  310 overflow: 0.327 HPWL: 5985616
[NesterovSolve] Iter:  320 overflow: 0.283 HPWL: 6046202
[NesterovSolve] Iter:  330 overflow: 0.247 HPWL: 6064475
[NesterovSolve] Iter:  340 overflow: 0.215 HPWL: 6122400
[NesterovSolve] Iter:  350 overflow: 0.177 HPWL: 6149447
[NesterovSolve] Iter:  360 overflow: 0.149 HPWL: 6187475
[NesterovSolve] Iter:  370 overflow: 0.128 HPWL: 6214485
[NesterovSolve] Iter:  380 overflow: 0.105 HPWL: 6238075
[NesterovSolve] Finished with Overflow: 0.099352
Report metrics stage 3, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 650 u^2 56% utilization.
Elapsed time: 0:01.14[h:]min:sec. CPU time: user 10.48 sys 0.29 (944%). Peak memory: 122604KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement        574.4 u
average displacement        1.0 u
max displacement            3.7 u
original HPWL            3133.1 u
legalized HPWL           3659.2 u
delta HPWL                   17 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 549 cells, 54 terminals, 574 edges, 1626 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 603, edges 574, pins 1626
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 100 fixed cells.
[INFO DPO-0318] Collected 503 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2280, 2800) - (74860, 67200)
[INFO DPO-0310] Assigned 503 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 7.391785e+06.
[INFO DPO-0302] End of matching; objective is 7.369985e+06, improvement is 0.29 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 7.138035e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 7.068430e+06.
[INFO DPO-0307] End of global swaps; objective is 7.068430e+06, improvement is 4.09 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 7.046580e+06.
[INFO DPO-0309] End of vertical swaps; objective is 7.046580e+06, improvement is 0.31 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.987500e+06.
[INFO DPO-0305] End of reordering; objective is 6.987500e+06, improvement is 0.84 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 10060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 10060, swaps 2530, moves  1644 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.987500e+06, Scratch cost 6.894140e+06, Incremental cost 6.894140e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.894140e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.34 percent.
[INFO DPO-0332] End of pass, Generator displacement called 10060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 20120, swaps 4943, moves  3288 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.894140e+06, Scratch cost 6.862875e+06, Incremental cost 6.862875e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.862875e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.45 percent.
[INFO DPO-0328] End of random improver; improvement is 1.783542 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 245 cell orientations for row compatibility.
[INFO DPO-0383] Performed 199 cell flips.
[INFO DPO-0384] End of flipping; objective is 6.738230e+06, improvement is 1.82 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             3659.2 u
Final HPWL                3327.8 u
Delta HPWL                  -9.1 %

[INFO DPL-0020] Mirrored 49 instances
[INFO DPL-0021] HPWL before            3327.8 u
[INFO DPL-0022] HPWL after             3325.7 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 650 u^2 56% utilization.
Elapsed time: 0:00.64[h:]min:sec. CPU time: user 0.61 sys 0.04 (102%). Peak memory: 121900KB.
cp ./results/nangate45/gcd/gcd_run_5_3_3/3_5_place_dp.odb ./results/nangate45/gcd/gcd_run_5_3_3/3_place.odb
cp ./results/nangate45/gcd/gcd_run_5_3_3/2_floorplan.sdc ./results/nangate45/gcd/gcd_run_5_3_3/3_place.sdc
