// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_ram) {
        ram[0] = "0b00111110110000001100101111110010";
        ram[1] = "0b01000000000010111100010100011101";
        ram[2] = "0b10111111011100101001011000101001";
        ram[3] = "0b00111111010001110011100001100000";
        ram[4] = "0b00111111010110111100110110011001";
        ram[5] = "0b00111111100101101111111101101111";
        ram[6] = "0b00111110101010101100110000000100";
        ram[7] = "0b10111111010010001001110100100010";
        ram[8] = "0b10111111010110100110101001101001";
        ram[9] = "0b10111110101110000011000100011000";
        ram[10] = "0b00111111110001101000111011010010";
        ram[11] = "0b10111110011100110001011100100101";
        ram[12] = "0b00111111011111011001111001010000";
        ram[13] = "0b00111110111001101000100011110011";
        ram[14] = "0b10111110101011100010001010011010";
        ram[15] = "0b10111110000101110101101001101101";
        ram[16] = "0b00111110101001010101000100100101";
        ram[17] = "0b00111100110111100101011010110111";
        ram[18] = "0b00111110111101010110001000000010";
        ram[19] = "0b01000000000110001101011111101000";
        ram[20] = "0b01000000001110011101110000110001";
        ram[21] = "0b10111110111110110001011000111101";
        ram[22] = "0b10111101010001001000100101011001";
        ram[23] = "0b00111101111110010101111001101001";
        ram[24] = "0b00111110100100001101010100110110";
        ram[25] = "0b10111110111110001001001110110100";
        ram[26] = "0b00111011110010100111001110011110";
        ram[27] = "0b10111101110111000011111110111000";
        ram[28] = "0b10111110111100111001010001010110";
        ram[29] = "0b00111111011111000110000000011111";
        ram[30] = "0b00111111100001001100110101100010";
        ram[31] = "0b10111110110000000100111101000000";
        ram[32] = "0b10111111001010101110101100011010";
        ram[33] = "0b10111111000011010100001100010100";
        ram[34] = "0b10111110000111000111111100101111";
        ram[35] = "0b10111100000101000101011010100000";
        ram[36] = "0b00111101101001000101001100111011";
        ram[37] = "0b00111101000110010011001001100101";
        ram[38] = "0b10111101011001000010110011110101";
        ram[39] = "0b00111111000111111101101011000110";
        ram[40] = "0b00111111100000000010001101111101";
        ram[41] = "0b10111110011101101110001100111011";
        ram[42] = "0b10111110011111110100100011100011";
        ram[43] = "0b00111101100010000101101101001100";
        ram[44] = "0b00111111010011010101100110100001";
        ram[45] = "0b10111001000101000010011100101101";
        ram[46] = "0b10111101100101000101110010001110";
        ram[47] = "0b10111110010001111001101000110101";
        ram[48] = "0b10111111000100000000001110110101";
        ram[49] = "0b00111111101101110100101000101011";
        ram[50] = "0b01000000000101011001100001100001";
        ram[51] = "0b00111101110100001100001111010011";
        ram[52] = "0b00111111000111101111110010100010";
        ram[53] = "0b00111110111111110110010101110101";
        ram[54] = "0b00111110101111000101110110010111";
        ram[55] = "0b00111110110011110110110010010110";
        ram[56] = "0b00111110110101100011110011111111";
        ram[57] = "0b00111110011101100111100101100011";
        ram[58] = "0b00111111001011110010101111110001";
        ram[59] = "0b00111111100000111100010011110011";
        ram[60] = "0b00111111110011001101000011011001";
        ram[61] = "0b00111101100010100111111011001110";
        ram[62] = "0b00111110101100100100101000010011";
        ram[63] = "0b10111101101110011011110110011100";
        ram[64] = "0b10111101110010001000010000000000";
        ram[65] = "0b00111110111110100100110011011010";
        ram[66] = "0b00111111000010001110011111110101";
        ram[67] = "0b00111111010000111010100000100100";
        ram[68] = "0b00111111000000101001111100000100";
        ram[69] = "0b10111110101001010001001110000111";
        ram[70] = "0b10111110100111100101001111000110";
        ram[71] = "0b10111101011010111111010100110101";
        ram[72] = "0b10111110010011111011011011000101";
        ram[73] = "0b10111101010011001010001110000111";
        ram[74] = "0b10111111000100011100110011111101";
        ram[75] = "0b10111111001010111100001000111001";
        ram[76] = "0b10111110110000000010101100101111";
        ram[77] = "0b10111110111001001101111001101011";
        ram[78] = "0b00111100111000110000001110010100";
        ram[79] = "0b10111111010001010000111101011000";
        ram[80] = "0b10111111000001001001010110000111";
        ram[81] = "0b10111110000010100011111100110110";
        ram[82] = "0b10111110010111001000000111111111";
        ram[83] = "0b00111100000101101101111110010111";
        ram[84] = "0b10111101011100000000011100001001";
        ram[85] = "0b10111111000001101011001010011101";
        ram[86] = "0b10111110111101100111011011111001";
        ram[87] = "0b10111110100011011101010010100111";
        ram[88] = "0b10111111110000000101110001100001";
        ram[89] = "0b10111110010101001110001111010100";
        ram[90] = "0b10111110100011000001011001000010";
        ram[91] = "0b10111111100101111110011100101100";
        ram[92] = "0b10111111100101110101110001111111";
        ram[93] = "0b10111110111010101010011001100010";
        ram[94] = "0b10111110100011101100110011011111";
        ram[95] = "0b00111100101001011001100100101011";
        ram[96] = "0b10111111001111011010100111110100";
        ram[97] = "0b11000000000011010101010001000100";
        ram[98] = "0b10111111000010110111101100001110";
        ram[99] = "0b00111111011010000000010101000100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_ram("nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20() {
    delete meminst;
}


};//endmodule
#endif
