<?xml version="1.0" encoding="UTF-8"?>
<!-- Test patch table entries -->
<HBootImage has_header="True" has_end="True">
    <Chunks>
        <Data>
            <UInt32 address="0x00020000">
                <!-- BOOTDEV_DPM0_PAR --> 7,
                <!-- BOOTDEV_DPM0_SER --> 8,
                <!-- BOOTDEV_DPM1_SER --> 9,
                <!-- BOOTDEV_ETH_INTPHY0 --> 10,
                <!-- BOOTDEV_ETH_LVDS0 --> 11,
                <!-- BOOTDEV_INTFLASH0 --> 1,
                <!-- BOOTDEV_INTFLASH1 --> 2,
                <!-- BOOTDEV_INTFLASH2 --> 3,
                <!-- BOOTDEV_NONE --> 0,
                <!-- BOOTDEV_SQI_FLASH_CS0 --> 4,
                <!-- BOOTDEV_SQI_FLASH_CS1 --> 5,
                <!-- BOOTDEV_SQI_FLASH_CS2 --> 6,
                <!-- BOOTDEV_STOP_SIMU --> 255,
                <!-- CONSOLE_DEVICE_DPM08 --> 8,
                <!-- CONSOLE_DEVICE_DPM16 --> 9,
                <!-- CONSOLE_DEVICE_ETH_EXTPHY0 --> 4,
                <!-- CONSOLE_DEVICE_ETH_EXTPHY1 --> 5,
                <!-- CONSOLE_DEVICE_ETH_INTPHY0 --> 2,
                <!-- CONSOLE_DEVICE_ETH_INTPHY1 --> 3,
                <!-- CONSOLE_DEVICE_ETH_LVDS0 --> 6,
                <!-- CONSOLE_DEVICE_ETH_LVDS1 --> 7,
                <!-- CONSOLE_DEVICE_FAMILY_DPM --> 2,
                <!-- CONSOLE_DEVICE_FAMILY_ETH --> 1,
                <!-- CONSOLE_DEVICE_FAMILY_NONE --> <!-- -1, -->
                <!-- CONSOLE_DEVICE_FAMILY_UART --> 0,
                <!-- CONSOLE_DEVICE_NONE --> 0,
                <!-- CONSOLE_DEVICE_RINGBUFFER_SIZE --> 2304,
                <!-- CONSOLE_DEVICE_SENDBUFFER_SIZE --> 2304,
                <!-- CONSOLE_DEVICE_SPM0 --> 10,
                <!-- CONSOLE_DEVICE_SPM1 --> 11,
                <!-- CONSOLE_DEVICE_UART_COM --> 1,
                <!-- ETHERNET_CONFIGURATION_FLAGS_EnableHTTPD --> 0x01,
                <!-- ETHERNET_CONFIGURATION_FLAGS_EnableMDNS --> 0x02,
                <!-- ETHERNET_CONFIGURATION_FLAGS_EnableMI --> 0x08,
                <!-- ETHERNET_CONFIGURATION_FLAGS_EnableMIdent --> 0x04,
                <!-- ETHERNET_CONFIGURATION_FLAGS_EnableSSDP --> 0x10,
                <!-- MEMDEV_DPM0 --> 6,
                <!-- MEMDEV_IDPM --> 9,
                <!-- MEMDEV_NOP --> 0,
                <!-- MEMDEV_PADCTRL --> 10,
                <!-- MEMDEV_SDRAM --> 1,
                <!-- MEMDEV_SPM0 --> 7,
                <!-- MEMDEV_SPM1 --> 8,
                <!-- MEMDEV_SQI_CS0 --> 5,
                <!-- MEMDEV_SRAM_CS0 --> 2,
                <!-- MEMDEV_SRAM_CS1 --> 3,
                <!-- MEMDEV_SRAM_CS2 --> 4,
                <!-- MEMORY_WIDTH_08Bit --> 1,
                <!-- MEMORY_WIDTH_16Bit --> 2,
                <!-- MEMORY_WIDTH_Auto --> 3,
                <!-- MEMORY_WIDTH_Off --> 0,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_ASIG_SIGNED_BINDING --> 0x0008,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_COPY_APP_LOWER_PART_TO_INTRAM --> 0x0040,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_COPY_APP_UPPER_PART_TO_INTRAM --> 0x0080,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_ENABLE_ROLLBACK_PROTECTION --> 0x0100,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_HIDE_APP_LOWER_PART --> 0x0010,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_HIDE_APP_UPPER_PART --> 0x0020,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_SECURE_BOOT_VIA_SIGNATURE --> 0x0004,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_SECURITY_LEVEL1 --> 0x0001,
                <!-- MSK_APP_PROTECTION_OPTIONS_FLAGS_SECURITY_LEVEL2 --> 0x0002,
                <!-- MSK_COM_INTRAM_ECC_APP_XPIC_RAM_CLEAR_BIST --> 0x08000000,
                <!-- MSK_COM_INTRAM_ECC_COM_XPIC_RAM_CLEAR --> 0x01000000,
                <!-- MSK_COM_INTRAM_ECC_COM_XPIC_RAM_CLEAR_BIST --> 0x02000000,
                <!-- MSK_COM_INTRAM_ECC_COM_XPIC_RAM_ENABLE_ECC --> 0x04000000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM0_CLEAR --> 0x00000001,
                <!-- MSK_COM_INTRAM_ECC_INTRAM0_CLEAR_BIST --> 0x00000002,
                <!-- MSK_COM_INTRAM_ECC_INTRAM0_ENABLE_ECC --> 0x00000004,
                <!-- MSK_COM_INTRAM_ECC_INTRAM1_CLEAR --> 0x00000008,
                <!-- MSK_COM_INTRAM_ECC_INTRAM1_CLEAR_BIST --> 0x00000010,
                <!-- MSK_COM_INTRAM_ECC_INTRAM1_ENABLE_ECC --> 0x00000020,
                <!-- MSK_COM_INTRAM_ECC_INTRAM2_CLEAR --> 0x00000040,
                <!-- MSK_COM_INTRAM_ECC_INTRAM2_CLEAR_BIST --> 0x00000080,
                <!-- MSK_COM_INTRAM_ECC_INTRAM2_ENABLE_ECC --> 0x00000100,
                <!-- MSK_COM_INTRAM_ECC_INTRAM3_CLEAR --> 0x00000200,
                <!-- MSK_COM_INTRAM_ECC_INTRAM3_ENABLE_ECC --> 0x00000800,
                <!-- MSK_COM_INTRAM_ECC_INTRAM3_RESERVED --> 0x00000400,
                <!-- MSK_COM_INTRAM_ECC_INTRAM4_CLEAR --> 0x00001000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM4_ENABLE_ECC --> 0x00002000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM5_CLEAR --> 0x00004000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM5_ENABLE_ECC --> 0x00008000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM6_CLEAR_BIST --> 0x00010000,
                <!-- MSK_COM_INTRAM_ECC_INTRAM7_CLEAR_BIST --> 0x00020000,
                <!-- MSK_COM_INTRAM_ECC_INTRAMHS_CLEAR --> 0x00040000,
                <!-- MSK_COM_INTRAM_ECC_INTRAMHS_CLEAR_BIST --> 0x00080000,
                <!-- MSK_COM_INTRAM_ECC_INTRAMHS_ENABLE_ECC --> 0x00100000,
                <!-- MSK_COM_INTRAM_ECC_MWMM_RAM_CLEAR_BIST --> 0x10000000,
                <!-- MSK_COM_INTRAM_ECC_XC0_RAM_CLEAR --> 0x00200000,
                <!-- MSK_COM_INTRAM_ECC_XC0_RAM_CLEAR_BIST --> 0x00400000,
                <!-- MSK_COM_INTRAM_ECC_XC0_RAM_ENABLE_ECC --> 0x00800000,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_COPY_COM_LOWER_PART_TO_INTRAM --> 0x0040,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_COPY_COM_UPPER_PART_TO_INTRAM --> 0x0080,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_DISABLE_CONSOLE --> 0x4000,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_ENABLE_DPM_IN_SECURE --> 0x8000,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_ENABLE_MI_ETH_IN_SECURE --> 0x2000,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_ENABLE_MI_UART_IN_SECURE --> 0x0008,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_HIDE_CAL_LOWER_PART --> 0x0100,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_HIDE_CAL_UPPER_PART --> 0x0200,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_HIDE_COM_LOWER_PART --> 0x0010,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_HIDE_COM_UPPER_PART --> 0x0020,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_RESERVED --> 0x0400,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_SECURE_BOOT_VIA_SIGNATURE --> 0x0004,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_SECURITY_LEVEL1 --> 0x0001,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_SECURITY_LEVEL2 --> 0x0002,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_USE_APPFW_KEY_ON_COM --> 0x1000,
                <!-- MSK_COM_PROTECTION_OPTIONS_FLAGS_USIP_MODE_PROBE_INTRAM_FIRST --> 0x0800,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext0_gain_table_ext --> 0x00ff0000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext0_phs_clk_sel --> 0x00001000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext0_rxlpf_peak --> 0xff000000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext0_txamp_10 --> 0x0000003f,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext0_txamp_100 --> 0x00000fc0,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext1_gain_table_ext --> 0x00ff0000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext1_phs_clk_sel --> 0x00001000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext1_rxlpf_peak --> 0xff000000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext1_txamp_10 --> 0x0000003f,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_ext1_txamp_100 --> 0x00000fc0,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy0_automdix --> 0x00000100,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy0_enable --> 0x00001000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy0_fxmode --> 0x00000080,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy0_mode --> 0x00000070,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy0_np_msg_code --> 0x00000e00,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy1_automdix --> 0x00020000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy1_enable --> 0x00200000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy1_fxmode --> 0x00010000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy1_mode --> 0x0000e000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy1_np_msg_code --> 0x001c0000,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy_address --> 0x0000000f,
                <!-- MSK_NX90_int_phy_cfg_phy_ctrl_phy_reset --> 0x80000000,
                <!-- SMC_ADR --> 0xfc,
                <!-- SMC_CHTR_FIFO --> 0xc9,
                <!-- SMC_CHTR_No --> 0xc8,
                <!-- SMC_CHTR_ROM --> 0xca,
                <!-- SMC_CMP --> 0xe0,
                <!-- SMC_CMP_FATAL --> 0xe8,
                <!-- SMC_IDLE_NNN --> 0x80,
                <!-- SMC_IDLE_SDD --> 0xb0,
                <!-- SMC_IDLE_SDN --> 0xa0,
                <!-- SMC_IDLE_SNN --> 0x90,
                <!-- SMC_JUMP --> 0xc0,
                <!-- SMC_JUMP_EQ --> 0xc1,
                <!-- SMC_JUMP_NE --> 0xc2,
                <!-- SMC_JUMP_NZ --> 0xc4,
                <!-- SMC_JUMP_ZE --> 0xc3,
                <!-- SMC_MASK --> 0xf0,
                <!-- SMC_MODE --> 0xf8,
                <!-- SMC_RECEIVE_NNN --> 0x00,
                <!-- SMC_RECEIVE_SDD --> 0x30,
                <!-- SMC_RECEIVE_SDN --> 0x20,
                <!-- SMC_RECEIVE_SNN --> 0x10,
                <!-- SMC_SEND_NNN --> 0x40,
                <!-- SMC_SEND_SDD --> 0x70,
                <!-- SMC_SEND_SDN --> 0x60,
                <!-- SMC_SEND_SNN --> 0x50,
                <!-- SPI_BUS_WIDTH_1BIT --> 0,
                <!-- SPI_BUS_WIDTH_2BIT --> 1,
                <!-- SPI_BUS_WIDTH_4BIT --> 2,
                <!-- SPI_FLASH_FLAGS_4_bit_address --> 0x02,
                <!-- SPI_FLASH_FLAGS_Atmel_address --> 0x04,
                <!-- SPI_FLASH_FLAGS_Do_not_check_for_boot_header --> 0x08,
                <!-- SPI_FLASH_FLAGS_Forbid_Autodetect --> 0x00000001,
                <!-- SPI_FLASH_FLAGS_Forbid_Autodetection_of_Dummy_and_Idle --> 0x01,
                <!-- SPI_MACRO_CHANGE_TRANSPORT_FIFO --> 1,
                <!-- SPI_MACRO_CHANGE_TRANSPORT_No_Change --> 0,
                <!-- SPI_MACRO_CHANGE_TRANSPORT_ROM --> 2,
                <!-- SPI_MODE0 --> 0,
                <!-- SPI_MODE1 --> 1,
                <!-- SPI_MODE2 --> 2,
                <!-- SPI_MODE3 --> 3,
                <!-- SPI_UNIT_OFFSET_CURRENT --> 0,
                <!-- SPI_UNIT_OFFSET_SQI_CS0 --> 1,
                <!-- SPI_UNIT_OFFSET_SQI_CS1 --> 2,
                <!-- SPI_UNIT_OFFSET_SQI_CS2 --> 3,
                <!-- SRT_COM_INTRAM_ECC_APP_XPIC_RAM_CLEAR_BIST --> 27,
                <!-- SRT_COM_INTRAM_ECC_COM_XPIC_RAM_CLEAR --> 24,
                <!-- SRT_COM_INTRAM_ECC_COM_XPIC_RAM_CLEAR_BIST --> 25,
                <!-- SRT_COM_INTRAM_ECC_COM_XPIC_RAM_ENABLE_ECC --> 26,
                <!-- SRT_COM_INTRAM_ECC_INTRAM0_CLEAR --> 0,
                <!-- SRT_COM_INTRAM_ECC_INTRAM0_CLEAR_BIST --> 1,
                <!-- SRT_COM_INTRAM_ECC_INTRAM0_ENABLE_ECC --> 2,
                <!-- SRT_COM_INTRAM_ECC_INTRAM1_CLEAR --> 3,
                <!-- SRT_COM_INTRAM_ECC_INTRAM1_CLEAR_BIST --> 4,
                <!-- SRT_COM_INTRAM_ECC_INTRAM1_ENABLE_ECC --> 5,
                <!-- SRT_COM_INTRAM_ECC_INTRAM2_CLEAR --> 6,
                <!-- SRT_COM_INTRAM_ECC_INTRAM2_CLEAR_BIST --> 7,
                <!-- SRT_COM_INTRAM_ECC_INTRAM2_ENABLE_ECC --> 8,
                <!-- SRT_COM_INTRAM_ECC_INTRAM3_CLEAR --> 9,
                <!-- SRT_COM_INTRAM_ECC_INTRAM3_ENABLE_ECC --> 11,
                <!-- SRT_COM_INTRAM_ECC_INTRAM3_RESERVED --> 10,
                <!-- SRT_COM_INTRAM_ECC_INTRAM4_CLEAR --> 12,
                <!-- SRT_COM_INTRAM_ECC_INTRAM4_ENABLE_ECC --> 13,
                <!-- SRT_COM_INTRAM_ECC_INTRAM5_CLEAR --> 14,
                <!-- SRT_COM_INTRAM_ECC_INTRAM5_ENABLE_ECC --> 15,
                <!-- SRT_COM_INTRAM_ECC_INTRAM6_CLEAR_BIST --> 16,
                <!-- SRT_COM_INTRAM_ECC_INTRAM7_CLEAR_BIST --> 17,
                <!-- SRT_COM_INTRAM_ECC_INTRAMHS_CLEAR --> 18,
                <!-- SRT_COM_INTRAM_ECC_INTRAMHS_CLEAR_BIST --> 19,
                <!-- SRT_COM_INTRAM_ECC_INTRAMHS_ENABLE_ECC --> 20,
                <!-- SRT_COM_INTRAM_ECC_MWMM_RAM_CLEAR_BIST --> 28,
                <!-- SRT_COM_INTRAM_ECC_XC0_RAM_CLEAR --> 21,
                <!-- SRT_COM_INTRAM_ECC_XC0_RAM_CLEAR_BIST --> 22,
                <!-- SRT_COM_INTRAM_ECC_XC0_RAM_ENABLE_ECC --> 23,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext0_gain_table_ext --> 16,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext0_phs_clk_sel --> 12,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext0_rxlpf_peak --> 24,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext0_txamp_10 --> 0,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext0_txamp_100 --> 6,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext1_gain_table_ext --> 16,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext1_phs_clk_sel --> 12,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext1_rxlpf_peak --> 24,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext1_txamp_10 --> 0,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_ext1_txamp_100 --> 6,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy0_automdix --> 8,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy0_enable --> 12,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy0_fxmode --> 7,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy0_mode --> 4,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy0_np_msg_code --> 9,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy1_automdix --> 17,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy1_enable --> 21,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy1_fxmode --> 16,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy1_mode --> 13,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy1_np_msg_code --> 18,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy_address --> 0,
                <!-- SRT_NX90_int_phy_cfg_phy_ctrl_phy_reset --> 31,
                <!-- UART_MODE_2STOPBITS --> 0x08,
                <!-- UART_MODE_BYTESIZE_5BIT --> 0x00,
                <!-- UART_MODE_BYTESIZE_6BIT --> 0x20,
                <!-- UART_MODE_BYTESIZE_7BIT --> 0x40,
                <!-- UART_MODE_BYTESIZE_8BIT --> 0x60,
                <!-- UART_MODE_ENABLE_RTSCTS --> 0x01,
                <!-- UART_MODE_EVEN_PARITY --> 0x04,
                <!-- UART_MODE_PARITY_ENABLE --> 0x02,
                <!-- WFE_Loop --> 503,
                <!-- WFI_Loop --> 497,
                <!-- While1_Loop --> 509,
                <!-- bp_debugging_enabled --> 130885,
                <!-- jmp_WFE_Loop --> 130997,
                <!-- jmp_WFI_Loop --> 130993,
                <!-- jmp_While1_Loop --> 131001,
                <!-- jmp_infopage_memcpy --> 131005,
                <!-- jmp_options_parse --> 130989
            </UInt32>
        </Data>
    </Chunks>
</HBootImage>

