
AMS_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ea8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08007030  08007030  00017030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b4  080073b4  00020234  2**0
                  CONTENTS
  4 .ARM          00000008  080073b4  080073b4  000173b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073bc  080073bc  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073bc  080073bc  000173bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073c0  080073c0  000173c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  080073c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  20000234  080075f8  00020234  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a60  080075f8  00020a60  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002025d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011a5d  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f3f  00000000  00000000  00031cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  00034c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d35  00000000  00000000  00035d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000039e8  00000000  00000000  00036abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001480e  00000000  00000000  0003a4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000beb87  00000000  00000000  0004ecb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005874  00000000  00000000  0010d83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001130b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000234 	.word	0x20000234
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007018 	.word	0x08007018

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000238 	.word	0x20000238
 80001c4:	08007018 	.word	0x08007018

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	460d      	mov	r5, r1
 8000b38:	4604      	mov	r4, r0
 8000b3a:	468e      	mov	lr, r1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d14c      	bne.n	8000bda <__udivmoddi4+0xaa>
 8000b40:	428a      	cmp	r2, r1
 8000b42:	4694      	mov	ip, r2
 8000b44:	d967      	bls.n	8000c16 <__udivmoddi4+0xe6>
 8000b46:	fab2 f382 	clz	r3, r2
 8000b4a:	b153      	cbz	r3, 8000b62 <__udivmoddi4+0x32>
 8000b4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b50:	f1c3 0220 	rsb	r2, r3, #32
 8000b54:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b58:	fa20 f202 	lsr.w	r2, r0, r2
 8000b5c:	ea42 0e0e 	orr.w	lr, r2, lr
 8000b60:	409c      	lsls	r4, r3
 8000b62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b66:	fbbe f1f7 	udiv	r1, lr, r7
 8000b6a:	fa1f f58c 	uxth.w	r5, ip
 8000b6e:	fb07 ee11 	mls	lr, r7, r1, lr
 8000b72:	fb01 f005 	mul.w	r0, r1, r5
 8000b76:	0c22      	lsrs	r2, r4, #16
 8000b78:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000b7c:	4290      	cmp	r0, r2
 8000b7e:	d90a      	bls.n	8000b96 <__udivmoddi4+0x66>
 8000b80:	eb1c 0202 	adds.w	r2, ip, r2
 8000b84:	f101 3eff 	add.w	lr, r1, #4294967295
 8000b88:	f080 8119 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	4290      	cmp	r0, r2
 8000b8e:	f240 8116 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b92:	3902      	subs	r1, #2
 8000b94:	4462      	add	r2, ip
 8000b96:	1a12      	subs	r2, r2, r0
 8000b98:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b9c:	fb07 2210 	mls	r2, r7, r0, r2
 8000ba0:	fb00 f505 	mul.w	r5, r0, r5
 8000ba4:	b2a4      	uxth	r4, r4
 8000ba6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000baa:	42a5      	cmp	r5, r4
 8000bac:	d90a      	bls.n	8000bc4 <__udivmoddi4+0x94>
 8000bae:	eb1c 0404 	adds.w	r4, ip, r4
 8000bb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb6:	f080 8104 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	42a5      	cmp	r5, r4
 8000bbc:	f240 8101 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bc0:	4464      	add	r4, ip
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc8:	2100      	movs	r1, #0
 8000bca:	1b64      	subs	r4, r4, r5
 8000bcc:	b11e      	cbz	r6, 8000bd6 <__udivmoddi4+0xa6>
 8000bce:	40dc      	lsrs	r4, r3
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0xc0>
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	f000 80ea 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be4:	2100      	movs	r1, #0
 8000be6:	e9c6 0500 	strd	r0, r5, [r6]
 8000bea:	4608      	mov	r0, r1
 8000bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf0:	fab3 f183 	clz	r1, r3
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	d148      	bne.n	8000c8a <__udivmoddi4+0x15a>
 8000bf8:	42ab      	cmp	r3, r5
 8000bfa:	d302      	bcc.n	8000c02 <__udivmoddi4+0xd2>
 8000bfc:	4282      	cmp	r2, r0
 8000bfe:	f200 80f8 	bhi.w	8000df2 <__udivmoddi4+0x2c2>
 8000c02:	1a84      	subs	r4, r0, r2
 8000c04:	eb65 0203 	sbc.w	r2, r5, r3
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4696      	mov	lr, r2
 8000c0c:	2e00      	cmp	r6, #0
 8000c0e:	d0e2      	beq.n	8000bd6 <__udivmoddi4+0xa6>
 8000c10:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c14:	e7df      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000c16:	b902      	cbnz	r2, 8000c1a <__udivmoddi4+0xea>
 8000c18:	deff      	udf	#255	; 0xff
 8000c1a:	fab2 f382 	clz	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f040 808e 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c24:	1a88      	subs	r0, r1, r2
 8000c26:	2101      	movs	r1, #1
 8000c28:	0c17      	lsrs	r7, r2, #16
 8000c2a:	fa1f fe82 	uxth.w	lr, r2
 8000c2e:	fbb0 f5f7 	udiv	r5, r0, r7
 8000c32:	fb07 0015 	mls	r0, r7, r5, r0
 8000c36:	0c22      	lsrs	r2, r4, #16
 8000c38:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c3c:	fb0e f005 	mul.w	r0, lr, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f200 80cc 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c54:	4645      	mov	r5, r8
 8000c56:	1a12      	subs	r2, r2, r0
 8000c58:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c5c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c60:	fb0e fe00 	mul.w	lr, lr, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	d908      	bls.n	8000c80 <__udivmoddi4+0x150>
 8000c6e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c72:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0x14e>
 8000c78:	45a6      	cmp	lr, r4
 8000c7a:	f200 80b4 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7e:	4610      	mov	r0, r2
 8000c80:	eba4 040e 	sub.w	r4, r4, lr
 8000c84:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c88:	e7a0      	b.n	8000bcc <__udivmoddi4+0x9c>
 8000c8a:	f1c1 0720 	rsb	r7, r1, #32
 8000c8e:	408b      	lsls	r3, r1
 8000c90:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c94:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c98:	fa25 fa07 	lsr.w	sl, r5, r7
 8000c9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ca0:	fbba f8f9 	udiv	r8, sl, r9
 8000ca4:	408d      	lsls	r5, r1
 8000ca6:	fa20 f307 	lsr.w	r3, r0, r7
 8000caa:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cae:	fa1f fe8c 	uxth.w	lr, ip
 8000cb2:	432b      	orrs	r3, r5
 8000cb4:	fa00 f501 	lsl.w	r5, r0, r1
 8000cb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000cbc:	0c1c      	lsrs	r4, r3, #16
 8000cbe:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cc2:	42a0      	cmp	r0, r4
 8000cc4:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc8:	d90b      	bls.n	8000ce2 <__udivmoddi4+0x1b2>
 8000cca:	eb1c 0404 	adds.w	r4, ip, r4
 8000cce:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cd2:	f080 8086 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd6:	42a0      	cmp	r0, r4
 8000cd8:	f240 8083 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cdc:	f1a8 0802 	sub.w	r8, r8, #2
 8000ce0:	4464      	add	r4, ip
 8000ce2:	1a24      	subs	r4, r4, r0
 8000ce4:	b298      	uxth	r0, r3
 8000ce6:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cea:	fb09 4413 	mls	r4, r9, r3, r4
 8000cee:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cf2:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000cf6:	45a6      	cmp	lr, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d02:	d26a      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d04:	45a6      	cmp	lr, r4
 8000d06:	d968      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d08:	3b02      	subs	r3, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d10:	fba0 9302 	umull	r9, r3, r0, r2
 8000d14:	eba4 040e 	sub.w	r4, r4, lr
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	46c8      	mov	r8, r9
 8000d1c:	469e      	mov	lr, r3
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d067      	beq.n	8000df6 <__udivmoddi4+0x2c6>
 8000d26:	ebb5 0308 	subs.w	r3, r5, r8
 8000d2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2e:	40cb      	lsrs	r3, r1
 8000d30:	fa04 f707 	lsl.w	r7, r4, r7
 8000d34:	431f      	orrs	r7, r3
 8000d36:	40cc      	lsrs	r4, r1
 8000d38:	e9c6 7400 	strd	r7, r4, [r6]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	e74a      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0020 	rsb	r0, r3, #32
 8000d48:	40c1      	lsrs	r1, r0
 8000d4a:	409d      	lsls	r5, r3
 8000d4c:	fa24 f000 	lsr.w	r0, r4, r0
 8000d50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d54:	4328      	orrs	r0, r5
 8000d56:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d5a:	fb07 1115 	mls	r1, r7, r5, r1
 8000d5e:	fa1f fe8c 	uxth.w	lr, ip
 8000d62:	0c02      	lsrs	r2, r0, #16
 8000d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d68:	fb05 f10e 	mul.w	r1, r5, lr
 8000d6c:	4291      	cmp	r1, r2
 8000d6e:	fa04 f403 	lsl.w	r4, r4, r3
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d74:	eb1c 0202 	adds.w	r2, ip, r2
 8000d78:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	4291      	cmp	r1, r2
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3d02      	subs	r5, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a52      	subs	r2, r2, r1
 8000d88:	fbb2 f1f7 	udiv	r1, r2, r7
 8000d8c:	fb07 2211 	mls	r2, r7, r1, r2
 8000d90:	b280      	uxth	r0, r0
 8000d92:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d96:	fb01 f20e 	mul.w	r2, r1, lr
 8000d9a:	4282      	cmp	r2, r0
 8000d9c:	d908      	bls.n	8000db0 <__udivmoddi4+0x280>
 8000d9e:	eb1c 0000 	adds.w	r0, ip, r0
 8000da2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000da6:	d216      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da8:	4282      	cmp	r2, r0
 8000daa:	d914      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000dac:	3902      	subs	r1, #2
 8000dae:	4460      	add	r0, ip
 8000db0:	1a80      	subs	r0, r0, r2
 8000db2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4631      	mov	r1, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e70b      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000dbe:	4671      	mov	r1, lr
 8000dc0:	e6e9      	b.n	8000b96 <__udivmoddi4+0x66>
 8000dc2:	4610      	mov	r0, r2
 8000dc4:	e6fe      	b.n	8000bc4 <__udivmoddi4+0x94>
 8000dc6:	454d      	cmp	r5, r9
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb9 0802 	subs.w	r8, r9, r2
 8000dce:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	e7a5      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd6:	4641      	mov	r1, r8
 8000dd8:	e7ea      	b.n	8000db0 <__udivmoddi4+0x280>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	e796      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000dde:	4645      	mov	r5, r8
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	46d0      	mov	r8, sl
 8000de4:	e77d      	b.n	8000ce2 <__udivmoddi4+0x1b2>
 8000de6:	4464      	add	r4, ip
 8000de8:	3802      	subs	r0, #2
 8000dea:	e749      	b.n	8000c80 <__udivmoddi4+0x150>
 8000dec:	3d02      	subs	r5, #2
 8000dee:	4462      	add	r2, ip
 8000df0:	e731      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df2:	4608      	mov	r0, r1
 8000df4:	e70a      	b.n	8000c0c <__udivmoddi4+0xdc>
 8000df6:	4631      	mov	r1, r6
 8000df8:	e6ed      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	uint8_t last10 =0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]

	can_cnt++;
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	3301      	adds	r3, #1
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e16:	701a      	strb	r2, [r3, #0]

	if (can_cnt == (last10 + 10))
 8000e18:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	330a      	adds	r3, #10
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d104      	bne.n	8000e30 <HAL_TIM_PeriodElapsedCallback+0x30>
		{
			CAN_100();				//CAN Messages transmitted with 100 Hz
 8000e26:	f000 f987 	bl	8001138 <CAN_100>
			last10 = can_cnt;
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	73fb      	strb	r3, [r7, #15]
		}

	if (can_cnt == 100)
 8000e30:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b64      	cmp	r3, #100	; 0x64
 8000e36:	d107      	bne.n	8000e48 <HAL_TIM_PeriodElapsedCallback+0x48>
		{
			CAN_10(AMS2_databytes[8]);				//CAN Messages transmitted with 10 Hz
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e3a:	6a1b      	ldr	r3, [r3, #32]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f9a3 	bl	8001188 <CAN_10>
			can_cnt = 0;
 8000e42:	4b03      	ldr	r3, [pc, #12]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
		}
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000270 	.word	0x20000270
 8000e54:	20000250 	.word	0x20000250

08000e58 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
   {
 8000e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e5a:	b089      	sub	sp, #36	; 0x24
 8000e5c:	af06      	add	r7, sp, #24
 8000e5e:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 8000e60:	4e08      	ldr	r6, [pc, #32]	; (8000e84 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000e62:	466d      	mov	r5, sp
 8000e64:	f106 0410 	add.w	r4, r6, #16
 8000e68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000e70:	e885 0003 	stmia.w	r5, {r0, r1}
 8000e74:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000e78:	f000 f93a 	bl	80010f0 <CAN_RX>
   }
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e84:	20000274 	.word	0x20000274

08000e88 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000e8c:	4b17      	ldr	r3, [pc, #92]	; (8000eec <MX_CAN1_Init+0x64>)
 8000e8e:	4a18      	ldr	r2, [pc, #96]	; (8000ef0 <MX_CAN1_Init+0x68>)
 8000e90:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <MX_CAN1_Init+0x64>)
 8000e94:	2204      	movs	r2, #4
 8000e96:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000e98:	4b14      	ldr	r3, [pc, #80]	; (8000eec <MX_CAN1_Init+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ea6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eaa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <MX_CAN1_Init+0x64>)
 8000eae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000eb2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <MX_CAN1_Init+0x64>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ecc:	4b07      	ldr	r3, [pc, #28]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <MX_CAN1_Init+0x64>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000ed8:	4804      	ldr	r0, [pc, #16]	; (8000eec <MX_CAN1_Init+0x64>)
 8000eda:	f000 feef 	bl	8001cbc <HAL_CAN_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000ee4:	f000 fb83 	bl	80015ee <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000274 	.word	0x20000274
 8000ef0:	40006400 	.word	0x40006400

08000ef4 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000ef8:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000efa:	4a18      	ldr	r2, [pc, #96]	; (8000f5c <MX_CAN2_Init+0x68>)
 8000efc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f00:	2204      	movs	r2, #4
 8000f02:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000f04:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000f10:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f16:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f1a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000f1e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000f20:	4b0d      	ldr	r3, [pc, #52]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000f38:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000f44:	4804      	ldr	r0, [pc, #16]	; (8000f58 <MX_CAN2_Init+0x64>)
 8000f46:	f000 feb9 	bl	8001cbc <HAL_CAN_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000f50:	f000 fb4d 	bl	80015ee <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	2000029c 	.word	0x2000029c
 8000f5c:	40006800 	.word	0x40006800

08000f60 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08c      	sub	sp, #48	; 0x30
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 031c 	add.w	r3, r7, #28
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a4b      	ldr	r2, [pc, #300]	; (80010ac <HAL_CAN_MspInit+0x14c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d13e      	bne.n	8001000 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000f82:	4b4b      	ldr	r3, [pc, #300]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	4a49      	ldr	r2, [pc, #292]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 8000f8a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000f8c:	4b48      	ldr	r3, [pc, #288]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d10d      	bne.n	8000fb0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	61bb      	str	r3, [r7, #24]
 8000f98:	4b46      	ldr	r3, [pc, #280]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9c:	4a45      	ldr	r2, [pc, #276]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000f9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fa2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa4:	4b43      	ldr	r3, [pc, #268]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	4b3f      	ldr	r3, [pc, #252]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb8:	4a3e      	ldr	r2, [pc, #248]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc0:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fcc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000fde:	2309      	movs	r3, #9
 8000fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe2:	f107 031c 	add.w	r3, r7, #28
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4833      	ldr	r0, [pc, #204]	; (80010b8 <HAL_CAN_MspInit+0x158>)
 8000fea:	f001 fced 	bl	80029c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	2014      	movs	r0, #20
 8000ff4:	f001 fcb1 	bl	800295a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000ff8:	2014      	movs	r0, #20
 8000ffa:	f001 fcca 	bl	8002992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000ffe:	e050      	b.n	80010a2 <HAL_CAN_MspInit+0x142>
  else if(canHandle->Instance==CAN2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a2d      	ldr	r2, [pc, #180]	; (80010bc <HAL_CAN_MspInit+0x15c>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d14b      	bne.n	80010a2 <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001012:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8001014:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001018:	6413      	str	r3, [r2, #64]	; 0x40
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001026:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	3301      	adds	r3, #1
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 800102e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001030:	4b1f      	ldr	r3, [pc, #124]	; (80010b0 <HAL_CAN_MspInit+0x150>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d10d      	bne.n	8001054 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001040:	4a1c      	ldr	r2, [pc, #112]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8001042:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001046:	6413      	str	r3, [r2, #64]	; 0x40
 8001048:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 800105a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105c:	4a15      	ldr	r2, [pc, #84]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 800105e:	f043 0302 	orr.w	r3, r3, #2
 8001062:	6313      	str	r3, [r2, #48]	; 0x30
 8001064:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <HAL_CAN_MspInit+0x154>)
 8001066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001070:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001076:	2302      	movs	r3, #2
 8001078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107e:	2303      	movs	r3, #3
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001082:	2309      	movs	r3, #9
 8001084:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	4619      	mov	r1, r3
 800108c:	480a      	ldr	r0, [pc, #40]	; (80010b8 <HAL_CAN_MspInit+0x158>)
 800108e:	f001 fc9b 	bl	80029c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	2040      	movs	r0, #64	; 0x40
 8001098:	f001 fc5f 	bl	800295a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800109c:	2040      	movs	r0, #64	; 0x40
 800109e:	f001 fc78 	bl	8002992 <HAL_NVIC_EnableIRQ>
}
 80010a2:	bf00      	nop
 80010a4:	3730      	adds	r7, #48	; 0x30
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40006400 	.word	0x40006400
 80010b0:	200002c4 	.word	0x200002c4
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020400 	.word	0x40020400
 80010bc:	40006800 	.word	0x40006800

080010c0 <CAN_TX>:

uint8_t* AMS0_databytes[8], *AMS1_databytes[8], *AMS3_databytes[8], DIC0_databytes[8] ;
uint32_t RxFifo;

void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t TxData[])
{
 80010c0:	b084      	sub	sp, #16
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	f107 0c10 	add.w	ip, r7, #16
 80010cc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80010d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80010d8:	f107 0010 	add.w	r0, r7, #16
 80010dc:	f000 ff2d 	bl	8001f3a <HAL_CAN_AddTxMessage>
	{

	}
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010ea:	b004      	add	sp, #16
 80010ec:	4770      	bx	lr
	...

080010f0 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 80010f0:	b084      	sub	sp, #16
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b08a      	sub	sp, #40	; 0x28
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 80010fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, RxFifo, &RxHeader, RxData) != HAL_OK)
 8001100:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <CAN_RX+0x40>)
 8001102:	6819      	ldr	r1, [r3, #0]
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	f107 020c 	add.w	r2, r7, #12
 800110a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800110e:	f000 ffe3 	bl	80020d8 <HAL_CAN_GetRxMessage>
	{

	}

	if( RxHeader.StdId == 0x500)
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001118:	d102      	bne.n	8001120 <CAN_RX+0x30>
	{
		DIC0_databytes[8] = RxData[8];
 800111a:	7b3a      	ldrb	r2, [r7, #12]
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <CAN_RX+0x44>)
 800111e:	721a      	strb	r2, [r3, #8]
	}

	// hier kann man weitere Nachrichten zum Empfangen hinzufgen

}
 8001120:	bf00      	nop
 8001122:	3728      	adds	r7, #40	; 0x28
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800112a:	b004      	add	sp, #16
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000330 	.word	0x20000330
 8001134:	20000328 	.word	0x20000328

08001138 <CAN_100>:




void CAN_100()		// CAN Messages transmitted with 100 Hz
{
 8001138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113a:	b08f      	sub	sp, #60	; 0x3c
 800113c:	af0e      	add	r7, sp, #56	; 0x38

	CAN_TX(hcan1, AMS0_header, AMS0_databytes[8]);
 800113e:	4b0f      	ldr	r3, [pc, #60]	; (800117c <CAN_100+0x44>)
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	4e0f      	ldr	r6, [pc, #60]	; (8001180 <CAN_100+0x48>)
 8001144:	930c      	str	r3, [sp, #48]	; 0x30
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <CAN_100+0x4c>)
 8001148:	ac06      	add	r4, sp, #24
 800114a:	461d      	mov	r5, r3
 800114c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800114e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001150:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001154:	e884 0003 	stmia.w	r4, {r0, r1}
 8001158:	466d      	mov	r5, sp
 800115a:	f106 0410 	add.w	r4, r6, #16
 800115e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001162:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001166:	e885 0003 	stmia.w	r5, {r0, r1}
 800116a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800116e:	f7ff ffa7 	bl	80010c0 <CAN_TX>
}
 8001172:	bf00      	nop
 8001174:	3704      	adds	r7, #4
 8001176:	46bd      	mov	sp, r7
 8001178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800117a:	bf00      	nop
 800117c:	200002c8 	.word	0x200002c8
 8001180:	20000274 	.word	0x20000274
 8001184:	20000000 	.word	0x20000000

08001188 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	b091      	sub	sp, #68	; 0x44
 800118c:	af0e      	add	r7, sp, #56	; 0x38
 800118e:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, AMS1_databytes[8]);
 8001190:	4b28      	ldr	r3, [pc, #160]	; (8001234 <CAN_10+0xac>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	4e28      	ldr	r6, [pc, #160]	; (8001238 <CAN_10+0xb0>)
 8001196:	930c      	str	r3, [sp, #48]	; 0x30
 8001198:	4b28      	ldr	r3, [pc, #160]	; (800123c <CAN_10+0xb4>)
 800119a:	ac06      	add	r4, sp, #24
 800119c:	461d      	mov	r5, r3
 800119e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80011aa:	466d      	mov	r5, sp
 80011ac:	f106 0410 	add.w	r4, r6, #16
 80011b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80011bc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011c0:	f7ff ff7e 	bl	80010c0 <CAN_TX>
	CAN_TX(hcan1, AMS2_header, &bms_data[8]);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3308      	adds	r3, #8
 80011c8:	4e1b      	ldr	r6, [pc, #108]	; (8001238 <CAN_10+0xb0>)
 80011ca:	930c      	str	r3, [sp, #48]	; 0x30
 80011cc:	4b1c      	ldr	r3, [pc, #112]	; (8001240 <CAN_10+0xb8>)
 80011ce:	ac06      	add	r4, sp, #24
 80011d0:	461d      	mov	r5, r3
 80011d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011da:	e884 0003 	stmia.w	r4, {r0, r1}
 80011de:	466d      	mov	r5, sp
 80011e0:	f106 0410 	add.w	r4, r6, #16
 80011e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80011f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011f4:	f7ff ff64 	bl	80010c0 <CAN_TX>
	CAN_TX(hcan1, AMS3_header, AMS3_databytes[8]);
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <CAN_10+0xbc>)
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	4e0e      	ldr	r6, [pc, #56]	; (8001238 <CAN_10+0xb0>)
 80011fe:	930c      	str	r3, [sp, #48]	; 0x30
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <CAN_10+0xc0>)
 8001202:	ac06      	add	r4, sp, #24
 8001204:	461d      	mov	r5, r3
 8001206:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001208:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800120e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001212:	466d      	mov	r5, sp
 8001214:	f106 0410 	add.w	r4, r6, #16
 8001218:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800121a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800121c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001220:	e885 0003 	stmia.w	r5, {r0, r1}
 8001224:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001228:	f7ff ff4a 	bl	80010c0 <CAN_TX>
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001234:	200002e8 	.word	0x200002e8
 8001238:	20000274 	.word	0x20000274
 800123c:	20000018 	.word	0x20000018
 8001240:	20000030 	.word	0x20000030
 8001244:	20000308 	.word	0x20000308
 8001248:	20000048 	.word	0x20000048

0800124c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b5e      	ldr	r3, [pc, #376]	; (80013e0 <MX_GPIO_Init+0x194>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	4a5d      	ldr	r2, [pc, #372]	; (80013e0 <MX_GPIO_Init+0x194>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	6313      	str	r3, [r2, #48]	; 0x30
 8001272:	4b5b      	ldr	r3, [pc, #364]	; (80013e0 <MX_GPIO_Init+0x194>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b57      	ldr	r3, [pc, #348]	; (80013e0 <MX_GPIO_Init+0x194>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	4a56      	ldr	r2, [pc, #344]	; (80013e0 <MX_GPIO_Init+0x194>)
 8001288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800128c:	6313      	str	r3, [r2, #48]	; 0x30
 800128e:	4b54      	ldr	r3, [pc, #336]	; (80013e0 <MX_GPIO_Init+0x194>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	4b50      	ldr	r3, [pc, #320]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	4a4f      	ldr	r2, [pc, #316]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6313      	str	r3, [r2, #48]	; 0x30
 80012aa:	4b4d      	ldr	r3, [pc, #308]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	4b49      	ldr	r3, [pc, #292]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a48      	ldr	r2, [pc, #288]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b46      	ldr	r3, [pc, #280]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	603b      	str	r3, [r7, #0]
 80012d6:	4b42      	ldr	r3, [pc, #264]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a41      	ldr	r2, [pc, #260]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012dc:	f043 0308 	orr.w	r3, r3, #8
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b3f      	ldr	r3, [pc, #252]	; (80013e0 <MX_GPIO_Init+0x194>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f003 0308 	and.w	r3, r3, #8
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80012f4:	483b      	ldr	r0, [pc, #236]	; (80013e4 <MX_GPIO_Init+0x198>)
 80012f6:	f001 fd1c 	bl	8002d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WDI_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	f248 0110 	movw	r1, #32784	; 0x8010
 8001300:	4839      	ldr	r0, [pc, #228]	; (80013e8 <MX_GPIO_Init+0x19c>)
 8001302:	f001 fd16 	bl	8002d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);
 8001306:	2201      	movs	r2, #1
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	4837      	ldr	r0, [pc, #220]	; (80013e8 <MX_GPIO_Init+0x19c>)
 800130c:	f001 fd11 	bl	8002d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001316:	4835      	ldr	r0, [pc, #212]	; (80013ec <MX_GPIO_Init+0x1a0>)
 8001318:	f001 fd0b 	bl	8002d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin;
 800131c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001322:	2301      	movs	r3, #1
 8001324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	482b      	ldr	r0, [pc, #172]	; (80013e4 <MX_GPIO_Init+0x198>)
 8001336:	f001 fb47 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = V_VEHI_Pin|V_ACCU_Pin|SC_CLOSING_Pin|SC_STATE_Pin
 800133a:	23f3      	movs	r3, #243	; 0xf3
 800133c:	617b      	str	r3, [r7, #20]
                          |AIR_N_ACT_Pin|AIR_N_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4619      	mov	r1, r3
 800134c:	4825      	ldr	r0, [pc, #148]	; (80013e4 <MX_GPIO_Init+0x198>)
 800134e:	f001 fb3b 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_STATE_Pin|IMD_SAFE_Pin|SC_OPENING_Pin;
 8001352:	2368      	movs	r3, #104	; 0x68
 8001354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	4820      	ldr	r0, [pc, #128]	; (80013e8 <MX_GPIO_Init+0x19c>)
 8001366:	f001 fb2f 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = WDI_Pin|SC_OPEN_Pin|SPI3_CS_Pin;
 800136a:	f248 0390 	movw	r3, #32912	; 0x8090
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4819      	ldr	r0, [pc, #100]	; (80013e8 <MX_GPIO_Init+0x19c>)
 8001384:	f001 fb20 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_ACTIVATE_Pin;
 8001388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800138c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138e:	2301      	movs	r3, #1
 8001390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_ACTIVATE_GPIO_Port, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	4812      	ldr	r0, [pc, #72]	; (80013ec <MX_GPIO_Init+0x1a0>)
 80013a2:	f001 fb11 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DANGER_V_Pin|AIR_P_ACT_Pin|AIR_P_INT_Pin;
 80013a6:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 80013aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	480c      	ldr	r0, [pc, #48]	; (80013ec <MX_GPIO_Init+0x1a0>)
 80013bc:	f001 fb04 	bl	80029c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PCHRG_ACT_Pin;
 80013c0:	2304      	movs	r3, #4
 80013c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PCHRG_ACT_GPIO_Port, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4807      	ldr	r0, [pc, #28]	; (80013f0 <MX_GPIO_Init+0x1a4>)
 80013d4:	f001 faf8 	bl	80029c8 <HAL_GPIO_Init>

}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	; 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40020800 	.word	0x40020800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020c00 	.word	0x40020c00

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f8:	f000 fbce 	bl	8001b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fc:	f000 f8b0 	bl	8001560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001400:	f7ff ff24 	bl	800124c <MX_GPIO_Init>
  MX_SPI3_Init();
 8001404:	f000 f8f8 	bl	80015f8 <MX_SPI3_Init>
  MX_TIM2_Init();
 8001408:	f000 faa6 	bl	8001958 <MX_TIM2_Init>
  MX_CAN1_Init();
 800140c:	f7ff fd3c 	bl	8000e88 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001410:	f7ff fd70 	bl	8000ef4 <MX_CAN2_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001414:	f000 fb12 	bl	8001a3c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8001418:	4846      	ldr	r0, [pc, #280]	; (8001534 <main+0x140>)
 800141a:	f000 fd4a 	bl	8001eb2 <HAL_CAN_Start>





  	  TxHeader.DLC = 8;
 800141e:	4b46      	ldr	r3, [pc, #280]	; (8001538 <main+0x144>)
 8001420:	2208      	movs	r2, #8
 8001422:	611a      	str	r2, [r3, #16]
  	  TxHeader.IDE = CAN_ID_STD;
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <main+0x144>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  	  TxHeader.RTR = CAN_RTR_DATA;
 800142a:	4b43      	ldr	r3, [pc, #268]	; (8001538 <main+0x144>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
  	  TxHeader.StdId = 0x203;
 8001430:	4b41      	ldr	r3, [pc, #260]	; (8001538 <main+0x144>)
 8001432:	f240 2203 	movw	r2, #515	; 0x203
 8001436:	601a      	str	r2, [r3, #0]
   	uint32_t				datacheck;
   	*/
   //	uint32_t now = 0, last_blink = 0, last_tx = 0, error =0, last_rx =0, datacheck =0;


   	TxData[0]= 0;
 8001438:	4b40      	ldr	r3, [pc, #256]	; (800153c <main+0x148>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
   	TxData[1]= 0xFF;
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <main+0x148>)
 8001440:	22ff      	movs	r2, #255	; 0xff
 8001442:	705a      	strb	r2, [r3, #1]
   	TxData[2]= 0xFF;
 8001444:	4b3d      	ldr	r3, [pc, #244]	; (800153c <main+0x148>)
 8001446:	22ff      	movs	r2, #255	; 0xff
 8001448:	709a      	strb	r2, [r3, #2]
   	TxData[3]= 0xFF;
 800144a:	4b3c      	ldr	r3, [pc, #240]	; (800153c <main+0x148>)
 800144c:	22ff      	movs	r2, #255	; 0xff
 800144e:	70da      	strb	r2, [r3, #3]
   	TxData[4]= 0xFF;
 8001450:	4b3a      	ldr	r3, [pc, #232]	; (800153c <main+0x148>)
 8001452:	22ff      	movs	r2, #255	; 0xff
 8001454:	711a      	strb	r2, [r3, #4]
   	TxData[5]= 0xFF;
 8001456:	4b39      	ldr	r3, [pc, #228]	; (800153c <main+0x148>)
 8001458:	22ff      	movs	r2, #255	; 0xff
 800145a:	715a      	strb	r2, [r3, #5]
   	TxData[6]= 0xFF;
 800145c:	4b37      	ldr	r3, [pc, #220]	; (800153c <main+0x148>)
 800145e:	22ff      	movs	r2, #255	; 0xff
 8001460:	719a      	strb	r2, [r3, #6]
   	TxData[7]= 0xFF;
 8001462:	4b36      	ldr	r3, [pc, #216]	; (800153c <main+0x148>)
 8001464:	22ff      	movs	r2, #255	; 0xff
 8001466:	71da      	strb	r2, [r3, #7]

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001468:	2102      	movs	r1, #2
 800146a:	4832      	ldr	r0, [pc, #200]	; (8001534 <main+0x140>)
 800146c:	f000 ff55 	bl	800231a <HAL_CAN_ActivateNotification>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <main+0x86>
    {
  	  Error_Handler();
 8001476:	f000 f8ba 	bl	80015ee <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 800147a:	4b31      	ldr	r3, [pc, #196]	; (8001540 <main+0x14c>)
 800147c:	4a2f      	ldr	r2, [pc, #188]	; (800153c <main+0x148>)
 800147e:	492e      	ldr	r1, [pc, #184]	; (8001538 <main+0x144>)
 8001480:	482c      	ldr	r0, [pc, #176]	; (8001534 <main+0x140>)
 8001482:	f000 fd5a 	bl	8001f3a <HAL_CAN_AddTxMessage>
	  	  sc_closed =HAL_GPIO_ReadPin(GPIOC,AIR_N_INT_Pin);
 8001486:	2180      	movs	r1, #128	; 0x80
 8001488:	482e      	ldr	r0, [pc, #184]	; (8001544 <main+0x150>)
 800148a:	f001 fc3b 	bl	8002d04 <HAL_GPIO_ReadPin>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b2d      	ldr	r3, [pc, #180]	; (8001548 <main+0x154>)
 8001494:	701a      	strb	r2, [r3, #0]
	  	  if (sc_closed ==0 && TxData[0] == 1)
 8001496:	4b2c      	ldr	r3, [pc, #176]	; (8001548 <main+0x154>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d115      	bne.n	80014ca <main+0xd6>
 800149e:	4b27      	ldr	r3, [pc, #156]	; (800153c <main+0x148>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d111      	bne.n	80014ca <main+0xd6>
	  	  {
	  		  sc_error =1;
 80014a6:	4b29      	ldr	r3, [pc, #164]	; (800154c <main+0x158>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
	  		 HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b2:	4827      	ldr	r0, [pc, #156]	; (8001550 <main+0x15c>)
 80014b4:	f001 fc3d 	bl	8002d32 <HAL_GPIO_WritePin>
	  		 HAL_GPIO_WritePin(GPIOC,AIR_P_SW_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014be:	4821      	ldr	r0, [pc, #132]	; (8001544 <main+0x150>)
 80014c0:	f001 fc37 	bl	8002d32 <HAL_GPIO_WritePin>
	  		 TxData[0]= 0;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <main+0x148>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
	  	  }
	  	 // HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);

	  	 if (datacheck)
 80014ca:	4b22      	ldr	r3, [pc, #136]	; (8001554 <main+0x160>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d022      	beq.n	8001518 <main+0x124>
	  	{
	  	 HAL_GPIO_TogglePin(GPIOC, LED_RD_Pin);
 80014d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d6:	481b      	ldr	r0, [pc, #108]	; (8001544 <main+0x150>)
 80014d8:	f001 fc43 	bl	8002d62 <HAL_GPIO_TogglePin>
	  	 datacheck =0;
 80014dc:	4b1d      	ldr	r3, [pc, #116]	; (8001554 <main+0x160>)
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]

			 if (sc_error == 0)
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <main+0x158>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d116      	bne.n	8001518 <main+0x124>
			 {
				 if (RxData[0]>= 1)
 80014ea:	4b1b      	ldr	r3, [pc, #108]	; (8001558 <main+0x164>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d008      	beq.n	8001504 <main+0x110>
				 {

					 HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014f8:	4815      	ldr	r0, [pc, #84]	; (8001550 <main+0x15c>)
 80014fa:	f001 fc1a 	bl	8002d32 <HAL_GPIO_WritePin>
					 TxData[0] = 1;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <main+0x148>)
 8001500:	2201      	movs	r2, #1
 8001502:	701a      	strb	r2, [r3, #0]

				 }

				 if (RxData[1]>= 1)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <main+0x164>)
 8001506:	785b      	ldrb	r3, [r3, #1]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <main+0x124>
				 {
					 HAL_GPIO_WritePin(GPIOC,AIR_P_SW_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001512:	480c      	ldr	r0, [pc, #48]	; (8001544 <main+0x150>)
 8001514:	f001 fc0d 	bl	8002d32 <HAL_GPIO_WritePin>
				 }
			}
	  	}
	  	 HAL_Delay(100);
 8001518:	2064      	movs	r0, #100	; 0x64
 800151a:	f000 fbab 	bl	8001c74 <HAL_Delay>

	// }



	 HAL_GPIO_TogglePin(GPIOA, WDI_Pin);
 800151e:	2110      	movs	r1, #16
 8001520:	480e      	ldr	r0, [pc, #56]	; (800155c <main+0x168>)
 8001522:	f001 fc1e 	bl	8002d62 <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);
 8001526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800152a:	4806      	ldr	r0, [pc, #24]	; (8001544 <main+0x150>)
 800152c:	f001 fc19 	bl	8002d62 <HAL_GPIO_TogglePin>
	  	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001530:	e7a3      	b.n	800147a <main+0x86>
 8001532:	bf00      	nop
 8001534:	20000274 	.word	0x20000274
 8001538:	20000334 	.word	0x20000334
 800153c:	2000034c 	.word	0x2000034c
 8001540:	2000035c 	.word	0x2000035c
 8001544:	40020800 	.word	0x40020800
 8001548:	20000365 	.word	0x20000365
 800154c:	20000364 	.word	0x20000364
 8001550:	40020400 	.word	0x40020400
 8001554:	20000360 	.word	0x20000360
 8001558:	20000354 	.word	0x20000354
 800155c:	40020000 	.word	0x40020000

08001560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b092      	sub	sp, #72	; 0x48
 8001564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001566:	f107 0318 	add.w	r3, r7, #24
 800156a:	2230      	movs	r2, #48	; 0x30
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fec1 	bl	80052f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
 8001580:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001582:	2302      	movs	r3, #2
 8001584:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001586:	2301      	movs	r3, #1
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800158a:	2310      	movs	r3, #16
 800158c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158e:	2302      	movs	r3, #2
 8001590:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001592:	2300      	movs	r3, #0
 8001594:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001596:	2308      	movs	r3, #8
 8001598:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 800159a:	23c0      	movs	r3, #192	; 0xc0
 800159c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800159e:	2304      	movs	r3, #4
 80015a0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80015a2:	2308      	movs	r3, #8
 80015a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a6:	f107 0318 	add.w	r3, r7, #24
 80015aa:	4618      	mov	r0, r3
 80015ac:	f001 fd10 	bl	8002fd0 <HAL_RCC_OscConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80015b6:	f000 f81a 	bl	80015ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ba:	230f      	movs	r3, #15
 80015bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015be:	2302      	movs	r3, #2
 80015c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2103      	movs	r1, #3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f001 ff4e 	bl	8003478 <HAL_RCC_ClockConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80015e2:	f000 f804 	bl	80015ee <Error_Handler>
  }
}
 80015e6:	bf00      	nop
 80015e8:	3748      	adds	r7, #72	; 0x48
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f2:	b672      	cpsid	i
}
 80015f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <Error_Handler+0x8>

080015f8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80015fc:	4b17      	ldr	r3, [pc, #92]	; (800165c <MX_SPI3_Init+0x64>)
 80015fe:	4a18      	ldr	r2, [pc, #96]	; (8001660 <MX_SPI3_Init+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <MX_SPI3_Init+0x64>)
 8001604:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001608:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800160a:	4b14      	ldr	r3, [pc, #80]	; (800165c <MX_SPI3_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_SPI3_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_SPI3_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_SPI3_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_SPI3_Init+0x64>)
 8001624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001628:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_SPI3_Init+0x64>)
 800162c:	2220      	movs	r2, #32
 800162e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_SPI3_Init+0x64>)
 8001632:	2200      	movs	r2, #0
 8001634:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_SPI3_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_SPI3_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_SPI3_Init+0x64>)
 8001644:	220a      	movs	r2, #10
 8001646:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_SPI3_Init+0x64>)
 800164a:	f002 f8c7 	bl	80037dc <HAL_SPI_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001654:	f7ff ffcb 	bl	80015ee <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000368 	.word	0x20000368
 8001660:	40003c00 	.word	0x40003c00

08001664 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a19      	ldr	r2, [pc, #100]	; (80016e8 <HAL_SPI_MspInit+0x84>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d12c      	bne.n	80016e0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	613b      	str	r3, [r7, #16]
 800168a:	4b18      	ldr	r3, [pc, #96]	; (80016ec <HAL_SPI_MspInit+0x88>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	4a17      	ldr	r2, [pc, #92]	; (80016ec <HAL_SPI_MspInit+0x88>)
 8001690:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001694:	6413      	str	r3, [r2, #64]	; 0x40
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <HAL_SPI_MspInit+0x88>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a10      	ldr	r2, [pc, #64]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <HAL_SPI_MspInit+0x88>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80016be:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016cc:	2303      	movs	r3, #3
 80016ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016d0:	2306      	movs	r3, #6
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <HAL_SPI_MspInit+0x8c>)
 80016dc:	f001 f974 	bl	80029c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80016e0:	bf00      	nop
 80016e2:	3728      	adds	r7, #40	; 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40003c00 	.word	0x40003c00
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020800 	.word	0x40020800

080016f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	4b0f      	ldr	r3, [pc, #60]	; (800173c <HAL_MspInit+0x48>)
 8001700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <HAL_MspInit+0x48>)
 8001704:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001708:	6453      	str	r3, [r2, #68]	; 0x44
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <HAL_MspInit+0x48>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001712:	607b      	str	r3, [r7, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <HAL_MspInit+0x48>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	4a07      	ldr	r2, [pc, #28]	; (800173c <HAL_MspInit+0x48>)
 8001720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001724:	6413      	str	r3, [r2, #64]	; 0x40
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <HAL_MspInit+0x48>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172e:	603b      	str	r3, [r7, #0]
 8001730:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	40023800 	.word	0x40023800

08001740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001744:	e7fe      	b.n	8001744 <NMI_Handler+0x4>

08001746 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174a:	e7fe      	b.n	800174a <HardFault_Handler+0x4>

0800174c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <MemManage_Handler+0x4>

08001752 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001756:	e7fe      	b.n	8001756 <BusFault_Handler+0x4>

08001758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <UsageFault_Handler+0x4>

0800175e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr

0800176a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr

08001782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001786:	f000 fa59 	bl	8001c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <CAN1_RX0_IRQHandler+0x10>)
 8001796:	f000 fde5 	bl	8002364 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000274 	.word	0x20000274

080017a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <TIM2_IRQHandler+0x10>)
 80017aa:	f002 f8ef 	bl	800398c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200003c4 	.word	0x200003c4

080017b8 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <CAN2_RX0_IRQHandler+0x10>)
 80017be:	f000 fdd1 	bl	8002364 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	2000029c 	.word	0x2000029c

080017cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return 1;
 80017d0:	2301      	movs	r3, #1
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <_kill>:

int _kill(int pid, int sig)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017e4:	f003 fdea 	bl	80053bc <__errno>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2216      	movs	r2, #22
 80017ec:	601a      	str	r2, [r3, #0]
  return -1;
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_exit>:

void _exit (int status)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001802:	f04f 31ff 	mov.w	r1, #4294967295
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffe7 	bl	80017da <_kill>
  while (1) {}    /* Make sure we hang here */
 800180c:	e7fe      	b.n	800180c <_exit+0x12>

0800180e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b086      	sub	sp, #24
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	e00a      	b.n	8001836 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001820:	f3af 8000 	nop.w
 8001824:	4601      	mov	r1, r0
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	60ba      	str	r2, [r7, #8]
 800182c:	b2ca      	uxtb	r2, r1
 800182e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	3301      	adds	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	429a      	cmp	r2, r3
 800183c:	dbf0      	blt.n	8001820 <_read+0x12>
  }

  return len;
 800183e:	687b      	ldr	r3, [r7, #4]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e009      	b.n	800186e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	60ba      	str	r2, [r7, #8]
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	3301      	adds	r3, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697a      	ldr	r2, [r7, #20]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	429a      	cmp	r2, r3
 8001874:	dbf1      	blt.n	800185a <_write+0x12>
  }
  return len;
 8001876:	687b      	ldr	r3, [r7, #4]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <_close>:

int _close(int file)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001888:	f04f 33ff 	mov.w	r3, #4294967295
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018a6:	605a      	str	r2, [r3, #4]
  return 0;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <_isatty>:

int _isatty(int file)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018bc:	2301      	movs	r3, #1
}
 80018be:	4618      	mov	r0, r3
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e8:	4a14      	ldr	r2, [pc, #80]	; (800193c <_sbrk+0x5c>)
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <_sbrk+0x60>)
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <_sbrk+0x64>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	; (8001948 <_sbrk+0x68>)
 8001900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	429a      	cmp	r2, r3
 800190e:	d207      	bcs.n	8001920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001910:	f003 fd54 	bl	80053bc <__errno>
 8001914:	4603      	mov	r3, r0
 8001916:	220c      	movs	r2, #12
 8001918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
 800191e:	e009      	b.n	8001934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <_sbrk+0x64>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001926:	4b07      	ldr	r3, [pc, #28]	; (8001944 <_sbrk+0x64>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	4a05      	ldr	r2, [pc, #20]	; (8001944 <_sbrk+0x64>)
 8001930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	2000c000 	.word	0x2000c000
 8001940:	00000400 	.word	0x00000400
 8001944:	200003c0 	.word	0x200003c0
 8001948:	20000a60 	.word	0x20000a60

0800194c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800195e:	f107 0308 	add.w	r3, r7, #8
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001974:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <MX_TIM2_Init+0x94>)
 8001976:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800197a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 800197c:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <MX_TIM2_Init+0x94>)
 800197e:	2230      	movs	r2, #48	; 0x30
 8001980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b1a      	ldr	r3, [pc, #104]	; (80019ec <MX_TIM2_Init+0x94>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001988:	4b18      	ldr	r3, [pc, #96]	; (80019ec <MX_TIM2_Init+0x94>)
 800198a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800198e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b16      	ldr	r3, [pc, #88]	; (80019ec <MX_TIM2_Init+0x94>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <MX_TIM2_Init+0x94>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800199c:	4813      	ldr	r0, [pc, #76]	; (80019ec <MX_TIM2_Init+0x94>)
 800199e:	f001 ffa6 	bl	80038ee <HAL_TIM_Base_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80019a8:	f7ff fe21 	bl	80015ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	4619      	mov	r1, r3
 80019b8:	480c      	ldr	r0, [pc, #48]	; (80019ec <MX_TIM2_Init+0x94>)
 80019ba:	f002 f8ef 	bl	8003b9c <HAL_TIM_ConfigClockSource>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80019c4:	f7ff fe13 	bl	80015ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019d0:	463b      	mov	r3, r7
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_TIM2_Init+0x94>)
 80019d6:	f002 fb01 	bl	8003fdc <HAL_TIMEx_MasterConfigSynchronization>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019e0:	f7ff fe05 	bl	80015ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	200003c4 	.word	0x200003c4

080019f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a00:	d115      	bne.n	8001a2e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <HAL_TIM_Base_MspInit+0x48>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <HAL_TIM_Base_MspInit+0x48>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6413      	str	r3, [r2, #64]	; 0x40
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <HAL_TIM_Base_MspInit+0x48>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2100      	movs	r1, #0
 8001a22:	201c      	movs	r0, #28
 8001a24:	f000 ff99 	bl	800295a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a28:	201c      	movs	r0, #28
 8001a2a:	f000 ffb2 	bl	8002992 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800

08001a3c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001a46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a50:	2202      	movs	r2, #2
 8001a52:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001a54:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a72:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001a78:	4804      	ldr	r0, [pc, #16]	; (8001a8c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001a7a:	f001 f98b 	bl	8002d94 <HAL_PCD_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8001a84:	f7ff fdb3 	bl	80015ee <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	2000040c 	.word	0x2000040c

08001a90 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ab0:	d13f      	bne.n	8001b32 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	4a20      	ldr	r2, [pc, #128]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ace:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4817      	ldr	r0, [pc, #92]	; (8001b40 <HAL_PCD_MspInit+0xb0>)
 8001ae4:	f000 ff70 	bl	80029c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ae8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	2303      	movs	r3, #3
 8001af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001afa:	230a      	movs	r3, #10
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	480e      	ldr	r0, [pc, #56]	; (8001b40 <HAL_PCD_MspInit+0xb0>)
 8001b06:	f000 ff5f 	bl	80029c8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b14:	6353      	str	r3, [r2, #52]	; 0x34
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b24:	6453      	str	r3, [r2, #68]	; 0x44
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_PCD_MspInit+0xac>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001b32:	bf00      	nop
 8001b34:	3728      	adds	r7, #40	; 0x28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40020000 	.word	0x40020000

08001b44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001b48:	f7ff ff00 	bl	800194c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b4c:	480c      	ldr	r0, [pc, #48]	; (8001b80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b4e:	490d      	ldr	r1, [pc, #52]	; (8001b84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b50:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b54:	e002      	b.n	8001b5c <LoopCopyDataInit>

08001b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5a:	3304      	adds	r3, #4

08001b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b60:	d3f9      	bcc.n	8001b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b62:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b64:	4c0a      	ldr	r4, [pc, #40]	; (8001b90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b68:	e001      	b.n	8001b6e <LoopFillZerobss>

08001b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b6c:	3204      	adds	r2, #4

08001b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b70:	d3fb      	bcc.n	8001b6a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b72:	f003 fc29 	bl	80053c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b76:	f7ff fc3d 	bl	80013f4 <main>
  bx  lr    
 8001b7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b7c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b84:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8001b88:	080073c4 	.word	0x080073c4
  ldr r2, =_sbss
 8001b8c:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8001b90:	20000a60 	.word	0x20000a60

08001b94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b94:	e7fe      	b.n	8001b94 <ADC_IRQHandler>
	...

08001b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0d      	ldr	r2, [pc, #52]	; (8001bd8 <HAL_Init+0x40>)
 8001ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <HAL_Init+0x40>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <HAL_Init+0x40>)
 8001bae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <HAL_Init+0x40>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <HAL_Init+0x40>)
 8001bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc0:	2003      	movs	r0, #3
 8001bc2:	f000 febf 	bl	8002944 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bc6:	200f      	movs	r0, #15
 8001bc8:	f000 f808 	bl	8001bdc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001bcc:	f7ff fd92 	bl	80016f4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023c00 	.word	0x40023c00

08001bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be4:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <HAL_InitTick+0x54>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_InitTick+0x58>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 fed7 	bl	80029ae <HAL_SYSTICK_Config>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00e      	b.n	8001c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b0f      	cmp	r3, #15
 8001c0e:	d80a      	bhi.n	8001c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c10:	2200      	movs	r2, #0
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f000 fe9f 	bl	800295a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <HAL_InitTick+0x5c>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	e000      	b.n	8001c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000060 	.word	0x20000060
 8001c34:	20000068 	.word	0x20000068
 8001c38:	20000064 	.word	0x20000064

08001c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <HAL_IncTick+0x1c>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <HAL_IncTick+0x20>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <HAL_IncTick+0x20>)
 8001c4e:	6013      	str	r3, [r2, #0]
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr
 8001c58:	20000068 	.word	0x20000068
 8001c5c:	20000910 	.word	0x20000910

08001c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return uwTick;
 8001c64:	4b02      	ldr	r3, [pc, #8]	; (8001c70 <HAL_GetTick+0x10>)
 8001c66:	681b      	ldr	r3, [r3, #0]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr
 8001c70:	20000910 	.word	0x20000910

08001c74 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c7c:	f7ff fff0 	bl	8001c60 <HAL_GetTick>
 8001c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8c:	d005      	beq.n	8001c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_Delay+0x44>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c9a:	bf00      	nop
 8001c9c:	f7ff ffe0 	bl	8001c60 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d8f7      	bhi.n	8001c9c <HAL_Delay+0x28>
  {
  }
}
 8001cac:	bf00      	nop
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000068 	.word	0x20000068

08001cbc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e0ed      	b.n	8001eaa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d102      	bne.n	8001ce0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff f940 	bl	8000f60 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0201 	orr.w	r2, r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cf0:	f7ff ffb6 	bl	8001c60 <HAL_GetTick>
 8001cf4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cf6:	e012      	b.n	8001d1e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cf8:	f7ff ffb2 	bl	8001c60 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b0a      	cmp	r3, #10
 8001d04:	d90b      	bls.n	8001d1e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2205      	movs	r2, #5
 8001d16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e0c5      	b.n	8001eaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0e5      	beq.n	8001cf8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f022 0202 	bic.w	r2, r2, #2
 8001d3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d3c:	f7ff ff90 	bl	8001c60 <HAL_GetTick>
 8001d40:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d42:	e012      	b.n	8001d6a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d44:	f7ff ff8c 	bl	8001c60 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b0a      	cmp	r3, #10
 8001d50:	d90b      	bls.n	8001d6a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d56:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2205      	movs	r2, #5
 8001d62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e09f      	b.n	8001eaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1e5      	bne.n	8001d44 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	7e1b      	ldrb	r3, [r3, #24]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d108      	bne.n	8001d92 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	e007      	b.n	8001da2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001da0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	7e5b      	ldrb	r3, [r3, #25]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d108      	bne.n	8001dbc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	e007      	b.n	8001dcc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	7e9b      	ldrb	r3, [r3, #26]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d108      	bne.n	8001de6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0220 	orr.w	r2, r2, #32
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e007      	b.n	8001df6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0220 	bic.w	r2, r2, #32
 8001df4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	7edb      	ldrb	r3, [r3, #27]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d108      	bne.n	8001e10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0210 	bic.w	r2, r2, #16
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e007      	b.n	8001e20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f042 0210 	orr.w	r2, r2, #16
 8001e1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7f1b      	ldrb	r3, [r3, #28]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d108      	bne.n	8001e3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0208 	orr.w	r2, r2, #8
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	e007      	b.n	8001e4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 0208 	bic.w	r2, r2, #8
 8001e48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7f5b      	ldrb	r3, [r3, #29]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d108      	bne.n	8001e64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 0204 	orr.w	r2, r2, #4
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	e007      	b.n	8001e74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0204 	bic.w	r2, r2, #4
 8001e72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	431a      	orrs	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	695b      	ldr	r3, [r3, #20]
 8001e88:	ea42 0103 	orr.w	r1, r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	1e5a      	subs	r2, r3, #1
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b084      	sub	sp, #16
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d12e      	bne.n	8001f24 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2202      	movs	r2, #2
 8001eca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0201 	bic.w	r2, r2, #1
 8001edc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ede:	f7ff febf 	bl	8001c60 <HAL_GetTick>
 8001ee2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ee4:	e012      	b.n	8001f0c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ee6:	f7ff febb 	bl	8001c60 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b0a      	cmp	r3, #10
 8001ef2:	d90b      	bls.n	8001f0c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2205      	movs	r2, #5
 8001f04:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e012      	b.n	8001f32 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1e5      	bne.n	8001ee6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	e006      	b.n	8001f32 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
  }
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b089      	sub	sp, #36	; 0x24
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	60f8      	str	r0, [r7, #12]
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	607a      	str	r2, [r7, #4]
 8001f46:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f58:	7ffb      	ldrb	r3, [r7, #31]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d003      	beq.n	8001f66 <HAL_CAN_AddTxMessage+0x2c>
 8001f5e:	7ffb      	ldrb	r3, [r7, #31]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	f040 80ad 	bne.w	80020c0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10a      	bne.n	8001f86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d105      	bne.n	8001f86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 8095 	beq.w	80020b0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	0e1b      	lsrs	r3, r3, #24
 8001f8a:	f003 0303 	and.w	r3, r3, #3
 8001f8e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001f90:	2201      	movs	r2, #1
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	409a      	lsls	r2, r3
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d10d      	bne.n	8001fbe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001fac:	68f9      	ldr	r1, [r7, #12]
 8001fae:	6809      	ldr	r1, [r1, #0]
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3318      	adds	r3, #24
 8001fb6:	011b      	lsls	r3, r3, #4
 8001fb8:	440b      	add	r3, r1
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	e00f      	b.n	8001fde <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fc8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fce:	68f9      	ldr	r1, [r7, #12]
 8001fd0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001fd2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	3318      	adds	r3, #24
 8001fd8:	011b      	lsls	r3, r3, #4
 8001fda:	440b      	add	r3, r1
 8001fdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6819      	ldr	r1, [r3, #0]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	691a      	ldr	r2, [r3, #16]
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	3318      	adds	r3, #24
 8001fea:	011b      	lsls	r3, r3, #4
 8001fec:	440b      	add	r3, r1
 8001fee:	3304      	adds	r3, #4
 8001ff0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	7d1b      	ldrb	r3, [r3, #20]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d111      	bne.n	800201e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	3318      	adds	r3, #24
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	4413      	add	r3, r2
 8002006:	3304      	adds	r3, #4
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	6811      	ldr	r1, [r2, #0]
 800200e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3318      	adds	r3, #24
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	440b      	add	r3, r1
 800201a:	3304      	adds	r3, #4
 800201c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3307      	adds	r3, #7
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	061a      	lsls	r2, r3, #24
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3306      	adds	r3, #6
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	041b      	lsls	r3, r3, #16
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3305      	adds	r3, #5
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	4313      	orrs	r3, r2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	3204      	adds	r2, #4
 800203e:	7812      	ldrb	r2, [r2, #0]
 8002040:	4610      	mov	r0, r2
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	6811      	ldr	r1, [r2, #0]
 8002046:	ea43 0200 	orr.w	r2, r3, r0
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	011b      	lsls	r3, r3, #4
 800204e:	440b      	add	r3, r1
 8002050:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002054:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3303      	adds	r3, #3
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	061a      	lsls	r2, r3, #24
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3302      	adds	r3, #2
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	041b      	lsls	r3, r3, #16
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3301      	adds	r3, #1
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	021b      	lsls	r3, r3, #8
 8002070:	4313      	orrs	r3, r2
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	7812      	ldrb	r2, [r2, #0]
 8002076:	4610      	mov	r0, r2
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	6811      	ldr	r1, [r2, #0]
 800207c:	ea43 0200 	orr.w	r2, r3, r0
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	440b      	add	r3, r1
 8002086:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800208a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3318      	adds	r3, #24
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	4413      	add	r3, r2
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	6811      	ldr	r1, [r2, #0]
 800209e:	f043 0201 	orr.w	r2, r3, #1
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3318      	adds	r3, #24
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	440b      	add	r3, r1
 80020aa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	e00e      	b.n	80020ce <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e006      	b.n	80020ce <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
  }
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3724      	adds	r7, #36	; 0x24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80020d8:	b480      	push	{r7}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
 80020e4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ec:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80020ee:	7dfb      	ldrb	r3, [r7, #23]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d003      	beq.n	80020fc <HAL_CAN_GetRxMessage+0x24>
 80020f4:	7dfb      	ldrb	r3, [r7, #23]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	f040 8103 	bne.w	8002302 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10e      	bne.n	8002120 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b00      	cmp	r3, #0
 800210e:	d116      	bne.n	800213e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002114:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e0f7      	b.n	8002310 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d107      	bne.n	800213e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002132:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e0e8      	b.n	8002310 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	331b      	adds	r3, #27
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	4413      	add	r3, r2
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0204 	and.w	r2, r3, #4
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d10c      	bne.n	8002176 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	331b      	adds	r3, #27
 8002164:	011b      	lsls	r3, r3, #4
 8002166:	4413      	add	r3, r2
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	0d5b      	lsrs	r3, r3, #21
 800216c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	e00b      	b.n	800218e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	331b      	adds	r3, #27
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	4413      	add	r3, r2
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	08db      	lsrs	r3, r3, #3
 8002186:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	331b      	adds	r3, #27
 8002196:	011b      	lsls	r3, r3, #4
 8002198:	4413      	add	r3, r2
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0202 	and.w	r2, r3, #2
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	331b      	adds	r3, #27
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	4413      	add	r3, r2
 80021b0:	3304      	adds	r3, #4
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2208      	movs	r2, #8
 80021c0:	611a      	str	r2, [r3, #16]
 80021c2:	e00b      	b.n	80021dc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	331b      	adds	r3, #27
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 020f 	and.w	r2, r3, #15
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	331b      	adds	r3, #27
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	4413      	add	r3, r2
 80021e8:	3304      	adds	r3, #4
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	331b      	adds	r3, #27
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	4413      	add	r3, r2
 8002200:	3304      	adds	r3, #4
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0c1b      	lsrs	r3, r3, #16
 8002206:	b29a      	uxth	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	4413      	add	r3, r2
 8002216:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	b2da      	uxtb	r2, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	4413      	add	r3, r2
 800222c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0a1a      	lsrs	r2, r3, #8
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	3301      	adds	r3, #1
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	011b      	lsls	r3, r3, #4
 8002244:	4413      	add	r3, r2
 8002246:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	0c1a      	lsrs	r2, r3, #16
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	3302      	adds	r3, #2
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	011b      	lsls	r3, r3, #4
 800225e:	4413      	add	r3, r2
 8002260:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	0e1a      	lsrs	r2, r3, #24
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	3303      	adds	r3, #3
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	011b      	lsls	r3, r3, #4
 8002278:	4413      	add	r3, r2
 800227a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	3304      	adds	r3, #4
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	4413      	add	r3, r2
 8002292:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	0a1a      	lsrs	r2, r3, #8
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	3305      	adds	r3, #5
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	4413      	add	r3, r2
 80022ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	0c1a      	lsrs	r2, r3, #16
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	3306      	adds	r3, #6
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	4413      	add	r3, r2
 80022c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e1a      	lsrs	r2, r3, #24
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	3307      	adds	r3, #7
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d108      	bne.n	80022ee <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0220 	orr.w	r2, r2, #32
 80022ea:	60da      	str	r2, [r3, #12]
 80022ec:	e007      	b.n	80022fe <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0220 	orr.w	r2, r2, #32
 80022fc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e006      	b.n	8002310 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002306:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
  }
}
 8002310:	4618      	mov	r0, r3
 8002312:	371c      	adds	r7, #28
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr

0800231a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800231a:	b480      	push	{r7}
 800231c:	b085      	sub	sp, #20
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
 8002322:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 3020 	ldrb.w	r3, [r3, #32]
 800232a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d002      	beq.n	8002338 <HAL_CAN_ActivateNotification+0x1e>
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d109      	bne.n	800234c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6959      	ldr	r1, [r3, #20]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	430a      	orrs	r2, r1
 8002346:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	e006      	b.n	800235a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002350:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
  }
}
 800235a:	4618      	mov	r0, r3
 800235c:	3714      	adds	r7, #20
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	; 0x28
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800236c:	2300      	movs	r3, #0
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d07c      	beq.n	80024a4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d023      	beq.n	80023fc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2201      	movs	r2, #1
 80023ba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f983 	bl	80026d2 <HAL_CAN_TxMailbox0CompleteCallback>
 80023cc:	e016      	b.n	80023fc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023de:	627b      	str	r3, [r7, #36]	; 0x24
 80023e0:	e00c      	b.n	80023fc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	f003 0308 	and.w	r3, r3, #8
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d004      	beq.n	80023f6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80023ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023f2:	627b      	str	r3, [r7, #36]	; 0x24
 80023f4:	e002      	b.n	80023fc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f986 	bl	8002708 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002402:	2b00      	cmp	r3, #0
 8002404:	d024      	beq.n	8002450 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800240e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f962 	bl	80026e4 <HAL_CAN_TxMailbox1CompleteCallback>
 8002420:	e016      	b.n	8002450 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d004      	beq.n	8002436 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
 8002434:	e00c      	b.n	8002450 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800243c:	2b00      	cmp	r3, #0
 800243e:	d004      	beq.n	800244a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
 8002448:	e002      	b.n	8002450 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f965 	bl	800271a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d024      	beq.n	80024a4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002462:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f941 	bl	80026f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002474:	e016      	b.n	80024a4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d004      	beq.n	800248a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
 8002488:	e00c      	b.n	80024a4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d004      	beq.n	800249e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249a:	627b      	str	r3, [r7, #36]	; 0x24
 800249c:	e002      	b.n	80024a4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f944 	bl	800272c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	f003 0308 	and.w	r3, r3, #8
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00c      	beq.n	80024c8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d007      	beq.n	80024c8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2210      	movs	r2, #16
 80024c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	f003 0304 	and.w	r3, r3, #4
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00b      	beq.n	80024ea <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f003 0308 	and.w	r3, r3, #8
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d006      	beq.n	80024ea <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2208      	movs	r2, #8
 80024e2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f92a 	bl	800273e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d009      	beq.n	8002508 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d002      	beq.n	8002508 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe fca8 	bl	8000e58 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002508:	6a3b      	ldr	r3, [r7, #32]
 800250a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00c      	beq.n	800252c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	f003 0310 	and.w	r3, r3, #16
 8002518:	2b00      	cmp	r3, #0
 800251a:	d007      	beq.n	800252c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002522:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2210      	movs	r2, #16
 800252a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800252c:	6a3b      	ldr	r3, [r7, #32]
 800252e:	f003 0320 	and.w	r3, r3, #32
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00b      	beq.n	800254e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2208      	movs	r2, #8
 8002546:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f90a 	bl	8002762 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	f003 0310 	and.w	r3, r3, #16
 8002554:	2b00      	cmp	r3, #0
 8002556:	d009      	beq.n	800256c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f8f2 	bl	8002750 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b00      	cmp	r3, #0
 800257e:	d006      	beq.n	800258e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2210      	movs	r2, #16
 8002586:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f8f3 	bl	8002774 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00b      	beq.n	80025b0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f003 0308 	and.w	r3, r3, #8
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d006      	beq.n	80025b0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2208      	movs	r2, #8
 80025a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f8eb 	bl	8002786 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d07b      	beq.n	80026b2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d072      	beq.n	80026aa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d008      	beq.n	80025e0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80025e0:	6a3b      	ldr	r3, [r7, #32]
 80025e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80025f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f6:	f043 0302 	orr.w	r3, r3, #2
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800261e:	2b00      	cmp	r3, #0
 8002620:	d043      	beq.n	80026aa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002628:	2b00      	cmp	r3, #0
 800262a:	d03e      	beq.n	80026aa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002632:	2b60      	cmp	r3, #96	; 0x60
 8002634:	d02b      	beq.n	800268e <HAL_CAN_IRQHandler+0x32a>
 8002636:	2b60      	cmp	r3, #96	; 0x60
 8002638:	d82e      	bhi.n	8002698 <HAL_CAN_IRQHandler+0x334>
 800263a:	2b50      	cmp	r3, #80	; 0x50
 800263c:	d022      	beq.n	8002684 <HAL_CAN_IRQHandler+0x320>
 800263e:	2b50      	cmp	r3, #80	; 0x50
 8002640:	d82a      	bhi.n	8002698 <HAL_CAN_IRQHandler+0x334>
 8002642:	2b40      	cmp	r3, #64	; 0x40
 8002644:	d019      	beq.n	800267a <HAL_CAN_IRQHandler+0x316>
 8002646:	2b40      	cmp	r3, #64	; 0x40
 8002648:	d826      	bhi.n	8002698 <HAL_CAN_IRQHandler+0x334>
 800264a:	2b30      	cmp	r3, #48	; 0x30
 800264c:	d010      	beq.n	8002670 <HAL_CAN_IRQHandler+0x30c>
 800264e:	2b30      	cmp	r3, #48	; 0x30
 8002650:	d822      	bhi.n	8002698 <HAL_CAN_IRQHandler+0x334>
 8002652:	2b10      	cmp	r3, #16
 8002654:	d002      	beq.n	800265c <HAL_CAN_IRQHandler+0x2f8>
 8002656:	2b20      	cmp	r3, #32
 8002658:	d005      	beq.n	8002666 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800265a:	e01d      	b.n	8002698 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	f043 0308 	orr.w	r3, r3, #8
 8002662:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002664:	e019      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	f043 0310 	orr.w	r3, r3, #16
 800266c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800266e:	e014      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	f043 0320 	orr.w	r3, r3, #32
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002678:	e00f      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002680:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002682:	e00a      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800268a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800268c:	e005      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002696:	e000      	b.n	800269a <HAL_CAN_IRQHandler+0x336>
            break;
 8002698:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	699a      	ldr	r2, [r3, #24]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80026a8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2204      	movs	r2, #4
 80026b0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d008      	beq.n	80026ca <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	431a      	orrs	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f000 f867 	bl	8002798 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80026ca:	bf00      	nop
 80026cc:	3728      	adds	r7, #40	; 0x28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr

080026e4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr

080026f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr

08002762 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002762:	b480      	push	{r7}
 8002764:	b083      	sub	sp, #12
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr

08002774 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr

08002786 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
	...

080027ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027bc:	4b0c      	ldr	r3, [pc, #48]	; (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c2:	68ba      	ldr	r2, [r7, #8]
 80027c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c8:	4013      	ands	r3, r2
 80027ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027de:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	60d3      	str	r3, [r2, #12]
}
 80027e4:	bf00      	nop
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f8:	4b04      	ldr	r3, [pc, #16]	; (800280c <__NVIC_GetPriorityGrouping+0x18>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	f003 0307 	and.w	r3, r3, #7
}
 8002802:	4618      	mov	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	2b00      	cmp	r3, #0
 8002820:	db0b      	blt.n	800283a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	f003 021f 	and.w	r2, r3, #31
 8002828:	4906      	ldr	r1, [pc, #24]	; (8002844 <__NVIC_EnableIRQ+0x34>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2001      	movs	r0, #1
 8002832:	fa00 f202 	lsl.w	r2, r0, r2
 8002836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	e000e100 	.word	0xe000e100

08002848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	6039      	str	r1, [r7, #0]
 8002852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	db0a      	blt.n	8002872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	490c      	ldr	r1, [pc, #48]	; (8002894 <__NVIC_SetPriority+0x4c>)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	0112      	lsls	r2, r2, #4
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	440b      	add	r3, r1
 800286c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002870:	e00a      	b.n	8002888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4908      	ldr	r1, [pc, #32]	; (8002898 <__NVIC_SetPriority+0x50>)
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3b04      	subs	r3, #4
 8002880:	0112      	lsls	r2, r2, #4
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	440b      	add	r3, r1
 8002886:	761a      	strb	r2, [r3, #24]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000e100 	.word	0xe000e100
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	; 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f1c3 0307 	rsb	r3, r3, #7
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	bf28      	it	cs
 80028ba:	2304      	movcs	r3, #4
 80028bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3304      	adds	r3, #4
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	d902      	bls.n	80028cc <NVIC_EncodePriority+0x30>
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3b03      	subs	r3, #3
 80028ca:	e000      	b.n	80028ce <NVIC_EncodePriority+0x32>
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d0:	f04f 32ff 	mov.w	r2, #4294967295
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43da      	mvns	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	401a      	ands	r2, r3
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e4:	f04f 31ff 	mov.w	r1, #4294967295
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	43d9      	mvns	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	4313      	orrs	r3, r2
         );
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3724      	adds	r7, #36	; 0x24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3b01      	subs	r3, #1
 800290c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002910:	d301      	bcc.n	8002916 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002912:	2301      	movs	r3, #1
 8002914:	e00f      	b.n	8002936 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002916:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <SysTick_Config+0x40>)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3b01      	subs	r3, #1
 800291c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800291e:	210f      	movs	r1, #15
 8002920:	f04f 30ff 	mov.w	r0, #4294967295
 8002924:	f7ff ff90 	bl	8002848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <SysTick_Config+0x40>)
 800292a:	2200      	movs	r2, #0
 800292c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292e:	4b04      	ldr	r3, [pc, #16]	; (8002940 <SysTick_Config+0x40>)
 8002930:	2207      	movs	r2, #7
 8002932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	e000e010 	.word	0xe000e010

08002944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7ff ff2d 	bl	80027ac <__NVIC_SetPriorityGrouping>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800295a:	b580      	push	{r7, lr}
 800295c:	b086      	sub	sp, #24
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	607a      	str	r2, [r7, #4]
 8002966:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800296c:	f7ff ff42 	bl	80027f4 <__NVIC_GetPriorityGrouping>
 8002970:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	68b9      	ldr	r1, [r7, #8]
 8002976:	6978      	ldr	r0, [r7, #20]
 8002978:	f7ff ff90 	bl	800289c <NVIC_EncodePriority>
 800297c:	4602      	mov	r2, r0
 800297e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff ff5f 	bl	8002848 <__NVIC_SetPriority>
}
 800298a:	bf00      	nop
 800298c:	3718      	adds	r7, #24
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b082      	sub	sp, #8
 8002996:	af00      	add	r7, sp, #0
 8002998:	4603      	mov	r3, r0
 800299a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800299c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff ff35 	bl	8002810 <__NVIC_EnableIRQ>
}
 80029a6:	bf00      	nop
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7ff ffa2 	bl	8002900 <SysTick_Config>
 80029bc:	4603      	mov	r3, r0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d6:	e16f      	b.n	8002cb8 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	2101      	movs	r1, #1
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	fa01 f303 	lsl.w	r3, r1, r3
 80029e4:	4013      	ands	r3, r2
 80029e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 8161 	beq.w	8002cb2 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0303 	and.w	r3, r3, #3
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d005      	beq.n	8002a08 <HAL_GPIO_Init+0x40>
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 0303 	and.w	r3, r3, #3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d130      	bne.n	8002a6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2203      	movs	r2, #3
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a3e:	2201      	movs	r2, #1
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	091b      	lsrs	r3, r3, #4
 8002a54:	f003 0201 	and.w	r2, r3, #1
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d017      	beq.n	8002aa6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	2203      	movs	r2, #3
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d123      	bne.n	8002afa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	08da      	lsrs	r2, r3, #3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	3208      	adds	r2, #8
 8002aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002abe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	220f      	movs	r2, #15
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	691a      	ldr	r2, [r3, #16]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	08da      	lsrs	r2, r3, #3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3208      	adds	r2, #8
 8002af4:	6939      	ldr	r1, [r7, #16]
 8002af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	2203      	movs	r2, #3
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 0203 	and.w	r2, r3, #3
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 80bb 	beq.w	8002cb2 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60bb      	str	r3, [r7, #8]
 8002b40:	4b64      	ldr	r3, [pc, #400]	; (8002cd4 <HAL_GPIO_Init+0x30c>)
 8002b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b44:	4a63      	ldr	r2, [pc, #396]	; (8002cd4 <HAL_GPIO_Init+0x30c>)
 8002b46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b4a:	6453      	str	r3, [r2, #68]	; 0x44
 8002b4c:	4b61      	ldr	r3, [pc, #388]	; (8002cd4 <HAL_GPIO_Init+0x30c>)
 8002b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b58:	4a5f      	ldr	r2, [pc, #380]	; (8002cd8 <HAL_GPIO_Init+0x310>)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	3302      	adds	r3, #2
 8002b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	220f      	movs	r2, #15
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a57      	ldr	r2, [pc, #348]	; (8002cdc <HAL_GPIO_Init+0x314>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d031      	beq.n	8002be8 <HAL_GPIO_Init+0x220>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a56      	ldr	r2, [pc, #344]	; (8002ce0 <HAL_GPIO_Init+0x318>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d02b      	beq.n	8002be4 <HAL_GPIO_Init+0x21c>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a55      	ldr	r2, [pc, #340]	; (8002ce4 <HAL_GPIO_Init+0x31c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d025      	beq.n	8002be0 <HAL_GPIO_Init+0x218>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a54      	ldr	r2, [pc, #336]	; (8002ce8 <HAL_GPIO_Init+0x320>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d01f      	beq.n	8002bdc <HAL_GPIO_Init+0x214>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a53      	ldr	r2, [pc, #332]	; (8002cec <HAL_GPIO_Init+0x324>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d019      	beq.n	8002bd8 <HAL_GPIO_Init+0x210>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a52      	ldr	r2, [pc, #328]	; (8002cf0 <HAL_GPIO_Init+0x328>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d013      	beq.n	8002bd4 <HAL_GPIO_Init+0x20c>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a51      	ldr	r2, [pc, #324]	; (8002cf4 <HAL_GPIO_Init+0x32c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d00d      	beq.n	8002bd0 <HAL_GPIO_Init+0x208>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a50      	ldr	r2, [pc, #320]	; (8002cf8 <HAL_GPIO_Init+0x330>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d007      	beq.n	8002bcc <HAL_GPIO_Init+0x204>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a4f      	ldr	r2, [pc, #316]	; (8002cfc <HAL_GPIO_Init+0x334>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d101      	bne.n	8002bc8 <HAL_GPIO_Init+0x200>
 8002bc4:	2308      	movs	r3, #8
 8002bc6:	e010      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bc8:	2309      	movs	r3, #9
 8002bca:	e00e      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bcc:	2307      	movs	r3, #7
 8002bce:	e00c      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bd0:	2306      	movs	r3, #6
 8002bd2:	e00a      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bd4:	2305      	movs	r3, #5
 8002bd6:	e008      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e006      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e004      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e002      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_GPIO_Init+0x222>
 8002be8:	2300      	movs	r3, #0
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	f002 0203 	and.w	r2, r2, #3
 8002bf0:	0092      	lsls	r2, r2, #2
 8002bf2:	4093      	lsls	r3, r2
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bfc:	4936      	ldr	r1, [pc, #216]	; (8002cd8 <HAL_GPIO_Init+0x310>)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	089b      	lsrs	r3, r3, #2
 8002c02:	3302      	adds	r3, #2
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	43db      	mvns	r3, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c2e:	4a34      	ldr	r2, [pc, #208]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c34:	4b32      	ldr	r3, [pc, #200]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4013      	ands	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c58:	4a29      	ldr	r2, [pc, #164]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c5e:	4b28      	ldr	r3, [pc, #160]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	43db      	mvns	r3, r3
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c82:	4a1f      	ldr	r2, [pc, #124]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c88:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	4013      	ands	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002cac:	4a14      	ldr	r2, [pc, #80]	; (8002d00 <HAL_GPIO_Init+0x338>)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f47f ae88 	bne.w	80029d8 <HAL_GPIO_Init+0x10>
  }
}
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	371c      	adds	r7, #28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40013800 	.word	0x40013800
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	40020400 	.word	0x40020400
 8002ce4:	40020800 	.word	0x40020800
 8002ce8:	40020c00 	.word	0x40020c00
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40021400 	.word	0x40021400
 8002cf4:	40021800 	.word	0x40021800
 8002cf8:	40021c00 	.word	0x40021c00
 8002cfc:	40022000 	.word	0x40022000
 8002d00:	40013c00 	.word	0x40013c00

08002d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	887b      	ldrh	r3, [r7, #2]
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	e001      	b.n	8002d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	807b      	strh	r3, [r7, #2]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d42:	787b      	ldrb	r3, [r7, #1]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d48:	887a      	ldrh	r2, [r7, #2]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d4e:	e003      	b.n	8002d58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d50:	887b      	ldrh	r3, [r7, #2]
 8002d52:	041a      	lsls	r2, r3, #16
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	619a      	str	r2, [r3, #24]
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr

08002d62 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b085      	sub	sp, #20
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d74:	887a      	ldrh	r2, [r7, #2]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	041a      	lsls	r2, r3, #16
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	43d9      	mvns	r1, r3
 8002d80:	887b      	ldrh	r3, [r7, #2]
 8002d82:	400b      	ands	r3, r1
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	619a      	str	r2, [r3, #24]
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d96:	b08f      	sub	sp, #60	; 0x3c
 8002d98:	af0a      	add	r7, sp, #40	; 0x28
 8002d9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e10f      	b.n	8002fc6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d106      	bne.n	8002dc6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7fe fe65 	bl	8001a90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2203      	movs	r2, #3
 8002dca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d102      	bne.n	8002de0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f001 f9dc 	bl	80041a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	687e      	ldr	r6, [r7, #4]
 8002df2:	466d      	mov	r5, sp
 8002df4:	f106 0410 	add.w	r4, r6, #16
 8002df8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e04:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e08:	1d33      	adds	r3, r6, #4
 8002e0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e0c:	6838      	ldr	r0, [r7, #0]
 8002e0e:	f001 f971 	bl	80040f4 <USB_CoreInit>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0d0      	b.n	8002fc6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2100      	movs	r1, #0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f001 f9c9 	bl	80041c2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]
 8002e34:	e04a      	b.n	8002ecc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e36:	7bfa      	ldrb	r2, [r7, #15]
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	00db      	lsls	r3, r3, #3
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	333d      	adds	r3, #61	; 0x3d
 8002e46:	2201      	movs	r2, #1
 8002e48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e4a:	7bfa      	ldrb	r2, [r7, #15]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	4413      	add	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	333c      	adds	r3, #60	; 0x3c
 8002e5a:	7bfa      	ldrb	r2, [r7, #15]
 8002e5c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e5e:	7bfa      	ldrb	r2, [r7, #15]
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	b298      	uxth	r0, r3
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	3356      	adds	r3, #86	; 0x56
 8002e72:	4602      	mov	r2, r0
 8002e74:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e76:	7bfa      	ldrb	r2, [r7, #15]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	4413      	add	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	3340      	adds	r3, #64	; 0x40
 8002e86:	2200      	movs	r2, #0
 8002e88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002e8a:	7bfa      	ldrb	r2, [r7, #15]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	00db      	lsls	r3, r3, #3
 8002e92:	4413      	add	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3344      	adds	r3, #68	; 0x44
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002e9e:	7bfa      	ldrb	r2, [r7, #15]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	3348      	adds	r3, #72	; 0x48
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002eb2:	7bfa      	ldrb	r2, [r7, #15]
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	334c      	adds	r3, #76	; 0x4c
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	7bfa      	ldrb	r2, [r7, #15]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d3af      	bcc.n	8002e36 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	73fb      	strb	r3, [r7, #15]
 8002eda:	e044      	b.n	8002f66 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002edc:	7bfa      	ldrb	r2, [r7, #15]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002eee:	2200      	movs	r2, #0
 8002ef0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002ef2:	7bfa      	ldrb	r2, [r7, #15]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	4413      	add	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002f04:	7bfa      	ldrb	r2, [r7, #15]
 8002f06:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f08:	7bfa      	ldrb	r2, [r7, #15]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	4413      	add	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f1e:	7bfa      	ldrb	r2, [r7, #15]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	4413      	add	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f34:	7bfa      	ldrb	r2, [r7, #15]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002f46:	2200      	movs	r2, #0
 8002f48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f4a:	7bfa      	ldrb	r2, [r7, #15]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	4413      	add	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	3301      	adds	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
 8002f66:	7bfa      	ldrb	r2, [r7, #15]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d3b5      	bcc.n	8002edc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	603b      	str	r3, [r7, #0]
 8002f76:	687e      	ldr	r6, [r7, #4]
 8002f78:	466d      	mov	r5, sp
 8002f7a:	f106 0410 	add.w	r4, r6, #16
 8002f7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f86:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f8a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f8e:	1d33      	adds	r3, r6, #4
 8002f90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f92:	6838      	ldr	r0, [r7, #0]
 8002f94:	f001 f962 	bl	800425c <USB_DevInit>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d005      	beq.n	8002faa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e00d      	b.n	8002fc6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f001 fb22 	bl	8004608 <USB_DevDisconnect>

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002fd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08a      	sub	sp, #40	; 0x28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e23b      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d050      	beq.n	8003090 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fee:	4b9e      	ldr	r3, [pc, #632]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 030c 	and.w	r3, r3, #12
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d00c      	beq.n	8003014 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ffa:	4b9b      	ldr	r3, [pc, #620]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003002:	2b08      	cmp	r3, #8
 8003004:	d112      	bne.n	800302c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003006:	4b98      	ldr	r3, [pc, #608]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800300e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003012:	d10b      	bne.n	800302c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	4b94      	ldr	r3, [pc, #592]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d036      	beq.n	800308e <HAL_RCC_OscConfig+0xbe>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d132      	bne.n	800308e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e216      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	4b8e      	ldr	r3, [pc, #568]	; (800326c <HAL_RCC_OscConfig+0x29c>)
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d013      	beq.n	8003066 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303e:	f7fe fe0f 	bl	8001c60 <HAL_GetTick>
 8003042:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003046:	f7fe fe0b 	bl	8001c60 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b64      	cmp	r3, #100	; 0x64
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e200      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003058:	4b83      	ldr	r3, [pc, #524]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x76>
 8003064:	e014      	b.n	8003090 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003066:	f7fe fdfb 	bl	8001c60 <HAL_GetTick>
 800306a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800306e:	f7fe fdf7 	bl	8001c60 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b64      	cmp	r3, #100	; 0x64
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e1ec      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003080:	4b79      	ldr	r3, [pc, #484]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1f0      	bne.n	800306e <HAL_RCC_OscConfig+0x9e>
 800308c:	e000      	b.n	8003090 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800308e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d077      	beq.n	800318c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800309c:	4b72      	ldr	r3, [pc, #456]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030a8:	4b6f      	ldr	r3, [pc, #444]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d126      	bne.n	8003102 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b4:	4b6c      	ldr	r3, [pc, #432]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d120      	bne.n	8003102 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c0:	4b69      	ldr	r3, [pc, #420]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_OscConfig+0x108>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e1c0      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d8:	4b63      	ldr	r3, [pc, #396]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	21f8      	movs	r1, #248	; 0xf8
 80030e6:	61b9      	str	r1, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e8:	69b9      	ldr	r1, [r7, #24]
 80030ea:	fa91 f1a1 	rbit	r1, r1
 80030ee:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030f0:	6979      	ldr	r1, [r7, #20]
 80030f2:	fab1 f181 	clz	r1, r1
 80030f6:	b2c9      	uxtb	r1, r1
 80030f8:	408b      	lsls	r3, r1
 80030fa:	495b      	ldr	r1, [pc, #364]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003100:	e044      	b.n	800318c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d02a      	beq.n	8003160 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800310a:	4b59      	ldr	r3, [pc, #356]	; (8003270 <HAL_RCC_OscConfig+0x2a0>)
 800310c:	2201      	movs	r2, #1
 800310e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003110:	f7fe fda6 	bl	8001c60 <HAL_GetTick>
 8003114:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003118:	f7fe fda2 	bl	8001c60 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e197      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312a:	4b4f      	ldr	r3, [pc, #316]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003136:	4b4c      	ldr	r3, [pc, #304]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	21f8      	movs	r1, #248	; 0xf8
 8003144:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	6939      	ldr	r1, [r7, #16]
 8003148:	fa91 f1a1 	rbit	r1, r1
 800314c:	60f9      	str	r1, [r7, #12]
  return result;
 800314e:	68f9      	ldr	r1, [r7, #12]
 8003150:	fab1 f181 	clz	r1, r1
 8003154:	b2c9      	uxtb	r1, r1
 8003156:	408b      	lsls	r3, r1
 8003158:	4943      	ldr	r1, [pc, #268]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]
 800315e:	e015      	b.n	800318c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003160:	4b43      	ldr	r3, [pc, #268]	; (8003270 <HAL_RCC_OscConfig+0x2a0>)
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003166:	f7fe fd7b 	bl	8001c60 <HAL_GetTick>
 800316a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800316c:	e008      	b.n	8003180 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800316e:	f7fe fd77 	bl	8001c60 <HAL_GetTick>
 8003172:	4602      	mov	r2, r0
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e16c      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003180:	4b39      	ldr	r3, [pc, #228]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1f0      	bne.n	800316e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0308 	and.w	r3, r3, #8
 8003194:	2b00      	cmp	r3, #0
 8003196:	d030      	beq.n	80031fa <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d016      	beq.n	80031ce <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a0:	4b34      	ldr	r3, [pc, #208]	; (8003274 <HAL_RCC_OscConfig+0x2a4>)
 80031a2:	2201      	movs	r2, #1
 80031a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a6:	f7fe fd5b 	bl	8001c60 <HAL_GetTick>
 80031aa:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031ae:	f7fe fd57 	bl	8001c60 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e14c      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c0:	4b29      	ldr	r3, [pc, #164]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80031c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0f0      	beq.n	80031ae <HAL_RCC_OscConfig+0x1de>
 80031cc:	e015      	b.n	80031fa <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ce:	4b29      	ldr	r3, [pc, #164]	; (8003274 <HAL_RCC_OscConfig+0x2a4>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031d4:	f7fe fd44 	bl	8001c60 <HAL_GetTick>
 80031d8:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031dc:	f7fe fd40 	bl	8001c60 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e135      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ee:	4b1e      	ldr	r3, [pc, #120]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 80031f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f0      	bne.n	80031dc <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 8087 	beq.w	8003316 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003208:	2300      	movs	r3, #0
 800320a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800320e:	4b16      	ldr	r3, [pc, #88]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d110      	bne.n	800323c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800321a:	2300      	movs	r3, #0
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	4b12      	ldr	r3, [pc, #72]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	4a11      	ldr	r2, [pc, #68]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 8003224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003228:	6413      	str	r3, [r2, #64]	; 0x40
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <HAL_RCC_OscConfig+0x298>)
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003232:	60bb      	str	r3, [r7, #8]
 8003234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800323c:	4b0e      	ldr	r3, [pc, #56]	; (8003278 <HAL_RCC_OscConfig+0x2a8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0d      	ldr	r2, [pc, #52]	; (8003278 <HAL_RCC_OscConfig+0x2a8>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003246:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <HAL_RCC_OscConfig+0x2a8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d122      	bne.n	800329a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_RCC_OscConfig+0x2a8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <HAL_RCC_OscConfig+0x2a8>)
 800325a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003260:	f7fe fcfe 	bl	8001c60 <HAL_GetTick>
 8003264:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003266:	e012      	b.n	800328e <HAL_RCC_OscConfig+0x2be>
 8003268:	40023800 	.word	0x40023800
 800326c:	40023802 	.word	0x40023802
 8003270:	42470000 	.word	0x42470000
 8003274:	42470e80 	.word	0x42470e80
 8003278:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800327c:	f7fe fcf0 	bl	8001c60 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e0e5      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328e:	4b75      	ldr	r3, [pc, #468]	; (8003464 <HAL_RCC_OscConfig+0x494>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689a      	ldr	r2, [r3, #8]
 800329e:	4b72      	ldr	r3, [pc, #456]	; (8003468 <HAL_RCC_OscConfig+0x498>)
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d015      	beq.n	80032d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ac:	f7fe fcd8 	bl	8001c60 <HAL_GetTick>
 80032b0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032b4:	f7fe fcd4 	bl	8001c60 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e0c7      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ca:	4b68      	ldr	r3, [pc, #416]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 80032cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0ee      	beq.n	80032b4 <HAL_RCC_OscConfig+0x2e4>
 80032d6:	e014      	b.n	8003302 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d8:	f7fe fcc2 	bl	8001c60 <HAL_GetTick>
 80032dc:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032e0:	f7fe fcbe 	bl	8001c60 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e0b1      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f6:	4b5d      	ldr	r3, [pc, #372]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 80032f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1ee      	bne.n	80032e0 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003302:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003306:	2b01      	cmp	r3, #1
 8003308:	d105      	bne.n	8003316 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800330a:	4b58      	ldr	r3, [pc, #352]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	4a57      	ldr	r2, [pc, #348]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 8003310:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003314:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	2b00      	cmp	r3, #0
 800331c:	f000 809c 	beq.w	8003458 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003320:	4b52      	ldr	r3, [pc, #328]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b08      	cmp	r3, #8
 800332a:	d061      	beq.n	80033f0 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d146      	bne.n	80033c2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003334:	4b4e      	ldr	r3, [pc, #312]	; (8003470 <HAL_RCC_OscConfig+0x4a0>)
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333a:	f7fe fc91 	bl	8001c60 <HAL_GetTick>
 800333e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003342:	f7fe fc8d 	bl	8001c60 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b64      	cmp	r3, #100	; 0x64
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e082      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003354:	4b45      	ldr	r3, [pc, #276]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1f0      	bne.n	8003342 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003360:	4b42      	ldr	r3, [pc, #264]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	4b43      	ldr	r3, [pc, #268]	; (8003474 <HAL_RCC_OscConfig+0x4a4>)
 8003366:	4013      	ands	r3, r2
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	69d1      	ldr	r1, [r2, #28]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6a12      	ldr	r2, [r2, #32]
 8003370:	4311      	orrs	r1, r2
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003376:	0192      	lsls	r2, r2, #6
 8003378:	4311      	orrs	r1, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800337e:	0612      	lsls	r2, r2, #24
 8003380:	4311      	orrs	r1, r2
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003386:	0852      	lsrs	r2, r2, #1
 8003388:	3a01      	subs	r2, #1
 800338a:	0412      	lsls	r2, r2, #16
 800338c:	430a      	orrs	r2, r1
 800338e:	4937      	ldr	r1, [pc, #220]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 8003390:	4313      	orrs	r3, r2
 8003392:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003394:	4b36      	ldr	r3, [pc, #216]	; (8003470 <HAL_RCC_OscConfig+0x4a0>)
 8003396:	2201      	movs	r2, #1
 8003398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339a:	f7fe fc61 	bl	8001c60 <HAL_GetTick>
 800339e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033a2:	f7fe fc5d 	bl	8001c60 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b64      	cmp	r3, #100	; 0x64
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e052      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b4:	4b2d      	ldr	r3, [pc, #180]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3d2>
 80033c0:	e04a      	b.n	8003458 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	4b2b      	ldr	r3, [pc, #172]	; (8003470 <HAL_RCC_OscConfig+0x4a0>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7fe fc4a 	bl	8001c60 <HAL_GetTick>
 80033cc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d0:	f7fe fc46 	bl	8001c60 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b64      	cmp	r3, #100	; 0x64
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e03b      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e2:	4b22      	ldr	r3, [pc, #136]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x400>
 80033ee:	e033      	b.n	8003458 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d101      	bne.n	80033fc <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e02e      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80033fc:	4b1b      	ldr	r3, [pc, #108]	; (800346c <HAL_RCC_OscConfig+0x49c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	429a      	cmp	r2, r3
 800340e:	d121      	bne.n	8003454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	429a      	cmp	r2, r3
 800341c:	d11a      	bne.n	8003454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800341e:	69fa      	ldr	r2, [r7, #28]
 8003420:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003424:	4013      	ands	r3, r2
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800342a:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800342c:	4293      	cmp	r3, r2
 800342e:	d111      	bne.n	8003454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343a:	085b      	lsrs	r3, r3, #1
 800343c:	3b01      	subs	r3, #1
 800343e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003440:	429a      	cmp	r2, r3
 8003442:	d107      	bne.n	8003454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003450:	429a      	cmp	r2, r3
 8003452:	d001      	beq.n	8003458 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e000      	b.n	800345a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3728      	adds	r7, #40	; 0x28
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40007000 	.word	0x40007000
 8003468:	40023870 	.word	0x40023870
 800346c:	40023800 	.word	0x40023800
 8003470:	42470060 	.word	0x42470060
 8003474:	f0bc8000 	.word	0xf0bc8000

08003478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0d2      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800348c:	4b6b      	ldr	r3, [pc, #428]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d90c      	bls.n	80034b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349a:	4b68      	ldr	r3, [pc, #416]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a2:	4b66      	ldr	r3, [pc, #408]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0be      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d020      	beq.n	8003502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034cc:	4b5c      	ldr	r3, [pc, #368]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	4a5b      	ldr	r2, [pc, #364]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80034e4:	4b56      	ldr	r3, [pc, #344]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	4a55      	ldr	r2, [pc, #340]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f0:	4b53      	ldr	r3, [pc, #332]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4950      	ldr	r1, [pc, #320]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d040      	beq.n	8003590 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b4a      	ldr	r3, [pc, #296]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d115      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e085      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352e:	4b44      	ldr	r3, [pc, #272]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e079      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353e:	4b40      	ldr	r3, [pc, #256]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e071      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800354e:	4b3c      	ldr	r3, [pc, #240]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f023 0203 	bic.w	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4939      	ldr	r1, [pc, #228]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 800355c:	4313      	orrs	r3, r2
 800355e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003560:	f7fe fb7e 	bl	8001c60 <HAL_GetTick>
 8003564:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	e00a      	b.n	800357e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003568:	f7fe fb7a 	bl	8001c60 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e059      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357e:	4b30      	ldr	r3, [pc, #192]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 020c 	and.w	r2, r3, #12
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	429a      	cmp	r2, r3
 800358e:	d1eb      	bne.n	8003568 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003590:	4b2a      	ldr	r3, [pc, #168]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 030f 	and.w	r3, r3, #15
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d20c      	bcs.n	80035b8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b27      	ldr	r3, [pc, #156]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b25      	ldr	r3, [pc, #148]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e03c      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c4:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	491b      	ldr	r1, [pc, #108]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035e2:	4b17      	ldr	r3, [pc, #92]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	4913      	ldr	r1, [pc, #76]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80035f6:	f000 f82b 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 80035fa:	4601      	mov	r1, r0
 80035fc:	4b10      	ldr	r3, [pc, #64]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003604:	22f0      	movs	r2, #240	; 0xf0
 8003606:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	fa92 f2a2 	rbit	r2, r2
 800360e:	60fa      	str	r2, [r7, #12]
  return result;
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	fab2 f282 	clz	r2, r2
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	40d3      	lsrs	r3, r2
 800361a:	4a0a      	ldr	r2, [pc, #40]	; (8003644 <HAL_RCC_ClockConfig+0x1cc>)
 800361c:	5cd3      	ldrb	r3, [r2, r3]
 800361e:	fa21 f303 	lsr.w	r3, r1, r3
 8003622:	4a09      	ldr	r2, [pc, #36]	; (8003648 <HAL_RCC_ClockConfig+0x1d0>)
 8003624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <HAL_RCC_ClockConfig+0x1d4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fe fad6 	bl	8001bdc <HAL_InitTick>

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40023c00 	.word	0x40023c00
 8003640:	40023800 	.word	0x40023800
 8003644:	08007030 	.word	0x08007030
 8003648:	20000060 	.word	0x20000060
 800364c:	20000064 	.word	0x20000064

08003650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003654:	b090      	sub	sp, #64	; 0x40
 8003656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
 800365c:	2300      	movs	r3, #0
 800365e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003660:	2300      	movs	r3, #0
 8003662:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003668:	4b59      	ldr	r3, [pc, #356]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 030c 	and.w	r3, r3, #12
 8003670:	2b08      	cmp	r3, #8
 8003672:	d00d      	beq.n	8003690 <HAL_RCC_GetSysClockFreq+0x40>
 8003674:	2b08      	cmp	r3, #8
 8003676:	f200 80a2 	bhi.w	80037be <HAL_RCC_GetSysClockFreq+0x16e>
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0x34>
 800367e:	2b04      	cmp	r3, #4
 8003680:	d003      	beq.n	800368a <HAL_RCC_GetSysClockFreq+0x3a>
 8003682:	e09c      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4b53      	ldr	r3, [pc, #332]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003686:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003688:	e09c      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800368a:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800368e:	e099      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003690:	4b4f      	ldr	r3, [pc, #316]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003698:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369a:	4b4d      	ldr	r3, [pc, #308]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d027      	beq.n	80036f6 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a6:	4b4a      	ldr	r3, [pc, #296]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	099b      	lsrs	r3, r3, #6
 80036ac:	2200      	movs	r2, #0
 80036ae:	623b      	str	r3, [r7, #32]
 80036b0:	627a      	str	r2, [r7, #36]	; 0x24
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036b8:	2100      	movs	r1, #0
 80036ba:	4b47      	ldr	r3, [pc, #284]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80036bc:	fb03 f201 	mul.w	r2, r3, r1
 80036c0:	2300      	movs	r3, #0
 80036c2:	fb00 f303 	mul.w	r3, r0, r3
 80036c6:	4413      	add	r3, r2
 80036c8:	4a43      	ldr	r2, [pc, #268]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80036ca:	fba0 2102 	umull	r2, r1, r0, r2
 80036ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80036d0:	62ba      	str	r2, [r7, #40]	; 0x28
 80036d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036d4:	4413      	add	r3, r2
 80036d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036da:	2200      	movs	r2, #0
 80036dc:	61bb      	str	r3, [r7, #24]
 80036de:	61fa      	str	r2, [r7, #28]
 80036e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036e8:	f7fd fa0a 	bl	8000b00 <__aeabi_uldivmod>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	4613      	mov	r3, r2
 80036f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036f4:	e055      	b.n	80037a2 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f6:	4b36      	ldr	r3, [pc, #216]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	099b      	lsrs	r3, r3, #6
 80036fc:	2200      	movs	r2, #0
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	617a      	str	r2, [r7, #20]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003708:	f04f 0b00 	mov.w	fp, #0
 800370c:	4652      	mov	r2, sl
 800370e:	465b      	mov	r3, fp
 8003710:	f04f 0000 	mov.w	r0, #0
 8003714:	f04f 0100 	mov.w	r1, #0
 8003718:	0159      	lsls	r1, r3, #5
 800371a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800371e:	0150      	lsls	r0, r2, #5
 8003720:	4602      	mov	r2, r0
 8003722:	460b      	mov	r3, r1
 8003724:	ebb2 080a 	subs.w	r8, r2, sl
 8003728:	eb63 090b 	sbc.w	r9, r3, fp
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	f04f 0300 	mov.w	r3, #0
 8003734:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003738:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800373c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003740:	ebb2 0408 	subs.w	r4, r2, r8
 8003744:	eb63 0509 	sbc.w	r5, r3, r9
 8003748:	f04f 0200 	mov.w	r2, #0
 800374c:	f04f 0300 	mov.w	r3, #0
 8003750:	00eb      	lsls	r3, r5, #3
 8003752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003756:	00e2      	lsls	r2, r4, #3
 8003758:	4614      	mov	r4, r2
 800375a:	461d      	mov	r5, r3
 800375c:	eb14 030a 	adds.w	r3, r4, sl
 8003760:	603b      	str	r3, [r7, #0]
 8003762:	eb45 030b 	adc.w	r3, r5, fp
 8003766:	607b      	str	r3, [r7, #4]
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003774:	4629      	mov	r1, r5
 8003776:	028b      	lsls	r3, r1, #10
 8003778:	4620      	mov	r0, r4
 800377a:	4629      	mov	r1, r5
 800377c:	4604      	mov	r4, r0
 800377e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003782:	4601      	mov	r1, r0
 8003784:	028a      	lsls	r2, r1, #10
 8003786:	4610      	mov	r0, r2
 8003788:	4619      	mov	r1, r3
 800378a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378c:	2200      	movs	r2, #0
 800378e:	60bb      	str	r3, [r7, #8]
 8003790:	60fa      	str	r2, [r7, #12]
 8003792:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003796:	f7fd f9b3 	bl	8000b00 <__aeabi_uldivmod>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4613      	mov	r3, r2
 80037a0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037a2:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	0c1b      	lsrs	r3, r3, #16
 80037a8:	f003 0303 	and.w	r3, r3, #3
 80037ac:	3301      	adds	r3, #1
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80037b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037bc:	e002      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037be:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80037c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3740      	adds	r7, #64	; 0x40
 80037ca:	46bd      	mov	sp, r7
 80037cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	00f42400 	.word	0x00f42400
 80037d8:	017d7840 	.word	0x017d7840

080037dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e07b      	b.n	80038e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d108      	bne.n	8003808 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037fe:	d009      	beq.n	8003814 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	61da      	str	r2, [r3, #28]
 8003806:	e005      	b.n	8003814 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fd ff18 	bl	8001664 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800384a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800385c:	431a      	orrs	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	431a      	orrs	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800388e:	431a      	orrs	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003898:	ea42 0103 	orr.w	r1, r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	0c1b      	lsrs	r3, r3, #16
 80038b2:	f003 0104 	and.w	r1, r3, #4
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	f003 0210 	and.w	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	69da      	ldr	r2, [r3, #28]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e041      	b.n	8003984 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d106      	bne.n	800391a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7fe f86b 	bl	80019f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2202      	movs	r2, #2
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	4619      	mov	r1, r3
 800392c:	4610      	mov	r0, r2
 800392e:	f000 fa21 	bl	8003d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d122      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d11b      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0202 	mvn.w	r2, #2
 80039b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f9b4 	bl	8003d3c <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f9a7 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f9b6 	bl	8003d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d122      	bne.n	8003a3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d11b      	bne.n	8003a3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0204 	mvn.w	r2, #4
 8003a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2202      	movs	r2, #2
 8003a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f98a 	bl	8003d3c <HAL_TIM_IC_CaptureCallback>
 8003a28:	e005      	b.n	8003a36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f97d 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f98c 	bl	8003d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d122      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f003 0308 	and.w	r3, r3, #8
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d11b      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0208 	mvn.w	r2, #8
 8003a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2204      	movs	r2, #4
 8003a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f960 	bl	8003d3c <HAL_TIM_IC_CaptureCallback>
 8003a7c:	e005      	b.n	8003a8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f953 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f962 	bl	8003d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f003 0310 	and.w	r3, r3, #16
 8003a9a:	2b10      	cmp	r3, #16
 8003a9c:	d122      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b10      	cmp	r3, #16
 8003aaa:	d11b      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f06f 0210 	mvn.w	r2, #16
 8003ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2208      	movs	r2, #8
 8003aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f936 	bl	8003d3c <HAL_TIM_IC_CaptureCallback>
 8003ad0:	e005      	b.n	8003ade <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f929 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f938 	bl	8003d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d10e      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f06f 0201 	mvn.w	r2, #1
 8003b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fd f978 	bl	8000e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1a:	2b80      	cmp	r3, #128	; 0x80
 8003b1c:	d10e      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b28:	2b80      	cmp	r3, #128	; 0x80
 8003b2a:	d107      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fad3 	bl	80040e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b46:	2b40      	cmp	r3, #64	; 0x40
 8003b48:	d10e      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b40      	cmp	r3, #64	; 0x40
 8003b56:	d107      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f8fc 	bl	8003d60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	d10e      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d107      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f06f 0220 	mvn.w	r2, #32
 8003b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fa9e 	bl	80040d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_TIM_ConfigClockSource+0x1c>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e0b4      	b.n	8003d22 <HAL_TIM_ConfigClockSource+0x186>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bf0:	d03e      	beq.n	8003c70 <HAL_TIM_ConfigClockSource+0xd4>
 8003bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bf6:	f200 8087 	bhi.w	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bfe:	f000 8086 	beq.w	8003d0e <HAL_TIM_ConfigClockSource+0x172>
 8003c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c06:	d87f      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c08:	2b70      	cmp	r3, #112	; 0x70
 8003c0a:	d01a      	beq.n	8003c42 <HAL_TIM_ConfigClockSource+0xa6>
 8003c0c:	2b70      	cmp	r3, #112	; 0x70
 8003c0e:	d87b      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c10:	2b60      	cmp	r3, #96	; 0x60
 8003c12:	d050      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x11a>
 8003c14:	2b60      	cmp	r3, #96	; 0x60
 8003c16:	d877      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c18:	2b50      	cmp	r3, #80	; 0x50
 8003c1a:	d03c      	beq.n	8003c96 <HAL_TIM_ConfigClockSource+0xfa>
 8003c1c:	2b50      	cmp	r3, #80	; 0x50
 8003c1e:	d873      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c20:	2b40      	cmp	r3, #64	; 0x40
 8003c22:	d058      	beq.n	8003cd6 <HAL_TIM_ConfigClockSource+0x13a>
 8003c24:	2b40      	cmp	r3, #64	; 0x40
 8003c26:	d86f      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c28:	2b30      	cmp	r3, #48	; 0x30
 8003c2a:	d064      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0x15a>
 8003c2c:	2b30      	cmp	r3, #48	; 0x30
 8003c2e:	d86b      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c30:	2b20      	cmp	r3, #32
 8003c32:	d060      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0x15a>
 8003c34:	2b20      	cmp	r3, #32
 8003c36:	d867      	bhi.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d05c      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0x15a>
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	d05a      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0x15a>
 8003c40:	e062      	b.n	8003d08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c52:	f000 f9a4 	bl	8003f9e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	609a      	str	r2, [r3, #8]
      break;
 8003c6e:	e04f      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c80:	f000 f98d 	bl	8003f9e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689a      	ldr	r2, [r3, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c92:	609a      	str	r2, [r3, #8]
      break;
 8003c94:	e03c      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f000 f904 	bl	8003eb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2150      	movs	r1, #80	; 0x50
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f95b 	bl	8003f6a <TIM_ITRx_SetConfig>
      break;
 8003cb4:	e02c      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	f000 f922 	bl	8003f0c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2160      	movs	r1, #96	; 0x60
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 f94b 	bl	8003f6a <TIM_ITRx_SetConfig>
      break;
 8003cd4:	e01c      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	f000 f8e4 	bl	8003eb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2140      	movs	r1, #64	; 0x40
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 f93b 	bl	8003f6a <TIM_ITRx_SetConfig>
      break;
 8003cf4:	e00c      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4610      	mov	r0, r2
 8003d02:	f000 f932 	bl	8003f6a <TIM_ITRx_SetConfig>
      break;
 8003d06:	e003      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d0c:	e000      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr
	...

08003d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a3f      	ldr	r2, [pc, #252]	; (8003e84 <TIM_Base_SetConfig+0x110>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d013      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d92:	d00f      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a3c      	ldr	r2, [pc, #240]	; (8003e88 <TIM_Base_SetConfig+0x114>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d00b      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a3b      	ldr	r2, [pc, #236]	; (8003e8c <TIM_Base_SetConfig+0x118>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d007      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a3a      	ldr	r2, [pc, #232]	; (8003e90 <TIM_Base_SetConfig+0x11c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d003      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a39      	ldr	r2, [pc, #228]	; (8003e94 <TIM_Base_SetConfig+0x120>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d108      	bne.n	8003dc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a2e      	ldr	r2, [pc, #184]	; (8003e84 <TIM_Base_SetConfig+0x110>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd4:	d027      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a2b      	ldr	r2, [pc, #172]	; (8003e88 <TIM_Base_SetConfig+0x114>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d023      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a2a      	ldr	r2, [pc, #168]	; (8003e8c <TIM_Base_SetConfig+0x118>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a29      	ldr	r2, [pc, #164]	; (8003e90 <TIM_Base_SetConfig+0x11c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a28      	ldr	r2, [pc, #160]	; (8003e94 <TIM_Base_SetConfig+0x120>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d017      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a27      	ldr	r2, [pc, #156]	; (8003e98 <TIM_Base_SetConfig+0x124>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a26      	ldr	r2, [pc, #152]	; (8003e9c <TIM_Base_SetConfig+0x128>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a25      	ldr	r2, [pc, #148]	; (8003ea0 <TIM_Base_SetConfig+0x12c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a24      	ldr	r2, [pc, #144]	; (8003ea4 <TIM_Base_SetConfig+0x130>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a23      	ldr	r2, [pc, #140]	; (8003ea8 <TIM_Base_SetConfig+0x134>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a22      	ldr	r2, [pc, #136]	; (8003eac <TIM_Base_SetConfig+0x138>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d108      	bne.n	8003e38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a09      	ldr	r2, [pc, #36]	; (8003e84 <TIM_Base_SetConfig+0x110>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d003      	beq.n	8003e6c <TIM_Base_SetConfig+0xf8>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a0b      	ldr	r2, [pc, #44]	; (8003e94 <TIM_Base_SetConfig+0x120>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d103      	bne.n	8003e74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	615a      	str	r2, [r3, #20]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr
 8003e84:	40010000 	.word	0x40010000
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800
 8003e90:	40000c00 	.word	0x40000c00
 8003e94:	40010400 	.word	0x40010400
 8003e98:	40014000 	.word	0x40014000
 8003e9c:	40014400 	.word	0x40014400
 8003ea0:	40014800 	.word	0x40014800
 8003ea4:	40001800 	.word	0x40001800
 8003ea8:	40001c00 	.word	0x40001c00
 8003eac:	40002000 	.word	0x40002000

08003eb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b087      	sub	sp, #28
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	f023 0201 	bic.w	r2, r3, #1
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003eda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f023 030a 	bic.w	r3, r3, #10
 8003eec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	621a      	str	r2, [r3, #32]
}
 8003f02:	bf00      	nop
 8003f04:	371c      	adds	r7, #28
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr

08003f0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b087      	sub	sp, #28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a1b      	ldr	r3, [r3, #32]
 8003f22:	f023 0210 	bic.w	r2, r3, #16
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	031b      	lsls	r3, r3, #12
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f48:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	621a      	str	r2, [r3, #32]
}
 8003f60:	bf00      	nop
 8003f62:	371c      	adds	r7, #28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr

08003f6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b085      	sub	sp, #20
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f043 0307 	orr.w	r3, r3, #7
 8003f8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	609a      	str	r2, [r3, #8]
}
 8003f94:	bf00      	nop
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bc80      	pop	{r7}
 8003f9c:	4770      	bx	lr

08003f9e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b087      	sub	sp, #28
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	60f8      	str	r0, [r7, #12]
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fb8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	021a      	lsls	r2, r3, #8
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	609a      	str	r2, [r3, #8]
}
 8003fd2:	bf00      	nop
 8003fd4:	371c      	adds	r7, #28
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bc80      	pop	{r7}
 8003fda:	4770      	bx	lr

08003fdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d101      	bne.n	8003ff4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	e05a      	b.n	80040aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2202      	movs	r2, #2
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800401a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	4313      	orrs	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a20      	ldr	r2, [pc, #128]	; (80040b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d022      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004040:	d01d      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1c      	ldr	r2, [pc, #112]	; (80040b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d018      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1a      	ldr	r2, [pc, #104]	; (80040bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a19      	ldr	r2, [pc, #100]	; (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00e      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a17      	ldr	r2, [pc, #92]	; (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d009      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a16      	ldr	r2, [pc, #88]	; (80040c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d004      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a14      	ldr	r2, [pc, #80]	; (80040cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d10c      	bne.n	8004098 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004084:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	4313      	orrs	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr
 80040b4:	40010000 	.word	0x40010000
 80040b8:	40000400 	.word	0x40000400
 80040bc:	40000800 	.word	0x40000800
 80040c0:	40000c00 	.word	0x40000c00
 80040c4:	40010400 	.word	0x40010400
 80040c8:	40014000 	.word	0x40014000
 80040cc:	40001800 	.word	0x40001800

080040d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	bc80      	pop	{r7}
 80040e0:	4770      	bx	lr

080040e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80040f4:	b084      	sub	sp, #16
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
 80040fe:	f107 001c 	add.w	r0, r7, #28
 8004102:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004108:	2b01      	cmp	r3, #1
 800410a:	d122      	bne.n	8004152 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004110:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004120:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004136:	2b01      	cmp	r3, #1
 8004138:	d105      	bne.n	8004146 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fa8c 	bl	8004664 <USB_CoreReset>
 800414c:	4603      	mov	r3, r0
 800414e:	73fb      	strb	r3, [r7, #15]
 8004150:	e010      	b.n	8004174 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fa80 	bl	8004664 <USB_CoreReset>
 8004164:	4603      	mov	r3, r0
 8004166:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	2b01      	cmp	r3, #1
 8004178:	d10b      	bne.n	8004192 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f043 0206 	orr.w	r2, r3, #6
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f043 0220 	orr.w	r2, r3, #32
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004192:	7bfb      	ldrb	r3, [r7, #15]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800419e:	b004      	add	sp, #16
 80041a0:	4770      	bx	lr

080041a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f023 0201 	bic.w	r2, r3, #1
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	bc80      	pop	{r7}
 80041c0:	4770      	bx	lr

080041c2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	460b      	mov	r3, r1
 80041cc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80041de:	78fb      	ldrb	r3, [r7, #3]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d115      	bne.n	8004210 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80041f0:	2001      	movs	r0, #1
 80041f2:	f7fd fd3f 	bl	8001c74 <HAL_Delay>
      ms++;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	3301      	adds	r3, #1
 80041fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 fa23 	bl	8004648 <USB_GetMode>
 8004202:	4603      	mov	r3, r0
 8004204:	2b01      	cmp	r3, #1
 8004206:	d01e      	beq.n	8004246 <USB_SetCurrentMode+0x84>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b31      	cmp	r3, #49	; 0x31
 800420c:	d9f0      	bls.n	80041f0 <USB_SetCurrentMode+0x2e>
 800420e:	e01a      	b.n	8004246 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004210:	78fb      	ldrb	r3, [r7, #3]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d115      	bne.n	8004242 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004222:	2001      	movs	r0, #1
 8004224:	f7fd fd26 	bl	8001c74 <HAL_Delay>
      ms++;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	3301      	adds	r3, #1
 800422c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 fa0a 	bl	8004648 <USB_GetMode>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <USB_SetCurrentMode+0x84>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b31      	cmp	r3, #49	; 0x31
 800423e:	d9f0      	bls.n	8004222 <USB_SetCurrentMode+0x60>
 8004240:	e001      	b.n	8004246 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e005      	b.n	8004252 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b32      	cmp	r3, #50	; 0x32
 800424a:	d101      	bne.n	8004250 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800425c:	b084      	sub	sp, #16
 800425e:	b580      	push	{r7, lr}
 8004260:	b086      	sub	sp, #24
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800426a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004276:	2300      	movs	r3, #0
 8004278:	613b      	str	r3, [r7, #16]
 800427a:	e009      	b.n	8004290 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	3340      	adds	r3, #64	; 0x40
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	2200      	movs	r2, #0
 8004288:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	3301      	adds	r3, #1
 800428e:	613b      	str	r3, [r7, #16]
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	2b0e      	cmp	r3, #14
 8004294:	d9f2      	bls.n	800427c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004296:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004298:	2b00      	cmp	r3, #0
 800429a:	d11c      	bne.n	80042d6 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80042aa:	f043 0302 	orr.w	r3, r3, #2
 80042ae:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042cc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	639a      	str	r2, [r3, #56]	; 0x38
 80042d4:	e00b      	b.n	80042ee <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042da:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80042f4:	461a      	mov	r2, r3
 80042f6:	2300      	movs	r3, #0
 80042f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80042fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d10c      	bne.n	800431a <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004302:	2b00      	cmp	r3, #0
 8004304:	d104      	bne.n	8004310 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004306:	2100      	movs	r1, #0
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f965 	bl	80045d8 <USB_SetDevSpeed>
 800430e:	e008      	b.n	8004322 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004310:	2101      	movs	r1, #1
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f960 	bl	80045d8 <USB_SetDevSpeed>
 8004318:	e003      	b.n	8004322 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800431a:	2103      	movs	r1, #3
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f95b 	bl	80045d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004322:	2110      	movs	r1, #16
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 f8f3 	bl	8004510 <USB_FlushTxFifo>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d001      	beq.n	8004334 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 f91f 	bl	8004578 <USB_FlushRxFifo>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800434a:	461a      	mov	r2, r3
 800434c:	2300      	movs	r3, #0
 800434e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004356:	461a      	mov	r2, r3
 8004358:	2300      	movs	r3, #0
 800435a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004362:	461a      	mov	r2, r3
 8004364:	2300      	movs	r3, #0
 8004366:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004368:	2300      	movs	r3, #0
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	e043      	b.n	80043f6 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004380:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004384:	d118      	bne.n	80043b8 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004398:	461a      	mov	r2, r3
 800439a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	e013      	b.n	80043ca <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	015a      	lsls	r2, r3, #5
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043ae:	461a      	mov	r2, r3
 80043b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	e008      	b.n	80043ca <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4413      	add	r3, r2
 80043c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043c4:	461a      	mov	r2, r3
 80043c6:	2300      	movs	r3, #0
 80043c8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	015a      	lsls	r2, r3, #5
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	4413      	add	r3, r2
 80043d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043d6:	461a      	mov	r2, r3
 80043d8:	2300      	movs	r3, #0
 80043da:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	015a      	lsls	r2, r3, #5
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043e8:	461a      	mov	r2, r3
 80043ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80043ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	3301      	adds	r3, #1
 80043f4:	613b      	str	r3, [r7, #16]
 80043f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d3b7      	bcc.n	800436e <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043fe:	2300      	movs	r3, #0
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	e043      	b.n	800448c <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	015a      	lsls	r2, r3, #5
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4413      	add	r3, r2
 800440c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004416:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800441a:	d118      	bne.n	800444e <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10a      	bne.n	8004438 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	015a      	lsls	r2, r3, #5
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4413      	add	r3, r2
 800442a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800442e:	461a      	mov	r2, r3
 8004430:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	e013      	b.n	8004460 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004444:	461a      	mov	r2, r3
 8004446:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	e008      	b.n	8004460 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	015a      	lsls	r2, r3, #5
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	4413      	add	r3, r2
 8004456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800445a:	461a      	mov	r2, r3
 800445c:	2300      	movs	r3, #0
 800445e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800446c:	461a      	mov	r2, r3
 800446e:	2300      	movs	r3, #0
 8004470:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	015a      	lsls	r2, r3, #5
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4413      	add	r3, r2
 800447a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800447e:	461a      	mov	r2, r3
 8004480:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004484:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	3301      	adds	r3, #1
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	429a      	cmp	r2, r3
 8004492:	d3b7      	bcc.n	8004404 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80044b4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80044b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d105      	bne.n	80044c8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	f043 0210 	orr.w	r2, r3, #16
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699a      	ldr	r2, [r3, #24]
 80044cc:	4b0f      	ldr	r3, [pc, #60]	; (800450c <USB_DevInit+0x2b0>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80044d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <USB_DevInit+0x28a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	f043 0208 	orr.w	r2, r3, #8
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80044e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d107      	bne.n	80044fc <USB_DevInit+0x2a0>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80044f4:	f043 0304 	orr.w	r3, r3, #4
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80044fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004508:	b004      	add	sp, #16
 800450a:	4770      	bx	lr
 800450c:	803c3800 	.word	0x803c3800

08004510 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3301      	adds	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a13      	ldr	r2, [pc, #76]	; (8004574 <USB_FlushTxFifo+0x64>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d901      	bls.n	8004530 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e01b      	b.n	8004568 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	2b00      	cmp	r3, #0
 8004536:	daf2      	bge.n	800451e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	019b      	lsls	r3, r3, #6
 8004540:	f043 0220 	orr.w	r2, r3, #32
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3301      	adds	r3, #1
 800454c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	4a08      	ldr	r2, [pc, #32]	; (8004574 <USB_FlushTxFifo+0x64>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d901      	bls.n	800455a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e006      	b.n	8004568 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	f003 0320 	and.w	r3, r3, #32
 8004562:	2b20      	cmp	r3, #32
 8004564:	d0f0      	beq.n	8004548 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	00030d40 	.word	0x00030d40

08004578 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	3301      	adds	r3, #1
 8004588:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4a11      	ldr	r2, [pc, #68]	; (80045d4 <USB_FlushRxFifo+0x5c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d901      	bls.n	8004596 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e018      	b.n	80045c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	2b00      	cmp	r3, #0
 800459c:	daf2      	bge.n	8004584 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2210      	movs	r2, #16
 80045a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	3301      	adds	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <USB_FlushRxFifo+0x5c>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d901      	bls.n	80045ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e006      	b.n	80045c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b10      	cmp	r3, #16
 80045c4:	d0f0      	beq.n	80045a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	00030d40 	.word	0x00030d40

080045d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	460b      	mov	r3, r1
 80045e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	78fb      	ldrb	r3, [r7, #3]
 80045f2:	68f9      	ldr	r1, [r7, #12]
 80045f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045f8:	4313      	orrs	r3, r2
 80045fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004622:	f023 0303 	bic.w	r3, r3, #3
 8004626:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	68fa      	ldr	r2, [r7, #12]
 8004632:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004636:	f043 0302 	orr.w	r3, r3, #2
 800463a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr

08004648 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f003 0301 	and.w	r3, r3, #1
}
 8004658:	4618      	mov	r0, r3
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr
	...

08004664 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4a12      	ldr	r2, [pc, #72]	; (80046c4 <USB_CoreReset+0x60>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e01b      	b.n	80046ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	daf2      	bge.n	8004670 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	f043 0201 	orr.w	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	3301      	adds	r3, #1
 800469e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4a08      	ldr	r2, [pc, #32]	; (80046c4 <USB_CoreReset+0x60>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d901      	bls.n	80046ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e006      	b.n	80046ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d0f0      	beq.n	800469a <USB_CoreReset+0x36>

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr
 80046c4:	00030d40 	.word	0x00030d40

080046c8 <malloc>:
 80046c8:	4b02      	ldr	r3, [pc, #8]	; (80046d4 <malloc+0xc>)
 80046ca:	4601      	mov	r1, r0
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	f000 b823 	b.w	8004718 <_malloc_r>
 80046d2:	bf00      	nop
 80046d4:	200000c4 	.word	0x200000c4

080046d8 <sbrk_aligned>:
 80046d8:	b570      	push	{r4, r5, r6, lr}
 80046da:	4e0e      	ldr	r6, [pc, #56]	; (8004714 <sbrk_aligned+0x3c>)
 80046dc:	460c      	mov	r4, r1
 80046de:	6831      	ldr	r1, [r6, #0]
 80046e0:	4605      	mov	r5, r0
 80046e2:	b911      	cbnz	r1, 80046ea <sbrk_aligned+0x12>
 80046e4:	f000 fe48 	bl	8005378 <_sbrk_r>
 80046e8:	6030      	str	r0, [r6, #0]
 80046ea:	4621      	mov	r1, r4
 80046ec:	4628      	mov	r0, r5
 80046ee:	f000 fe43 	bl	8005378 <_sbrk_r>
 80046f2:	1c43      	adds	r3, r0, #1
 80046f4:	d00a      	beq.n	800470c <sbrk_aligned+0x34>
 80046f6:	1cc4      	adds	r4, r0, #3
 80046f8:	f024 0403 	bic.w	r4, r4, #3
 80046fc:	42a0      	cmp	r0, r4
 80046fe:	d007      	beq.n	8004710 <sbrk_aligned+0x38>
 8004700:	1a21      	subs	r1, r4, r0
 8004702:	4628      	mov	r0, r5
 8004704:	f000 fe38 	bl	8005378 <_sbrk_r>
 8004708:	3001      	adds	r0, #1
 800470a:	d101      	bne.n	8004710 <sbrk_aligned+0x38>
 800470c:	f04f 34ff 	mov.w	r4, #4294967295
 8004710:	4620      	mov	r0, r4
 8004712:	bd70      	pop	{r4, r5, r6, pc}
 8004714:	20000918 	.word	0x20000918

08004718 <_malloc_r>:
 8004718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800471c:	1ccd      	adds	r5, r1, #3
 800471e:	f025 0503 	bic.w	r5, r5, #3
 8004722:	3508      	adds	r5, #8
 8004724:	2d0c      	cmp	r5, #12
 8004726:	bf38      	it	cc
 8004728:	250c      	movcc	r5, #12
 800472a:	2d00      	cmp	r5, #0
 800472c:	4607      	mov	r7, r0
 800472e:	db01      	blt.n	8004734 <_malloc_r+0x1c>
 8004730:	42a9      	cmp	r1, r5
 8004732:	d905      	bls.n	8004740 <_malloc_r+0x28>
 8004734:	230c      	movs	r3, #12
 8004736:	2600      	movs	r6, #0
 8004738:	603b      	str	r3, [r7, #0]
 800473a:	4630      	mov	r0, r6
 800473c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004740:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004814 <_malloc_r+0xfc>
 8004744:	f000 f868 	bl	8004818 <__malloc_lock>
 8004748:	f8d8 3000 	ldr.w	r3, [r8]
 800474c:	461c      	mov	r4, r3
 800474e:	bb5c      	cbnz	r4, 80047a8 <_malloc_r+0x90>
 8004750:	4629      	mov	r1, r5
 8004752:	4638      	mov	r0, r7
 8004754:	f7ff ffc0 	bl	80046d8 <sbrk_aligned>
 8004758:	1c43      	adds	r3, r0, #1
 800475a:	4604      	mov	r4, r0
 800475c:	d155      	bne.n	800480a <_malloc_r+0xf2>
 800475e:	f8d8 4000 	ldr.w	r4, [r8]
 8004762:	4626      	mov	r6, r4
 8004764:	2e00      	cmp	r6, #0
 8004766:	d145      	bne.n	80047f4 <_malloc_r+0xdc>
 8004768:	2c00      	cmp	r4, #0
 800476a:	d048      	beq.n	80047fe <_malloc_r+0xe6>
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	4631      	mov	r1, r6
 8004770:	4638      	mov	r0, r7
 8004772:	eb04 0903 	add.w	r9, r4, r3
 8004776:	f000 fdff 	bl	8005378 <_sbrk_r>
 800477a:	4581      	cmp	r9, r0
 800477c:	d13f      	bne.n	80047fe <_malloc_r+0xe6>
 800477e:	6821      	ldr	r1, [r4, #0]
 8004780:	4638      	mov	r0, r7
 8004782:	1a6d      	subs	r5, r5, r1
 8004784:	4629      	mov	r1, r5
 8004786:	f7ff ffa7 	bl	80046d8 <sbrk_aligned>
 800478a:	3001      	adds	r0, #1
 800478c:	d037      	beq.n	80047fe <_malloc_r+0xe6>
 800478e:	6823      	ldr	r3, [r4, #0]
 8004790:	442b      	add	r3, r5
 8004792:	6023      	str	r3, [r4, #0]
 8004794:	f8d8 3000 	ldr.w	r3, [r8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d038      	beq.n	800480e <_malloc_r+0xf6>
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	42a2      	cmp	r2, r4
 80047a0:	d12b      	bne.n	80047fa <_malloc_r+0xe2>
 80047a2:	2200      	movs	r2, #0
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	e00f      	b.n	80047c8 <_malloc_r+0xb0>
 80047a8:	6822      	ldr	r2, [r4, #0]
 80047aa:	1b52      	subs	r2, r2, r5
 80047ac:	d41f      	bmi.n	80047ee <_malloc_r+0xd6>
 80047ae:	2a0b      	cmp	r2, #11
 80047b0:	d917      	bls.n	80047e2 <_malloc_r+0xca>
 80047b2:	1961      	adds	r1, r4, r5
 80047b4:	42a3      	cmp	r3, r4
 80047b6:	6025      	str	r5, [r4, #0]
 80047b8:	bf18      	it	ne
 80047ba:	6059      	strne	r1, [r3, #4]
 80047bc:	6863      	ldr	r3, [r4, #4]
 80047be:	bf08      	it	eq
 80047c0:	f8c8 1000 	streq.w	r1, [r8]
 80047c4:	5162      	str	r2, [r4, r5]
 80047c6:	604b      	str	r3, [r1, #4]
 80047c8:	4638      	mov	r0, r7
 80047ca:	f104 060b 	add.w	r6, r4, #11
 80047ce:	f000 f829 	bl	8004824 <__malloc_unlock>
 80047d2:	f026 0607 	bic.w	r6, r6, #7
 80047d6:	1d23      	adds	r3, r4, #4
 80047d8:	1af2      	subs	r2, r6, r3
 80047da:	d0ae      	beq.n	800473a <_malloc_r+0x22>
 80047dc:	1b9b      	subs	r3, r3, r6
 80047de:	50a3      	str	r3, [r4, r2]
 80047e0:	e7ab      	b.n	800473a <_malloc_r+0x22>
 80047e2:	42a3      	cmp	r3, r4
 80047e4:	6862      	ldr	r2, [r4, #4]
 80047e6:	d1dd      	bne.n	80047a4 <_malloc_r+0x8c>
 80047e8:	f8c8 2000 	str.w	r2, [r8]
 80047ec:	e7ec      	b.n	80047c8 <_malloc_r+0xb0>
 80047ee:	4623      	mov	r3, r4
 80047f0:	6864      	ldr	r4, [r4, #4]
 80047f2:	e7ac      	b.n	800474e <_malloc_r+0x36>
 80047f4:	4634      	mov	r4, r6
 80047f6:	6876      	ldr	r6, [r6, #4]
 80047f8:	e7b4      	b.n	8004764 <_malloc_r+0x4c>
 80047fa:	4613      	mov	r3, r2
 80047fc:	e7cc      	b.n	8004798 <_malloc_r+0x80>
 80047fe:	230c      	movs	r3, #12
 8004800:	4638      	mov	r0, r7
 8004802:	603b      	str	r3, [r7, #0]
 8004804:	f000 f80e 	bl	8004824 <__malloc_unlock>
 8004808:	e797      	b.n	800473a <_malloc_r+0x22>
 800480a:	6025      	str	r5, [r4, #0]
 800480c:	e7dc      	b.n	80047c8 <_malloc_r+0xb0>
 800480e:	605b      	str	r3, [r3, #4]
 8004810:	deff      	udf	#255	; 0xff
 8004812:	bf00      	nop
 8004814:	20000914 	.word	0x20000914

08004818 <__malloc_lock>:
 8004818:	4801      	ldr	r0, [pc, #4]	; (8004820 <__malloc_lock+0x8>)
 800481a:	f000 bdfa 	b.w	8005412 <__retarget_lock_acquire_recursive>
 800481e:	bf00      	nop
 8004820:	20000a5c 	.word	0x20000a5c

08004824 <__malloc_unlock>:
 8004824:	4801      	ldr	r0, [pc, #4]	; (800482c <__malloc_unlock+0x8>)
 8004826:	f000 bdf5 	b.w	8005414 <__retarget_lock_release_recursive>
 800482a:	bf00      	nop
 800482c:	20000a5c 	.word	0x20000a5c

08004830 <__cvt>:
 8004830:	2b00      	cmp	r3, #0
 8004832:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004836:	461f      	mov	r7, r3
 8004838:	bfbb      	ittet	lt
 800483a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800483e:	461f      	movlt	r7, r3
 8004840:	2300      	movge	r3, #0
 8004842:	232d      	movlt	r3, #45	; 0x2d
 8004844:	b088      	sub	sp, #32
 8004846:	4614      	mov	r4, r2
 8004848:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800484a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800484c:	7013      	strb	r3, [r2, #0]
 800484e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004850:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004854:	f023 0820 	bic.w	r8, r3, #32
 8004858:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800485c:	d005      	beq.n	800486a <__cvt+0x3a>
 800485e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004862:	d100      	bne.n	8004866 <__cvt+0x36>
 8004864:	3501      	adds	r5, #1
 8004866:	2302      	movs	r3, #2
 8004868:	e000      	b.n	800486c <__cvt+0x3c>
 800486a:	2303      	movs	r3, #3
 800486c:	aa07      	add	r2, sp, #28
 800486e:	9204      	str	r2, [sp, #16]
 8004870:	aa06      	add	r2, sp, #24
 8004872:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004876:	e9cd 3500 	strd	r3, r5, [sp]
 800487a:	4622      	mov	r2, r4
 800487c:	463b      	mov	r3, r7
 800487e:	f000 fe63 	bl	8005548 <_dtoa_r>
 8004882:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004886:	4606      	mov	r6, r0
 8004888:	d102      	bne.n	8004890 <__cvt+0x60>
 800488a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800488c:	07db      	lsls	r3, r3, #31
 800488e:	d522      	bpl.n	80048d6 <__cvt+0xa6>
 8004890:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004894:	eb06 0905 	add.w	r9, r6, r5
 8004898:	d110      	bne.n	80048bc <__cvt+0x8c>
 800489a:	7833      	ldrb	r3, [r6, #0]
 800489c:	2b30      	cmp	r3, #48	; 0x30
 800489e:	d10a      	bne.n	80048b6 <__cvt+0x86>
 80048a0:	2200      	movs	r2, #0
 80048a2:	2300      	movs	r3, #0
 80048a4:	4620      	mov	r0, r4
 80048a6:	4639      	mov	r1, r7
 80048a8:	f7fc f8ba 	bl	8000a20 <__aeabi_dcmpeq>
 80048ac:	b918      	cbnz	r0, 80048b6 <__cvt+0x86>
 80048ae:	f1c5 0501 	rsb	r5, r5, #1
 80048b2:	f8ca 5000 	str.w	r5, [sl]
 80048b6:	f8da 3000 	ldr.w	r3, [sl]
 80048ba:	4499      	add	r9, r3
 80048bc:	2200      	movs	r2, #0
 80048be:	2300      	movs	r3, #0
 80048c0:	4620      	mov	r0, r4
 80048c2:	4639      	mov	r1, r7
 80048c4:	f7fc f8ac 	bl	8000a20 <__aeabi_dcmpeq>
 80048c8:	b108      	cbz	r0, 80048ce <__cvt+0x9e>
 80048ca:	f8cd 901c 	str.w	r9, [sp, #28]
 80048ce:	2230      	movs	r2, #48	; 0x30
 80048d0:	9b07      	ldr	r3, [sp, #28]
 80048d2:	454b      	cmp	r3, r9
 80048d4:	d307      	bcc.n	80048e6 <__cvt+0xb6>
 80048d6:	4630      	mov	r0, r6
 80048d8:	9b07      	ldr	r3, [sp, #28]
 80048da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80048dc:	1b9b      	subs	r3, r3, r6
 80048de:	6013      	str	r3, [r2, #0]
 80048e0:	b008      	add	sp, #32
 80048e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e6:	1c59      	adds	r1, r3, #1
 80048e8:	9107      	str	r1, [sp, #28]
 80048ea:	701a      	strb	r2, [r3, #0]
 80048ec:	e7f0      	b.n	80048d0 <__cvt+0xa0>

080048ee <__exponent>:
 80048ee:	4603      	mov	r3, r0
 80048f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f2:	2900      	cmp	r1, #0
 80048f4:	f803 2b02 	strb.w	r2, [r3], #2
 80048f8:	bfb6      	itet	lt
 80048fa:	222d      	movlt	r2, #45	; 0x2d
 80048fc:	222b      	movge	r2, #43	; 0x2b
 80048fe:	4249      	neglt	r1, r1
 8004900:	2909      	cmp	r1, #9
 8004902:	7042      	strb	r2, [r0, #1]
 8004904:	dd2a      	ble.n	800495c <__exponent+0x6e>
 8004906:	f10d 0207 	add.w	r2, sp, #7
 800490a:	4617      	mov	r7, r2
 800490c:	260a      	movs	r6, #10
 800490e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004912:	4694      	mov	ip, r2
 8004914:	fb06 1415 	mls	r4, r6, r5, r1
 8004918:	3430      	adds	r4, #48	; 0x30
 800491a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800491e:	460c      	mov	r4, r1
 8004920:	2c63      	cmp	r4, #99	; 0x63
 8004922:	4629      	mov	r1, r5
 8004924:	f102 32ff 	add.w	r2, r2, #4294967295
 8004928:	dcf1      	bgt.n	800490e <__exponent+0x20>
 800492a:	3130      	adds	r1, #48	; 0x30
 800492c:	f1ac 0402 	sub.w	r4, ip, #2
 8004930:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004934:	4622      	mov	r2, r4
 8004936:	1c41      	adds	r1, r0, #1
 8004938:	42ba      	cmp	r2, r7
 800493a:	d30a      	bcc.n	8004952 <__exponent+0x64>
 800493c:	f10d 0209 	add.w	r2, sp, #9
 8004940:	eba2 020c 	sub.w	r2, r2, ip
 8004944:	42bc      	cmp	r4, r7
 8004946:	bf88      	it	hi
 8004948:	2200      	movhi	r2, #0
 800494a:	4413      	add	r3, r2
 800494c:	1a18      	subs	r0, r3, r0
 800494e:	b003      	add	sp, #12
 8004950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004952:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004956:	f801 5f01 	strb.w	r5, [r1, #1]!
 800495a:	e7ed      	b.n	8004938 <__exponent+0x4a>
 800495c:	2330      	movs	r3, #48	; 0x30
 800495e:	3130      	adds	r1, #48	; 0x30
 8004960:	7083      	strb	r3, [r0, #2]
 8004962:	70c1      	strb	r1, [r0, #3]
 8004964:	1d03      	adds	r3, r0, #4
 8004966:	e7f1      	b.n	800494c <__exponent+0x5e>

08004968 <_printf_float>:
 8004968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496c:	b091      	sub	sp, #68	; 0x44
 800496e:	460c      	mov	r4, r1
 8004970:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004974:	4616      	mov	r6, r2
 8004976:	461f      	mov	r7, r3
 8004978:	4605      	mov	r5, r0
 800497a:	f000 fcc5 	bl	8005308 <_localeconv_r>
 800497e:	6803      	ldr	r3, [r0, #0]
 8004980:	4618      	mov	r0, r3
 8004982:	9309      	str	r3, [sp, #36]	; 0x24
 8004984:	f7fb fc20 	bl	80001c8 <strlen>
 8004988:	2300      	movs	r3, #0
 800498a:	930e      	str	r3, [sp, #56]	; 0x38
 800498c:	f8d8 3000 	ldr.w	r3, [r8]
 8004990:	900a      	str	r0, [sp, #40]	; 0x28
 8004992:	3307      	adds	r3, #7
 8004994:	f023 0307 	bic.w	r3, r3, #7
 8004998:	f103 0208 	add.w	r2, r3, #8
 800499c:	f894 9018 	ldrb.w	r9, [r4, #24]
 80049a0:	f8d4 b000 	ldr.w	fp, [r4]
 80049a4:	f8c8 2000 	str.w	r2, [r8]
 80049a8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80049ac:	4652      	mov	r2, sl
 80049ae:	4643      	mov	r3, r8
 80049b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049b4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80049b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80049ba:	f04f 32ff 	mov.w	r2, #4294967295
 80049be:	4650      	mov	r0, sl
 80049c0:	4b9c      	ldr	r3, [pc, #624]	; (8004c34 <_printf_float+0x2cc>)
 80049c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049c4:	f7fc f85e 	bl	8000a84 <__aeabi_dcmpun>
 80049c8:	bb70      	cbnz	r0, 8004a28 <_printf_float+0xc0>
 80049ca:	f04f 32ff 	mov.w	r2, #4294967295
 80049ce:	4650      	mov	r0, sl
 80049d0:	4b98      	ldr	r3, [pc, #608]	; (8004c34 <_printf_float+0x2cc>)
 80049d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049d4:	f7fc f838 	bl	8000a48 <__aeabi_dcmple>
 80049d8:	bb30      	cbnz	r0, 8004a28 <_printf_float+0xc0>
 80049da:	2200      	movs	r2, #0
 80049dc:	2300      	movs	r3, #0
 80049de:	4650      	mov	r0, sl
 80049e0:	4641      	mov	r1, r8
 80049e2:	f7fc f827 	bl	8000a34 <__aeabi_dcmplt>
 80049e6:	b110      	cbz	r0, 80049ee <_printf_float+0x86>
 80049e8:	232d      	movs	r3, #45	; 0x2d
 80049ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049ee:	4a92      	ldr	r2, [pc, #584]	; (8004c38 <_printf_float+0x2d0>)
 80049f0:	4b92      	ldr	r3, [pc, #584]	; (8004c3c <_printf_float+0x2d4>)
 80049f2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80049f6:	bf94      	ite	ls
 80049f8:	4690      	movls	r8, r2
 80049fa:	4698      	movhi	r8, r3
 80049fc:	2303      	movs	r3, #3
 80049fe:	f04f 0a00 	mov.w	sl, #0
 8004a02:	6123      	str	r3, [r4, #16]
 8004a04:	f02b 0304 	bic.w	r3, fp, #4
 8004a08:	6023      	str	r3, [r4, #0]
 8004a0a:	4633      	mov	r3, r6
 8004a0c:	4621      	mov	r1, r4
 8004a0e:	4628      	mov	r0, r5
 8004a10:	9700      	str	r7, [sp, #0]
 8004a12:	aa0f      	add	r2, sp, #60	; 0x3c
 8004a14:	f000 f9d6 	bl	8004dc4 <_printf_common>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	f040 8090 	bne.w	8004b3e <_printf_float+0x1d6>
 8004a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a22:	b011      	add	sp, #68	; 0x44
 8004a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a28:	4652      	mov	r2, sl
 8004a2a:	4643      	mov	r3, r8
 8004a2c:	4650      	mov	r0, sl
 8004a2e:	4641      	mov	r1, r8
 8004a30:	f7fc f828 	bl	8000a84 <__aeabi_dcmpun>
 8004a34:	b148      	cbz	r0, 8004a4a <_printf_float+0xe2>
 8004a36:	f1b8 0f00 	cmp.w	r8, #0
 8004a3a:	bfb8      	it	lt
 8004a3c:	232d      	movlt	r3, #45	; 0x2d
 8004a3e:	4a80      	ldr	r2, [pc, #512]	; (8004c40 <_printf_float+0x2d8>)
 8004a40:	bfb8      	it	lt
 8004a42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a46:	4b7f      	ldr	r3, [pc, #508]	; (8004c44 <_printf_float+0x2dc>)
 8004a48:	e7d3      	b.n	80049f2 <_printf_float+0x8a>
 8004a4a:	6863      	ldr	r3, [r4, #4]
 8004a4c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	d142      	bne.n	8004ada <_printf_float+0x172>
 8004a54:	2306      	movs	r3, #6
 8004a56:	6063      	str	r3, [r4, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	9206      	str	r2, [sp, #24]
 8004a5c:	aa0e      	add	r2, sp, #56	; 0x38
 8004a5e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004a62:	aa0d      	add	r2, sp, #52	; 0x34
 8004a64:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004a68:	9203      	str	r2, [sp, #12]
 8004a6a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004a6e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a72:	6023      	str	r3, [r4, #0]
 8004a74:	6863      	ldr	r3, [r4, #4]
 8004a76:	4652      	mov	r2, sl
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	4643      	mov	r3, r8
 8004a7e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004a80:	f7ff fed6 	bl	8004830 <__cvt>
 8004a84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a86:	4680      	mov	r8, r0
 8004a88:	2947      	cmp	r1, #71	; 0x47
 8004a8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a8c:	d108      	bne.n	8004aa0 <_printf_float+0x138>
 8004a8e:	1cc8      	adds	r0, r1, #3
 8004a90:	db02      	blt.n	8004a98 <_printf_float+0x130>
 8004a92:	6863      	ldr	r3, [r4, #4]
 8004a94:	4299      	cmp	r1, r3
 8004a96:	dd40      	ble.n	8004b1a <_printf_float+0x1b2>
 8004a98:	f1a9 0902 	sub.w	r9, r9, #2
 8004a9c:	fa5f f989 	uxtb.w	r9, r9
 8004aa0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004aa4:	d81f      	bhi.n	8004ae6 <_printf_float+0x17e>
 8004aa6:	464a      	mov	r2, r9
 8004aa8:	3901      	subs	r1, #1
 8004aaa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004aae:	910d      	str	r1, [sp, #52]	; 0x34
 8004ab0:	f7ff ff1d 	bl	80048ee <__exponent>
 8004ab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ab6:	4682      	mov	sl, r0
 8004ab8:	1813      	adds	r3, r2, r0
 8004aba:	2a01      	cmp	r2, #1
 8004abc:	6123      	str	r3, [r4, #16]
 8004abe:	dc02      	bgt.n	8004ac6 <_printf_float+0x15e>
 8004ac0:	6822      	ldr	r2, [r4, #0]
 8004ac2:	07d2      	lsls	r2, r2, #31
 8004ac4:	d501      	bpl.n	8004aca <_printf_float+0x162>
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	6123      	str	r3, [r4, #16]
 8004aca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d09b      	beq.n	8004a0a <_printf_float+0xa2>
 8004ad2:	232d      	movs	r3, #45	; 0x2d
 8004ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ad8:	e797      	b.n	8004a0a <_printf_float+0xa2>
 8004ada:	2947      	cmp	r1, #71	; 0x47
 8004adc:	d1bc      	bne.n	8004a58 <_printf_float+0xf0>
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1ba      	bne.n	8004a58 <_printf_float+0xf0>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e7b7      	b.n	8004a56 <_printf_float+0xee>
 8004ae6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004aea:	d118      	bne.n	8004b1e <_printf_float+0x1b6>
 8004aec:	2900      	cmp	r1, #0
 8004aee:	6863      	ldr	r3, [r4, #4]
 8004af0:	dd0b      	ble.n	8004b0a <_printf_float+0x1a2>
 8004af2:	6121      	str	r1, [r4, #16]
 8004af4:	b913      	cbnz	r3, 8004afc <_printf_float+0x194>
 8004af6:	6822      	ldr	r2, [r4, #0]
 8004af8:	07d0      	lsls	r0, r2, #31
 8004afa:	d502      	bpl.n	8004b02 <_printf_float+0x19a>
 8004afc:	3301      	adds	r3, #1
 8004afe:	440b      	add	r3, r1
 8004b00:	6123      	str	r3, [r4, #16]
 8004b02:	f04f 0a00 	mov.w	sl, #0
 8004b06:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b08:	e7df      	b.n	8004aca <_printf_float+0x162>
 8004b0a:	b913      	cbnz	r3, 8004b12 <_printf_float+0x1aa>
 8004b0c:	6822      	ldr	r2, [r4, #0]
 8004b0e:	07d2      	lsls	r2, r2, #31
 8004b10:	d501      	bpl.n	8004b16 <_printf_float+0x1ae>
 8004b12:	3302      	adds	r3, #2
 8004b14:	e7f4      	b.n	8004b00 <_printf_float+0x198>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e7f2      	b.n	8004b00 <_printf_float+0x198>
 8004b1a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b20:	4299      	cmp	r1, r3
 8004b22:	db05      	blt.n	8004b30 <_printf_float+0x1c8>
 8004b24:	6823      	ldr	r3, [r4, #0]
 8004b26:	6121      	str	r1, [r4, #16]
 8004b28:	07d8      	lsls	r0, r3, #31
 8004b2a:	d5ea      	bpl.n	8004b02 <_printf_float+0x19a>
 8004b2c:	1c4b      	adds	r3, r1, #1
 8004b2e:	e7e7      	b.n	8004b00 <_printf_float+0x198>
 8004b30:	2900      	cmp	r1, #0
 8004b32:	bfcc      	ite	gt
 8004b34:	2201      	movgt	r2, #1
 8004b36:	f1c1 0202 	rsble	r2, r1, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	e7e0      	b.n	8004b00 <_printf_float+0x198>
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	055a      	lsls	r2, r3, #21
 8004b42:	d407      	bmi.n	8004b54 <_printf_float+0x1ec>
 8004b44:	6923      	ldr	r3, [r4, #16]
 8004b46:	4642      	mov	r2, r8
 8004b48:	4631      	mov	r1, r6
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	47b8      	blx	r7
 8004b4e:	3001      	adds	r0, #1
 8004b50:	d12b      	bne.n	8004baa <_printf_float+0x242>
 8004b52:	e764      	b.n	8004a1e <_printf_float+0xb6>
 8004b54:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b58:	f240 80dd 	bls.w	8004d16 <_printf_float+0x3ae>
 8004b5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b60:	2200      	movs	r2, #0
 8004b62:	2300      	movs	r3, #0
 8004b64:	f7fb ff5c 	bl	8000a20 <__aeabi_dcmpeq>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d033      	beq.n	8004bd4 <_printf_float+0x26c>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	4631      	mov	r1, r6
 8004b70:	4628      	mov	r0, r5
 8004b72:	4a35      	ldr	r2, [pc, #212]	; (8004c48 <_printf_float+0x2e0>)
 8004b74:	47b8      	blx	r7
 8004b76:	3001      	adds	r0, #1
 8004b78:	f43f af51 	beq.w	8004a1e <_printf_float+0xb6>
 8004b7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b80:	429a      	cmp	r2, r3
 8004b82:	db02      	blt.n	8004b8a <_printf_float+0x222>
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	07d8      	lsls	r0, r3, #31
 8004b88:	d50f      	bpl.n	8004baa <_printf_float+0x242>
 8004b8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4628      	mov	r0, r5
 8004b92:	47b8      	blx	r7
 8004b94:	3001      	adds	r0, #1
 8004b96:	f43f af42 	beq.w	8004a1e <_printf_float+0xb6>
 8004b9a:	f04f 0800 	mov.w	r8, #0
 8004b9e:	f104 091a 	add.w	r9, r4, #26
 8004ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	4543      	cmp	r3, r8
 8004ba8:	dc09      	bgt.n	8004bbe <_printf_float+0x256>
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	079b      	lsls	r3, r3, #30
 8004bae:	f100 8104 	bmi.w	8004dba <_printf_float+0x452>
 8004bb2:	68e0      	ldr	r0, [r4, #12]
 8004bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004bb6:	4298      	cmp	r0, r3
 8004bb8:	bfb8      	it	lt
 8004bba:	4618      	movlt	r0, r3
 8004bbc:	e731      	b.n	8004a22 <_printf_float+0xba>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	464a      	mov	r2, r9
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	47b8      	blx	r7
 8004bc8:	3001      	adds	r0, #1
 8004bca:	f43f af28 	beq.w	8004a1e <_printf_float+0xb6>
 8004bce:	f108 0801 	add.w	r8, r8, #1
 8004bd2:	e7e6      	b.n	8004ba2 <_printf_float+0x23a>
 8004bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	dc38      	bgt.n	8004c4c <_printf_float+0x2e4>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	4631      	mov	r1, r6
 8004bde:	4628      	mov	r0, r5
 8004be0:	4a19      	ldr	r2, [pc, #100]	; (8004c48 <_printf_float+0x2e0>)
 8004be2:	47b8      	blx	r7
 8004be4:	3001      	adds	r0, #1
 8004be6:	f43f af1a 	beq.w	8004a1e <_printf_float+0xb6>
 8004bea:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	d102      	bne.n	8004bf8 <_printf_float+0x290>
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	07d9      	lsls	r1, r3, #31
 8004bf6:	d5d8      	bpl.n	8004baa <_printf_float+0x242>
 8004bf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bfc:	4631      	mov	r1, r6
 8004bfe:	4628      	mov	r0, r5
 8004c00:	47b8      	blx	r7
 8004c02:	3001      	adds	r0, #1
 8004c04:	f43f af0b 	beq.w	8004a1e <_printf_float+0xb6>
 8004c08:	f04f 0900 	mov.w	r9, #0
 8004c0c:	f104 0a1a 	add.w	sl, r4, #26
 8004c10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c12:	425b      	negs	r3, r3
 8004c14:	454b      	cmp	r3, r9
 8004c16:	dc01      	bgt.n	8004c1c <_printf_float+0x2b4>
 8004c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c1a:	e794      	b.n	8004b46 <_printf_float+0x1de>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	4652      	mov	r2, sl
 8004c20:	4631      	mov	r1, r6
 8004c22:	4628      	mov	r0, r5
 8004c24:	47b8      	blx	r7
 8004c26:	3001      	adds	r0, #1
 8004c28:	f43f aef9 	beq.w	8004a1e <_printf_float+0xb6>
 8004c2c:	f109 0901 	add.w	r9, r9, #1
 8004c30:	e7ee      	b.n	8004c10 <_printf_float+0x2a8>
 8004c32:	bf00      	nop
 8004c34:	7fefffff 	.word	0x7fefffff
 8004c38:	08007040 	.word	0x08007040
 8004c3c:	08007044 	.word	0x08007044
 8004c40:	08007048 	.word	0x08007048
 8004c44:	0800704c 	.word	0x0800704c
 8004c48:	08007050 	.word	0x08007050
 8004c4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c50:	429a      	cmp	r2, r3
 8004c52:	bfa8      	it	ge
 8004c54:	461a      	movge	r2, r3
 8004c56:	2a00      	cmp	r2, #0
 8004c58:	4691      	mov	r9, r2
 8004c5a:	dc37      	bgt.n	8004ccc <_printf_float+0x364>
 8004c5c:	f04f 0b00 	mov.w	fp, #0
 8004c60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c64:	f104 021a 	add.w	r2, r4, #26
 8004c68:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004c6c:	ebaa 0309 	sub.w	r3, sl, r9
 8004c70:	455b      	cmp	r3, fp
 8004c72:	dc33      	bgt.n	8004cdc <_printf_float+0x374>
 8004c74:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	db3b      	blt.n	8004cf4 <_printf_float+0x38c>
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	07da      	lsls	r2, r3, #31
 8004c80:	d438      	bmi.n	8004cf4 <_printf_float+0x38c>
 8004c82:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004c86:	eba2 0903 	sub.w	r9, r2, r3
 8004c8a:	eba2 020a 	sub.w	r2, r2, sl
 8004c8e:	4591      	cmp	r9, r2
 8004c90:	bfa8      	it	ge
 8004c92:	4691      	movge	r9, r2
 8004c94:	f1b9 0f00 	cmp.w	r9, #0
 8004c98:	dc34      	bgt.n	8004d04 <_printf_float+0x39c>
 8004c9a:	f04f 0800 	mov.w	r8, #0
 8004c9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ca2:	f104 0a1a 	add.w	sl, r4, #26
 8004ca6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004caa:	1a9b      	subs	r3, r3, r2
 8004cac:	eba3 0309 	sub.w	r3, r3, r9
 8004cb0:	4543      	cmp	r3, r8
 8004cb2:	f77f af7a 	ble.w	8004baa <_printf_float+0x242>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	4652      	mov	r2, sl
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	f43f aeac 	beq.w	8004a1e <_printf_float+0xb6>
 8004cc6:	f108 0801 	add.w	r8, r8, #1
 8004cca:	e7ec      	b.n	8004ca6 <_printf_float+0x33e>
 8004ccc:	4613      	mov	r3, r2
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4642      	mov	r2, r8
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	47b8      	blx	r7
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	d1c0      	bne.n	8004c5c <_printf_float+0x2f4>
 8004cda:	e6a0      	b.n	8004a1e <_printf_float+0xb6>
 8004cdc:	2301      	movs	r3, #1
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ce4:	47b8      	blx	r7
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	f43f ae99 	beq.w	8004a1e <_printf_float+0xb6>
 8004cec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004cee:	f10b 0b01 	add.w	fp, fp, #1
 8004cf2:	e7b9      	b.n	8004c68 <_printf_float+0x300>
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	47b8      	blx	r7
 8004cfe:	3001      	adds	r0, #1
 8004d00:	d1bf      	bne.n	8004c82 <_printf_float+0x31a>
 8004d02:	e68c      	b.n	8004a1e <_printf_float+0xb6>
 8004d04:	464b      	mov	r3, r9
 8004d06:	4631      	mov	r1, r6
 8004d08:	4628      	mov	r0, r5
 8004d0a:	eb08 020a 	add.w	r2, r8, sl
 8004d0e:	47b8      	blx	r7
 8004d10:	3001      	adds	r0, #1
 8004d12:	d1c2      	bne.n	8004c9a <_printf_float+0x332>
 8004d14:	e683      	b.n	8004a1e <_printf_float+0xb6>
 8004d16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d18:	2a01      	cmp	r2, #1
 8004d1a:	dc01      	bgt.n	8004d20 <_printf_float+0x3b8>
 8004d1c:	07db      	lsls	r3, r3, #31
 8004d1e:	d539      	bpl.n	8004d94 <_printf_float+0x42c>
 8004d20:	2301      	movs	r3, #1
 8004d22:	4642      	mov	r2, r8
 8004d24:	4631      	mov	r1, r6
 8004d26:	4628      	mov	r0, r5
 8004d28:	47b8      	blx	r7
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	f43f ae77 	beq.w	8004a1e <_printf_float+0xb6>
 8004d30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d34:	4631      	mov	r1, r6
 8004d36:	4628      	mov	r0, r5
 8004d38:	47b8      	blx	r7
 8004d3a:	3001      	adds	r0, #1
 8004d3c:	f43f ae6f 	beq.w	8004a1e <_printf_float+0xb6>
 8004d40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d44:	2200      	movs	r2, #0
 8004d46:	2300      	movs	r3, #0
 8004d48:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004d4c:	f7fb fe68 	bl	8000a20 <__aeabi_dcmpeq>
 8004d50:	b9d8      	cbnz	r0, 8004d8a <_printf_float+0x422>
 8004d52:	f109 33ff 	add.w	r3, r9, #4294967295
 8004d56:	f108 0201 	add.w	r2, r8, #1
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b8      	blx	r7
 8004d60:	3001      	adds	r0, #1
 8004d62:	d10e      	bne.n	8004d82 <_printf_float+0x41a>
 8004d64:	e65b      	b.n	8004a1e <_printf_float+0xb6>
 8004d66:	2301      	movs	r3, #1
 8004d68:	464a      	mov	r2, r9
 8004d6a:	4631      	mov	r1, r6
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	47b8      	blx	r7
 8004d70:	3001      	adds	r0, #1
 8004d72:	f43f ae54 	beq.w	8004a1e <_printf_float+0xb6>
 8004d76:	f108 0801 	add.w	r8, r8, #1
 8004d7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	4543      	cmp	r3, r8
 8004d80:	dcf1      	bgt.n	8004d66 <_printf_float+0x3fe>
 8004d82:	4653      	mov	r3, sl
 8004d84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d88:	e6de      	b.n	8004b48 <_printf_float+0x1e0>
 8004d8a:	f04f 0800 	mov.w	r8, #0
 8004d8e:	f104 091a 	add.w	r9, r4, #26
 8004d92:	e7f2      	b.n	8004d7a <_printf_float+0x412>
 8004d94:	2301      	movs	r3, #1
 8004d96:	4642      	mov	r2, r8
 8004d98:	e7df      	b.n	8004d5a <_printf_float+0x3f2>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	464a      	mov	r2, r9
 8004d9e:	4631      	mov	r1, r6
 8004da0:	4628      	mov	r0, r5
 8004da2:	47b8      	blx	r7
 8004da4:	3001      	adds	r0, #1
 8004da6:	f43f ae3a 	beq.w	8004a1e <_printf_float+0xb6>
 8004daa:	f108 0801 	add.w	r8, r8, #1
 8004dae:	68e3      	ldr	r3, [r4, #12]
 8004db0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004db2:	1a5b      	subs	r3, r3, r1
 8004db4:	4543      	cmp	r3, r8
 8004db6:	dcf0      	bgt.n	8004d9a <_printf_float+0x432>
 8004db8:	e6fb      	b.n	8004bb2 <_printf_float+0x24a>
 8004dba:	f04f 0800 	mov.w	r8, #0
 8004dbe:	f104 0919 	add.w	r9, r4, #25
 8004dc2:	e7f4      	b.n	8004dae <_printf_float+0x446>

08004dc4 <_printf_common>:
 8004dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc8:	4616      	mov	r6, r2
 8004dca:	4699      	mov	r9, r3
 8004dcc:	688a      	ldr	r2, [r1, #8]
 8004dce:	690b      	ldr	r3, [r1, #16]
 8004dd0:	4607      	mov	r7, r0
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	bfb8      	it	lt
 8004dd6:	4613      	movlt	r3, r2
 8004dd8:	6033      	str	r3, [r6, #0]
 8004dda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dde:	460c      	mov	r4, r1
 8004de0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004de4:	b10a      	cbz	r2, 8004dea <_printf_common+0x26>
 8004de6:	3301      	adds	r3, #1
 8004de8:	6033      	str	r3, [r6, #0]
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	0699      	lsls	r1, r3, #26
 8004dee:	bf42      	ittt	mi
 8004df0:	6833      	ldrmi	r3, [r6, #0]
 8004df2:	3302      	addmi	r3, #2
 8004df4:	6033      	strmi	r3, [r6, #0]
 8004df6:	6825      	ldr	r5, [r4, #0]
 8004df8:	f015 0506 	ands.w	r5, r5, #6
 8004dfc:	d106      	bne.n	8004e0c <_printf_common+0x48>
 8004dfe:	f104 0a19 	add.w	sl, r4, #25
 8004e02:	68e3      	ldr	r3, [r4, #12]
 8004e04:	6832      	ldr	r2, [r6, #0]
 8004e06:	1a9b      	subs	r3, r3, r2
 8004e08:	42ab      	cmp	r3, r5
 8004e0a:	dc2b      	bgt.n	8004e64 <_printf_common+0xa0>
 8004e0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e10:	1e13      	subs	r3, r2, #0
 8004e12:	6822      	ldr	r2, [r4, #0]
 8004e14:	bf18      	it	ne
 8004e16:	2301      	movne	r3, #1
 8004e18:	0692      	lsls	r2, r2, #26
 8004e1a:	d430      	bmi.n	8004e7e <_printf_common+0xba>
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	4638      	mov	r0, r7
 8004e20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e24:	47c0      	blx	r8
 8004e26:	3001      	adds	r0, #1
 8004e28:	d023      	beq.n	8004e72 <_printf_common+0xae>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	6922      	ldr	r2, [r4, #16]
 8004e2e:	f003 0306 	and.w	r3, r3, #6
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	bf14      	ite	ne
 8004e36:	2500      	movne	r5, #0
 8004e38:	6833      	ldreq	r3, [r6, #0]
 8004e3a:	f04f 0600 	mov.w	r6, #0
 8004e3e:	bf08      	it	eq
 8004e40:	68e5      	ldreq	r5, [r4, #12]
 8004e42:	f104 041a 	add.w	r4, r4, #26
 8004e46:	bf08      	it	eq
 8004e48:	1aed      	subeq	r5, r5, r3
 8004e4a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004e4e:	bf08      	it	eq
 8004e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e54:	4293      	cmp	r3, r2
 8004e56:	bfc4      	itt	gt
 8004e58:	1a9b      	subgt	r3, r3, r2
 8004e5a:	18ed      	addgt	r5, r5, r3
 8004e5c:	42b5      	cmp	r5, r6
 8004e5e:	d11a      	bne.n	8004e96 <_printf_common+0xd2>
 8004e60:	2000      	movs	r0, #0
 8004e62:	e008      	b.n	8004e76 <_printf_common+0xb2>
 8004e64:	2301      	movs	r3, #1
 8004e66:	4652      	mov	r2, sl
 8004e68:	4649      	mov	r1, r9
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	47c0      	blx	r8
 8004e6e:	3001      	adds	r0, #1
 8004e70:	d103      	bne.n	8004e7a <_printf_common+0xb6>
 8004e72:	f04f 30ff 	mov.w	r0, #4294967295
 8004e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7a:	3501      	adds	r5, #1
 8004e7c:	e7c1      	b.n	8004e02 <_printf_common+0x3e>
 8004e7e:	2030      	movs	r0, #48	; 0x30
 8004e80:	18e1      	adds	r1, r4, r3
 8004e82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e8c:	4422      	add	r2, r4
 8004e8e:	3302      	adds	r3, #2
 8004e90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e94:	e7c2      	b.n	8004e1c <_printf_common+0x58>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4622      	mov	r2, r4
 8004e9a:	4649      	mov	r1, r9
 8004e9c:	4638      	mov	r0, r7
 8004e9e:	47c0      	blx	r8
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	d0e6      	beq.n	8004e72 <_printf_common+0xae>
 8004ea4:	3601      	adds	r6, #1
 8004ea6:	e7d9      	b.n	8004e5c <_printf_common+0x98>

08004ea8 <_printf_i>:
 8004ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eac:	7e0f      	ldrb	r7, [r1, #24]
 8004eae:	4691      	mov	r9, r2
 8004eb0:	2f78      	cmp	r7, #120	; 0x78
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	460c      	mov	r4, r1
 8004eb6:	469a      	mov	sl, r3
 8004eb8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004eba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ebe:	d807      	bhi.n	8004ed0 <_printf_i+0x28>
 8004ec0:	2f62      	cmp	r7, #98	; 0x62
 8004ec2:	d80a      	bhi.n	8004eda <_printf_i+0x32>
 8004ec4:	2f00      	cmp	r7, #0
 8004ec6:	f000 80d5 	beq.w	8005074 <_printf_i+0x1cc>
 8004eca:	2f58      	cmp	r7, #88	; 0x58
 8004ecc:	f000 80c1 	beq.w	8005052 <_printf_i+0x1aa>
 8004ed0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ed4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ed8:	e03a      	b.n	8004f50 <_printf_i+0xa8>
 8004eda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ede:	2b15      	cmp	r3, #21
 8004ee0:	d8f6      	bhi.n	8004ed0 <_printf_i+0x28>
 8004ee2:	a101      	add	r1, pc, #4	; (adr r1, 8004ee8 <_printf_i+0x40>)
 8004ee4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ee8:	08004f41 	.word	0x08004f41
 8004eec:	08004f55 	.word	0x08004f55
 8004ef0:	08004ed1 	.word	0x08004ed1
 8004ef4:	08004ed1 	.word	0x08004ed1
 8004ef8:	08004ed1 	.word	0x08004ed1
 8004efc:	08004ed1 	.word	0x08004ed1
 8004f00:	08004f55 	.word	0x08004f55
 8004f04:	08004ed1 	.word	0x08004ed1
 8004f08:	08004ed1 	.word	0x08004ed1
 8004f0c:	08004ed1 	.word	0x08004ed1
 8004f10:	08004ed1 	.word	0x08004ed1
 8004f14:	0800505b 	.word	0x0800505b
 8004f18:	08004f81 	.word	0x08004f81
 8004f1c:	08005015 	.word	0x08005015
 8004f20:	08004ed1 	.word	0x08004ed1
 8004f24:	08004ed1 	.word	0x08004ed1
 8004f28:	0800507d 	.word	0x0800507d
 8004f2c:	08004ed1 	.word	0x08004ed1
 8004f30:	08004f81 	.word	0x08004f81
 8004f34:	08004ed1 	.word	0x08004ed1
 8004f38:	08004ed1 	.word	0x08004ed1
 8004f3c:	0800501d 	.word	0x0800501d
 8004f40:	682b      	ldr	r3, [r5, #0]
 8004f42:	1d1a      	adds	r2, r3, #4
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	602a      	str	r2, [r5, #0]
 8004f48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0a0      	b.n	8005096 <_printf_i+0x1ee>
 8004f54:	6820      	ldr	r0, [r4, #0]
 8004f56:	682b      	ldr	r3, [r5, #0]
 8004f58:	0607      	lsls	r7, r0, #24
 8004f5a:	f103 0104 	add.w	r1, r3, #4
 8004f5e:	6029      	str	r1, [r5, #0]
 8004f60:	d501      	bpl.n	8004f66 <_printf_i+0xbe>
 8004f62:	681e      	ldr	r6, [r3, #0]
 8004f64:	e003      	b.n	8004f6e <_printf_i+0xc6>
 8004f66:	0646      	lsls	r6, r0, #25
 8004f68:	d5fb      	bpl.n	8004f62 <_printf_i+0xba>
 8004f6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004f6e:	2e00      	cmp	r6, #0
 8004f70:	da03      	bge.n	8004f7a <_printf_i+0xd2>
 8004f72:	232d      	movs	r3, #45	; 0x2d
 8004f74:	4276      	negs	r6, r6
 8004f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f7a:	230a      	movs	r3, #10
 8004f7c:	4859      	ldr	r0, [pc, #356]	; (80050e4 <_printf_i+0x23c>)
 8004f7e:	e012      	b.n	8004fa6 <_printf_i+0xfe>
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	6820      	ldr	r0, [r4, #0]
 8004f84:	1d19      	adds	r1, r3, #4
 8004f86:	6029      	str	r1, [r5, #0]
 8004f88:	0605      	lsls	r5, r0, #24
 8004f8a:	d501      	bpl.n	8004f90 <_printf_i+0xe8>
 8004f8c:	681e      	ldr	r6, [r3, #0]
 8004f8e:	e002      	b.n	8004f96 <_printf_i+0xee>
 8004f90:	0641      	lsls	r1, r0, #25
 8004f92:	d5fb      	bpl.n	8004f8c <_printf_i+0xe4>
 8004f94:	881e      	ldrh	r6, [r3, #0]
 8004f96:	2f6f      	cmp	r7, #111	; 0x6f
 8004f98:	bf0c      	ite	eq
 8004f9a:	2308      	moveq	r3, #8
 8004f9c:	230a      	movne	r3, #10
 8004f9e:	4851      	ldr	r0, [pc, #324]	; (80050e4 <_printf_i+0x23c>)
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fa6:	6865      	ldr	r5, [r4, #4]
 8004fa8:	2d00      	cmp	r5, #0
 8004faa:	bfa8      	it	ge
 8004fac:	6821      	ldrge	r1, [r4, #0]
 8004fae:	60a5      	str	r5, [r4, #8]
 8004fb0:	bfa4      	itt	ge
 8004fb2:	f021 0104 	bicge.w	r1, r1, #4
 8004fb6:	6021      	strge	r1, [r4, #0]
 8004fb8:	b90e      	cbnz	r6, 8004fbe <_printf_i+0x116>
 8004fba:	2d00      	cmp	r5, #0
 8004fbc:	d04b      	beq.n	8005056 <_printf_i+0x1ae>
 8004fbe:	4615      	mov	r5, r2
 8004fc0:	fbb6 f1f3 	udiv	r1, r6, r3
 8004fc4:	fb03 6711 	mls	r7, r3, r1, r6
 8004fc8:	5dc7      	ldrb	r7, [r0, r7]
 8004fca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fce:	4637      	mov	r7, r6
 8004fd0:	42bb      	cmp	r3, r7
 8004fd2:	460e      	mov	r6, r1
 8004fd4:	d9f4      	bls.n	8004fc0 <_printf_i+0x118>
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d10b      	bne.n	8004ff2 <_printf_i+0x14a>
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	07de      	lsls	r6, r3, #31
 8004fde:	d508      	bpl.n	8004ff2 <_printf_i+0x14a>
 8004fe0:	6923      	ldr	r3, [r4, #16]
 8004fe2:	6861      	ldr	r1, [r4, #4]
 8004fe4:	4299      	cmp	r1, r3
 8004fe6:	bfde      	ittt	le
 8004fe8:	2330      	movle	r3, #48	; 0x30
 8004fea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fee:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ff2:	1b52      	subs	r2, r2, r5
 8004ff4:	6122      	str	r2, [r4, #16]
 8004ff6:	464b      	mov	r3, r9
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	4640      	mov	r0, r8
 8004ffc:	f8cd a000 	str.w	sl, [sp]
 8005000:	aa03      	add	r2, sp, #12
 8005002:	f7ff fedf 	bl	8004dc4 <_printf_common>
 8005006:	3001      	adds	r0, #1
 8005008:	d14a      	bne.n	80050a0 <_printf_i+0x1f8>
 800500a:	f04f 30ff 	mov.w	r0, #4294967295
 800500e:	b004      	add	sp, #16
 8005010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	f043 0320 	orr.w	r3, r3, #32
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	2778      	movs	r7, #120	; 0x78
 800501e:	4832      	ldr	r0, [pc, #200]	; (80050e8 <_printf_i+0x240>)
 8005020:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	6829      	ldr	r1, [r5, #0]
 8005028:	061f      	lsls	r7, r3, #24
 800502a:	f851 6b04 	ldr.w	r6, [r1], #4
 800502e:	d402      	bmi.n	8005036 <_printf_i+0x18e>
 8005030:	065f      	lsls	r7, r3, #25
 8005032:	bf48      	it	mi
 8005034:	b2b6      	uxthmi	r6, r6
 8005036:	07df      	lsls	r7, r3, #31
 8005038:	bf48      	it	mi
 800503a:	f043 0320 	orrmi.w	r3, r3, #32
 800503e:	6029      	str	r1, [r5, #0]
 8005040:	bf48      	it	mi
 8005042:	6023      	strmi	r3, [r4, #0]
 8005044:	b91e      	cbnz	r6, 800504e <_printf_i+0x1a6>
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	f023 0320 	bic.w	r3, r3, #32
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	2310      	movs	r3, #16
 8005050:	e7a6      	b.n	8004fa0 <_printf_i+0xf8>
 8005052:	4824      	ldr	r0, [pc, #144]	; (80050e4 <_printf_i+0x23c>)
 8005054:	e7e4      	b.n	8005020 <_printf_i+0x178>
 8005056:	4615      	mov	r5, r2
 8005058:	e7bd      	b.n	8004fd6 <_printf_i+0x12e>
 800505a:	682b      	ldr	r3, [r5, #0]
 800505c:	6826      	ldr	r6, [r4, #0]
 800505e:	1d18      	adds	r0, r3, #4
 8005060:	6961      	ldr	r1, [r4, #20]
 8005062:	6028      	str	r0, [r5, #0]
 8005064:	0635      	lsls	r5, r6, #24
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	d501      	bpl.n	800506e <_printf_i+0x1c6>
 800506a:	6019      	str	r1, [r3, #0]
 800506c:	e002      	b.n	8005074 <_printf_i+0x1cc>
 800506e:	0670      	lsls	r0, r6, #25
 8005070:	d5fb      	bpl.n	800506a <_printf_i+0x1c2>
 8005072:	8019      	strh	r1, [r3, #0]
 8005074:	2300      	movs	r3, #0
 8005076:	4615      	mov	r5, r2
 8005078:	6123      	str	r3, [r4, #16]
 800507a:	e7bc      	b.n	8004ff6 <_printf_i+0x14e>
 800507c:	682b      	ldr	r3, [r5, #0]
 800507e:	2100      	movs	r1, #0
 8005080:	1d1a      	adds	r2, r3, #4
 8005082:	602a      	str	r2, [r5, #0]
 8005084:	681d      	ldr	r5, [r3, #0]
 8005086:	6862      	ldr	r2, [r4, #4]
 8005088:	4628      	mov	r0, r5
 800508a:	f000 f9c4 	bl	8005416 <memchr>
 800508e:	b108      	cbz	r0, 8005094 <_printf_i+0x1ec>
 8005090:	1b40      	subs	r0, r0, r5
 8005092:	6060      	str	r0, [r4, #4]
 8005094:	6863      	ldr	r3, [r4, #4]
 8005096:	6123      	str	r3, [r4, #16]
 8005098:	2300      	movs	r3, #0
 800509a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800509e:	e7aa      	b.n	8004ff6 <_printf_i+0x14e>
 80050a0:	462a      	mov	r2, r5
 80050a2:	4649      	mov	r1, r9
 80050a4:	4640      	mov	r0, r8
 80050a6:	6923      	ldr	r3, [r4, #16]
 80050a8:	47d0      	blx	sl
 80050aa:	3001      	adds	r0, #1
 80050ac:	d0ad      	beq.n	800500a <_printf_i+0x162>
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	079b      	lsls	r3, r3, #30
 80050b2:	d413      	bmi.n	80050dc <_printf_i+0x234>
 80050b4:	68e0      	ldr	r0, [r4, #12]
 80050b6:	9b03      	ldr	r3, [sp, #12]
 80050b8:	4298      	cmp	r0, r3
 80050ba:	bfb8      	it	lt
 80050bc:	4618      	movlt	r0, r3
 80050be:	e7a6      	b.n	800500e <_printf_i+0x166>
 80050c0:	2301      	movs	r3, #1
 80050c2:	4632      	mov	r2, r6
 80050c4:	4649      	mov	r1, r9
 80050c6:	4640      	mov	r0, r8
 80050c8:	47d0      	blx	sl
 80050ca:	3001      	adds	r0, #1
 80050cc:	d09d      	beq.n	800500a <_printf_i+0x162>
 80050ce:	3501      	adds	r5, #1
 80050d0:	68e3      	ldr	r3, [r4, #12]
 80050d2:	9903      	ldr	r1, [sp, #12]
 80050d4:	1a5b      	subs	r3, r3, r1
 80050d6:	42ab      	cmp	r3, r5
 80050d8:	dcf2      	bgt.n	80050c0 <_printf_i+0x218>
 80050da:	e7eb      	b.n	80050b4 <_printf_i+0x20c>
 80050dc:	2500      	movs	r5, #0
 80050de:	f104 0619 	add.w	r6, r4, #25
 80050e2:	e7f5      	b.n	80050d0 <_printf_i+0x228>
 80050e4:	08007052 	.word	0x08007052
 80050e8:	08007063 	.word	0x08007063

080050ec <std>:
 80050ec:	2300      	movs	r3, #0
 80050ee:	b510      	push	{r4, lr}
 80050f0:	4604      	mov	r4, r0
 80050f2:	e9c0 3300 	strd	r3, r3, [r0]
 80050f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050fa:	6083      	str	r3, [r0, #8]
 80050fc:	8181      	strh	r1, [r0, #12]
 80050fe:	6643      	str	r3, [r0, #100]	; 0x64
 8005100:	81c2      	strh	r2, [r0, #14]
 8005102:	6183      	str	r3, [r0, #24]
 8005104:	4619      	mov	r1, r3
 8005106:	2208      	movs	r2, #8
 8005108:	305c      	adds	r0, #92	; 0x5c
 800510a:	f000 f8f4 	bl	80052f6 <memset>
 800510e:	4b0d      	ldr	r3, [pc, #52]	; (8005144 <std+0x58>)
 8005110:	6224      	str	r4, [r4, #32]
 8005112:	6263      	str	r3, [r4, #36]	; 0x24
 8005114:	4b0c      	ldr	r3, [pc, #48]	; (8005148 <std+0x5c>)
 8005116:	62a3      	str	r3, [r4, #40]	; 0x28
 8005118:	4b0c      	ldr	r3, [pc, #48]	; (800514c <std+0x60>)
 800511a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <std+0x64>)
 800511e:	6323      	str	r3, [r4, #48]	; 0x30
 8005120:	4b0c      	ldr	r3, [pc, #48]	; (8005154 <std+0x68>)
 8005122:	429c      	cmp	r4, r3
 8005124:	d006      	beq.n	8005134 <std+0x48>
 8005126:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800512a:	4294      	cmp	r4, r2
 800512c:	d002      	beq.n	8005134 <std+0x48>
 800512e:	33d0      	adds	r3, #208	; 0xd0
 8005130:	429c      	cmp	r4, r3
 8005132:	d105      	bne.n	8005140 <std+0x54>
 8005134:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800513c:	f000 b968 	b.w	8005410 <__retarget_lock_init_recursive>
 8005140:	bd10      	pop	{r4, pc}
 8005142:	bf00      	nop
 8005144:	08005271 	.word	0x08005271
 8005148:	08005293 	.word	0x08005293
 800514c:	080052cb 	.word	0x080052cb
 8005150:	080052ef 	.word	0x080052ef
 8005154:	2000091c 	.word	0x2000091c

08005158 <stdio_exit_handler>:
 8005158:	4a02      	ldr	r2, [pc, #8]	; (8005164 <stdio_exit_handler+0xc>)
 800515a:	4903      	ldr	r1, [pc, #12]	; (8005168 <stdio_exit_handler+0x10>)
 800515c:	4803      	ldr	r0, [pc, #12]	; (800516c <stdio_exit_handler+0x14>)
 800515e:	f000 b869 	b.w	8005234 <_fwalk_sglue>
 8005162:	bf00      	nop
 8005164:	2000006c 	.word	0x2000006c
 8005168:	08006c19 	.word	0x08006c19
 800516c:	20000078 	.word	0x20000078

08005170 <cleanup_stdio>:
 8005170:	6841      	ldr	r1, [r0, #4]
 8005172:	4b0c      	ldr	r3, [pc, #48]	; (80051a4 <cleanup_stdio+0x34>)
 8005174:	b510      	push	{r4, lr}
 8005176:	4299      	cmp	r1, r3
 8005178:	4604      	mov	r4, r0
 800517a:	d001      	beq.n	8005180 <cleanup_stdio+0x10>
 800517c:	f001 fd4c 	bl	8006c18 <_fflush_r>
 8005180:	68a1      	ldr	r1, [r4, #8]
 8005182:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <cleanup_stdio+0x38>)
 8005184:	4299      	cmp	r1, r3
 8005186:	d002      	beq.n	800518e <cleanup_stdio+0x1e>
 8005188:	4620      	mov	r0, r4
 800518a:	f001 fd45 	bl	8006c18 <_fflush_r>
 800518e:	68e1      	ldr	r1, [r4, #12]
 8005190:	4b06      	ldr	r3, [pc, #24]	; (80051ac <cleanup_stdio+0x3c>)
 8005192:	4299      	cmp	r1, r3
 8005194:	d004      	beq.n	80051a0 <cleanup_stdio+0x30>
 8005196:	4620      	mov	r0, r4
 8005198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800519c:	f001 bd3c 	b.w	8006c18 <_fflush_r>
 80051a0:	bd10      	pop	{r4, pc}
 80051a2:	bf00      	nop
 80051a4:	2000091c 	.word	0x2000091c
 80051a8:	20000984 	.word	0x20000984
 80051ac:	200009ec 	.word	0x200009ec

080051b0 <global_stdio_init.part.0>:
 80051b0:	b510      	push	{r4, lr}
 80051b2:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <global_stdio_init.part.0+0x30>)
 80051b4:	4c0b      	ldr	r4, [pc, #44]	; (80051e4 <global_stdio_init.part.0+0x34>)
 80051b6:	4a0c      	ldr	r2, [pc, #48]	; (80051e8 <global_stdio_init.part.0+0x38>)
 80051b8:	4620      	mov	r0, r4
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	2104      	movs	r1, #4
 80051be:	2200      	movs	r2, #0
 80051c0:	f7ff ff94 	bl	80050ec <std>
 80051c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80051c8:	2201      	movs	r2, #1
 80051ca:	2109      	movs	r1, #9
 80051cc:	f7ff ff8e 	bl	80050ec <std>
 80051d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80051d4:	2202      	movs	r2, #2
 80051d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051da:	2112      	movs	r1, #18
 80051dc:	f7ff bf86 	b.w	80050ec <std>
 80051e0:	20000a54 	.word	0x20000a54
 80051e4:	2000091c 	.word	0x2000091c
 80051e8:	08005159 	.word	0x08005159

080051ec <__sfp_lock_acquire>:
 80051ec:	4801      	ldr	r0, [pc, #4]	; (80051f4 <__sfp_lock_acquire+0x8>)
 80051ee:	f000 b910 	b.w	8005412 <__retarget_lock_acquire_recursive>
 80051f2:	bf00      	nop
 80051f4:	20000a5d 	.word	0x20000a5d

080051f8 <__sfp_lock_release>:
 80051f8:	4801      	ldr	r0, [pc, #4]	; (8005200 <__sfp_lock_release+0x8>)
 80051fa:	f000 b90b 	b.w	8005414 <__retarget_lock_release_recursive>
 80051fe:	bf00      	nop
 8005200:	20000a5d 	.word	0x20000a5d

08005204 <__sinit>:
 8005204:	b510      	push	{r4, lr}
 8005206:	4604      	mov	r4, r0
 8005208:	f7ff fff0 	bl	80051ec <__sfp_lock_acquire>
 800520c:	6a23      	ldr	r3, [r4, #32]
 800520e:	b11b      	cbz	r3, 8005218 <__sinit+0x14>
 8005210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005214:	f7ff bff0 	b.w	80051f8 <__sfp_lock_release>
 8005218:	4b04      	ldr	r3, [pc, #16]	; (800522c <__sinit+0x28>)
 800521a:	6223      	str	r3, [r4, #32]
 800521c:	4b04      	ldr	r3, [pc, #16]	; (8005230 <__sinit+0x2c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1f5      	bne.n	8005210 <__sinit+0xc>
 8005224:	f7ff ffc4 	bl	80051b0 <global_stdio_init.part.0>
 8005228:	e7f2      	b.n	8005210 <__sinit+0xc>
 800522a:	bf00      	nop
 800522c:	08005171 	.word	0x08005171
 8005230:	20000a54 	.word	0x20000a54

08005234 <_fwalk_sglue>:
 8005234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005238:	4607      	mov	r7, r0
 800523a:	4688      	mov	r8, r1
 800523c:	4614      	mov	r4, r2
 800523e:	2600      	movs	r6, #0
 8005240:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005244:	f1b9 0901 	subs.w	r9, r9, #1
 8005248:	d505      	bpl.n	8005256 <_fwalk_sglue+0x22>
 800524a:	6824      	ldr	r4, [r4, #0]
 800524c:	2c00      	cmp	r4, #0
 800524e:	d1f7      	bne.n	8005240 <_fwalk_sglue+0xc>
 8005250:	4630      	mov	r0, r6
 8005252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005256:	89ab      	ldrh	r3, [r5, #12]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d907      	bls.n	800526c <_fwalk_sglue+0x38>
 800525c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005260:	3301      	adds	r3, #1
 8005262:	d003      	beq.n	800526c <_fwalk_sglue+0x38>
 8005264:	4629      	mov	r1, r5
 8005266:	4638      	mov	r0, r7
 8005268:	47c0      	blx	r8
 800526a:	4306      	orrs	r6, r0
 800526c:	3568      	adds	r5, #104	; 0x68
 800526e:	e7e9      	b.n	8005244 <_fwalk_sglue+0x10>

08005270 <__sread>:
 8005270:	b510      	push	{r4, lr}
 8005272:	460c      	mov	r4, r1
 8005274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005278:	f000 f86c 	bl	8005354 <_read_r>
 800527c:	2800      	cmp	r0, #0
 800527e:	bfab      	itete	ge
 8005280:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005282:	89a3      	ldrhlt	r3, [r4, #12]
 8005284:	181b      	addge	r3, r3, r0
 8005286:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800528a:	bfac      	ite	ge
 800528c:	6563      	strge	r3, [r4, #84]	; 0x54
 800528e:	81a3      	strhlt	r3, [r4, #12]
 8005290:	bd10      	pop	{r4, pc}

08005292 <__swrite>:
 8005292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005296:	461f      	mov	r7, r3
 8005298:	898b      	ldrh	r3, [r1, #12]
 800529a:	4605      	mov	r5, r0
 800529c:	05db      	lsls	r3, r3, #23
 800529e:	460c      	mov	r4, r1
 80052a0:	4616      	mov	r6, r2
 80052a2:	d505      	bpl.n	80052b0 <__swrite+0x1e>
 80052a4:	2302      	movs	r3, #2
 80052a6:	2200      	movs	r2, #0
 80052a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ac:	f000 f840 	bl	8005330 <_lseek_r>
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	4632      	mov	r2, r6
 80052b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052b8:	81a3      	strh	r3, [r4, #12]
 80052ba:	4628      	mov	r0, r5
 80052bc:	463b      	mov	r3, r7
 80052be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052c6:	f000 b867 	b.w	8005398 <_write_r>

080052ca <__sseek>:
 80052ca:	b510      	push	{r4, lr}
 80052cc:	460c      	mov	r4, r1
 80052ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052d2:	f000 f82d 	bl	8005330 <_lseek_r>
 80052d6:	1c43      	adds	r3, r0, #1
 80052d8:	89a3      	ldrh	r3, [r4, #12]
 80052da:	bf15      	itete	ne
 80052dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80052de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052e6:	81a3      	strheq	r3, [r4, #12]
 80052e8:	bf18      	it	ne
 80052ea:	81a3      	strhne	r3, [r4, #12]
 80052ec:	bd10      	pop	{r4, pc}

080052ee <__sclose>:
 80052ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f2:	f000 b80d 	b.w	8005310 <_close_r>

080052f6 <memset>:
 80052f6:	4603      	mov	r3, r0
 80052f8:	4402      	add	r2, r0
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d100      	bne.n	8005300 <memset+0xa>
 80052fe:	4770      	bx	lr
 8005300:	f803 1b01 	strb.w	r1, [r3], #1
 8005304:	e7f9      	b.n	80052fa <memset+0x4>
	...

08005308 <_localeconv_r>:
 8005308:	4800      	ldr	r0, [pc, #0]	; (800530c <_localeconv_r+0x4>)
 800530a:	4770      	bx	lr
 800530c:	200001b8 	.word	0x200001b8

08005310 <_close_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	2300      	movs	r3, #0
 8005314:	4d05      	ldr	r5, [pc, #20]	; (800532c <_close_r+0x1c>)
 8005316:	4604      	mov	r4, r0
 8005318:	4608      	mov	r0, r1
 800531a:	602b      	str	r3, [r5, #0]
 800531c:	f7fc fab0 	bl	8001880 <_close>
 8005320:	1c43      	adds	r3, r0, #1
 8005322:	d102      	bne.n	800532a <_close_r+0x1a>
 8005324:	682b      	ldr	r3, [r5, #0]
 8005326:	b103      	cbz	r3, 800532a <_close_r+0x1a>
 8005328:	6023      	str	r3, [r4, #0]
 800532a:	bd38      	pop	{r3, r4, r5, pc}
 800532c:	20000a58 	.word	0x20000a58

08005330 <_lseek_r>:
 8005330:	b538      	push	{r3, r4, r5, lr}
 8005332:	4604      	mov	r4, r0
 8005334:	4608      	mov	r0, r1
 8005336:	4611      	mov	r1, r2
 8005338:	2200      	movs	r2, #0
 800533a:	4d05      	ldr	r5, [pc, #20]	; (8005350 <_lseek_r+0x20>)
 800533c:	602a      	str	r2, [r5, #0]
 800533e:	461a      	mov	r2, r3
 8005340:	f7fc fac2 	bl	80018c8 <_lseek>
 8005344:	1c43      	adds	r3, r0, #1
 8005346:	d102      	bne.n	800534e <_lseek_r+0x1e>
 8005348:	682b      	ldr	r3, [r5, #0]
 800534a:	b103      	cbz	r3, 800534e <_lseek_r+0x1e>
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	bd38      	pop	{r3, r4, r5, pc}
 8005350:	20000a58 	.word	0x20000a58

08005354 <_read_r>:
 8005354:	b538      	push	{r3, r4, r5, lr}
 8005356:	4604      	mov	r4, r0
 8005358:	4608      	mov	r0, r1
 800535a:	4611      	mov	r1, r2
 800535c:	2200      	movs	r2, #0
 800535e:	4d05      	ldr	r5, [pc, #20]	; (8005374 <_read_r+0x20>)
 8005360:	602a      	str	r2, [r5, #0]
 8005362:	461a      	mov	r2, r3
 8005364:	f7fc fa53 	bl	800180e <_read>
 8005368:	1c43      	adds	r3, r0, #1
 800536a:	d102      	bne.n	8005372 <_read_r+0x1e>
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	b103      	cbz	r3, 8005372 <_read_r+0x1e>
 8005370:	6023      	str	r3, [r4, #0]
 8005372:	bd38      	pop	{r3, r4, r5, pc}
 8005374:	20000a58 	.word	0x20000a58

08005378 <_sbrk_r>:
 8005378:	b538      	push	{r3, r4, r5, lr}
 800537a:	2300      	movs	r3, #0
 800537c:	4d05      	ldr	r5, [pc, #20]	; (8005394 <_sbrk_r+0x1c>)
 800537e:	4604      	mov	r4, r0
 8005380:	4608      	mov	r0, r1
 8005382:	602b      	str	r3, [r5, #0]
 8005384:	f7fc faac 	bl	80018e0 <_sbrk>
 8005388:	1c43      	adds	r3, r0, #1
 800538a:	d102      	bne.n	8005392 <_sbrk_r+0x1a>
 800538c:	682b      	ldr	r3, [r5, #0]
 800538e:	b103      	cbz	r3, 8005392 <_sbrk_r+0x1a>
 8005390:	6023      	str	r3, [r4, #0]
 8005392:	bd38      	pop	{r3, r4, r5, pc}
 8005394:	20000a58 	.word	0x20000a58

08005398 <_write_r>:
 8005398:	b538      	push	{r3, r4, r5, lr}
 800539a:	4604      	mov	r4, r0
 800539c:	4608      	mov	r0, r1
 800539e:	4611      	mov	r1, r2
 80053a0:	2200      	movs	r2, #0
 80053a2:	4d05      	ldr	r5, [pc, #20]	; (80053b8 <_write_r+0x20>)
 80053a4:	602a      	str	r2, [r5, #0]
 80053a6:	461a      	mov	r2, r3
 80053a8:	f7fc fa4e 	bl	8001848 <_write>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	d102      	bne.n	80053b6 <_write_r+0x1e>
 80053b0:	682b      	ldr	r3, [r5, #0]
 80053b2:	b103      	cbz	r3, 80053b6 <_write_r+0x1e>
 80053b4:	6023      	str	r3, [r4, #0]
 80053b6:	bd38      	pop	{r3, r4, r5, pc}
 80053b8:	20000a58 	.word	0x20000a58

080053bc <__errno>:
 80053bc:	4b01      	ldr	r3, [pc, #4]	; (80053c4 <__errno+0x8>)
 80053be:	6818      	ldr	r0, [r3, #0]
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	200000c4 	.word	0x200000c4

080053c8 <__libc_init_array>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	2600      	movs	r6, #0
 80053cc:	4d0c      	ldr	r5, [pc, #48]	; (8005400 <__libc_init_array+0x38>)
 80053ce:	4c0d      	ldr	r4, [pc, #52]	; (8005404 <__libc_init_array+0x3c>)
 80053d0:	1b64      	subs	r4, r4, r5
 80053d2:	10a4      	asrs	r4, r4, #2
 80053d4:	42a6      	cmp	r6, r4
 80053d6:	d109      	bne.n	80053ec <__libc_init_array+0x24>
 80053d8:	f001 fe1e 	bl	8007018 <_init>
 80053dc:	2600      	movs	r6, #0
 80053de:	4d0a      	ldr	r5, [pc, #40]	; (8005408 <__libc_init_array+0x40>)
 80053e0:	4c0a      	ldr	r4, [pc, #40]	; (800540c <__libc_init_array+0x44>)
 80053e2:	1b64      	subs	r4, r4, r5
 80053e4:	10a4      	asrs	r4, r4, #2
 80053e6:	42a6      	cmp	r6, r4
 80053e8:	d105      	bne.n	80053f6 <__libc_init_array+0x2e>
 80053ea:	bd70      	pop	{r4, r5, r6, pc}
 80053ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80053f0:	4798      	blx	r3
 80053f2:	3601      	adds	r6, #1
 80053f4:	e7ee      	b.n	80053d4 <__libc_init_array+0xc>
 80053f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053fa:	4798      	blx	r3
 80053fc:	3601      	adds	r6, #1
 80053fe:	e7f2      	b.n	80053e6 <__libc_init_array+0x1e>
 8005400:	080073bc 	.word	0x080073bc
 8005404:	080073bc 	.word	0x080073bc
 8005408:	080073bc 	.word	0x080073bc
 800540c:	080073c0 	.word	0x080073c0

08005410 <__retarget_lock_init_recursive>:
 8005410:	4770      	bx	lr

08005412 <__retarget_lock_acquire_recursive>:
 8005412:	4770      	bx	lr

08005414 <__retarget_lock_release_recursive>:
 8005414:	4770      	bx	lr

08005416 <memchr>:
 8005416:	4603      	mov	r3, r0
 8005418:	b510      	push	{r4, lr}
 800541a:	b2c9      	uxtb	r1, r1
 800541c:	4402      	add	r2, r0
 800541e:	4293      	cmp	r3, r2
 8005420:	4618      	mov	r0, r3
 8005422:	d101      	bne.n	8005428 <memchr+0x12>
 8005424:	2000      	movs	r0, #0
 8005426:	e003      	b.n	8005430 <memchr+0x1a>
 8005428:	7804      	ldrb	r4, [r0, #0]
 800542a:	3301      	adds	r3, #1
 800542c:	428c      	cmp	r4, r1
 800542e:	d1f6      	bne.n	800541e <memchr+0x8>
 8005430:	bd10      	pop	{r4, pc}

08005432 <quorem>:
 8005432:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005436:	6903      	ldr	r3, [r0, #16]
 8005438:	690c      	ldr	r4, [r1, #16]
 800543a:	4607      	mov	r7, r0
 800543c:	42a3      	cmp	r3, r4
 800543e:	db7f      	blt.n	8005540 <quorem+0x10e>
 8005440:	3c01      	subs	r4, #1
 8005442:	f100 0514 	add.w	r5, r0, #20
 8005446:	f101 0814 	add.w	r8, r1, #20
 800544a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800544e:	9301      	str	r3, [sp, #4]
 8005450:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005454:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005458:	3301      	adds	r3, #1
 800545a:	429a      	cmp	r2, r3
 800545c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005460:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005464:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005468:	d331      	bcc.n	80054ce <quorem+0x9c>
 800546a:	f04f 0e00 	mov.w	lr, #0
 800546e:	4640      	mov	r0, r8
 8005470:	46ac      	mov	ip, r5
 8005472:	46f2      	mov	sl, lr
 8005474:	f850 2b04 	ldr.w	r2, [r0], #4
 8005478:	b293      	uxth	r3, r2
 800547a:	fb06 e303 	mla	r3, r6, r3, lr
 800547e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005482:	0c1a      	lsrs	r2, r3, #16
 8005484:	b29b      	uxth	r3, r3
 8005486:	fb06 220e 	mla	r2, r6, lr, r2
 800548a:	ebaa 0303 	sub.w	r3, sl, r3
 800548e:	f8dc a000 	ldr.w	sl, [ip]
 8005492:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005496:	fa1f fa8a 	uxth.w	sl, sl
 800549a:	4453      	add	r3, sl
 800549c:	f8dc a000 	ldr.w	sl, [ip]
 80054a0:	b292      	uxth	r2, r2
 80054a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80054a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054b0:	4581      	cmp	r9, r0
 80054b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80054b6:	f84c 3b04 	str.w	r3, [ip], #4
 80054ba:	d2db      	bcs.n	8005474 <quorem+0x42>
 80054bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80054c0:	b92b      	cbnz	r3, 80054ce <quorem+0x9c>
 80054c2:	9b01      	ldr	r3, [sp, #4]
 80054c4:	3b04      	subs	r3, #4
 80054c6:	429d      	cmp	r5, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	d32d      	bcc.n	8005528 <quorem+0xf6>
 80054cc:	613c      	str	r4, [r7, #16]
 80054ce:	4638      	mov	r0, r7
 80054d0:	f001 f8e0 	bl	8006694 <__mcmp>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	db23      	blt.n	8005520 <quorem+0xee>
 80054d8:	4629      	mov	r1, r5
 80054da:	2000      	movs	r0, #0
 80054dc:	3601      	adds	r6, #1
 80054de:	f858 2b04 	ldr.w	r2, [r8], #4
 80054e2:	f8d1 c000 	ldr.w	ip, [r1]
 80054e6:	b293      	uxth	r3, r2
 80054e8:	1ac3      	subs	r3, r0, r3
 80054ea:	0c12      	lsrs	r2, r2, #16
 80054ec:	fa1f f08c 	uxth.w	r0, ip
 80054f0:	4403      	add	r3, r0
 80054f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80054f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005500:	45c1      	cmp	r9, r8
 8005502:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005506:	f841 3b04 	str.w	r3, [r1], #4
 800550a:	d2e8      	bcs.n	80054de <quorem+0xac>
 800550c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005510:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005514:	b922      	cbnz	r2, 8005520 <quorem+0xee>
 8005516:	3b04      	subs	r3, #4
 8005518:	429d      	cmp	r5, r3
 800551a:	461a      	mov	r2, r3
 800551c:	d30a      	bcc.n	8005534 <quorem+0x102>
 800551e:	613c      	str	r4, [r7, #16]
 8005520:	4630      	mov	r0, r6
 8005522:	b003      	add	sp, #12
 8005524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005528:	6812      	ldr	r2, [r2, #0]
 800552a:	3b04      	subs	r3, #4
 800552c:	2a00      	cmp	r2, #0
 800552e:	d1cd      	bne.n	80054cc <quorem+0x9a>
 8005530:	3c01      	subs	r4, #1
 8005532:	e7c8      	b.n	80054c6 <quorem+0x94>
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	3b04      	subs	r3, #4
 8005538:	2a00      	cmp	r2, #0
 800553a:	d1f0      	bne.n	800551e <quorem+0xec>
 800553c:	3c01      	subs	r4, #1
 800553e:	e7eb      	b.n	8005518 <quorem+0xe6>
 8005540:	2000      	movs	r0, #0
 8005542:	e7ee      	b.n	8005522 <quorem+0xf0>
 8005544:	0000      	movs	r0, r0
	...

08005548 <_dtoa_r>:
 8005548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	4616      	mov	r6, r2
 800554e:	461f      	mov	r7, r3
 8005550:	69c4      	ldr	r4, [r0, #28]
 8005552:	b099      	sub	sp, #100	; 0x64
 8005554:	4605      	mov	r5, r0
 8005556:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800555a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800555e:	b974      	cbnz	r4, 800557e <_dtoa_r+0x36>
 8005560:	2010      	movs	r0, #16
 8005562:	f7ff f8b1 	bl	80046c8 <malloc>
 8005566:	4602      	mov	r2, r0
 8005568:	61e8      	str	r0, [r5, #28]
 800556a:	b920      	cbnz	r0, 8005576 <_dtoa_r+0x2e>
 800556c:	21ef      	movs	r1, #239	; 0xef
 800556e:	4bac      	ldr	r3, [pc, #688]	; (8005820 <_dtoa_r+0x2d8>)
 8005570:	48ac      	ldr	r0, [pc, #688]	; (8005824 <_dtoa_r+0x2dc>)
 8005572:	f001 fc1d 	bl	8006db0 <__assert_func>
 8005576:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800557a:	6004      	str	r4, [r0, #0]
 800557c:	60c4      	str	r4, [r0, #12]
 800557e:	69eb      	ldr	r3, [r5, #28]
 8005580:	6819      	ldr	r1, [r3, #0]
 8005582:	b151      	cbz	r1, 800559a <_dtoa_r+0x52>
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	2301      	movs	r3, #1
 8005588:	4093      	lsls	r3, r2
 800558a:	604a      	str	r2, [r1, #4]
 800558c:	608b      	str	r3, [r1, #8]
 800558e:	4628      	mov	r0, r5
 8005590:	f000 fe46 	bl	8006220 <_Bfree>
 8005594:	2200      	movs	r2, #0
 8005596:	69eb      	ldr	r3, [r5, #28]
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	1e3b      	subs	r3, r7, #0
 800559c:	bfaf      	iteee	ge
 800559e:	2300      	movge	r3, #0
 80055a0:	2201      	movlt	r2, #1
 80055a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80055a6:	9305      	strlt	r3, [sp, #20]
 80055a8:	bfa8      	it	ge
 80055aa:	f8c8 3000 	strge.w	r3, [r8]
 80055ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80055b2:	4b9d      	ldr	r3, [pc, #628]	; (8005828 <_dtoa_r+0x2e0>)
 80055b4:	bfb8      	it	lt
 80055b6:	f8c8 2000 	strlt.w	r2, [r8]
 80055ba:	ea33 0309 	bics.w	r3, r3, r9
 80055be:	d119      	bne.n	80055f4 <_dtoa_r+0xac>
 80055c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80055c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80055c6:	6013      	str	r3, [r2, #0]
 80055c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80055cc:	4333      	orrs	r3, r6
 80055ce:	f000 8589 	beq.w	80060e4 <_dtoa_r+0xb9c>
 80055d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80055d4:	b953      	cbnz	r3, 80055ec <_dtoa_r+0xa4>
 80055d6:	4b95      	ldr	r3, [pc, #596]	; (800582c <_dtoa_r+0x2e4>)
 80055d8:	e023      	b.n	8005622 <_dtoa_r+0xda>
 80055da:	4b95      	ldr	r3, [pc, #596]	; (8005830 <_dtoa_r+0x2e8>)
 80055dc:	9303      	str	r3, [sp, #12]
 80055de:	3308      	adds	r3, #8
 80055e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	9803      	ldr	r0, [sp, #12]
 80055e6:	b019      	add	sp, #100	; 0x64
 80055e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ec:	4b8f      	ldr	r3, [pc, #572]	; (800582c <_dtoa_r+0x2e4>)
 80055ee:	9303      	str	r3, [sp, #12]
 80055f0:	3303      	adds	r3, #3
 80055f2:	e7f5      	b.n	80055e0 <_dtoa_r+0x98>
 80055f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80055f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80055fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005600:	2200      	movs	r2, #0
 8005602:	2300      	movs	r3, #0
 8005604:	f7fb fa0c 	bl	8000a20 <__aeabi_dcmpeq>
 8005608:	4680      	mov	r8, r0
 800560a:	b160      	cbz	r0, 8005626 <_dtoa_r+0xde>
 800560c:	2301      	movs	r3, #1
 800560e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 8562 	beq.w	80060de <_dtoa_r+0xb96>
 800561a:	4b86      	ldr	r3, [pc, #536]	; (8005834 <_dtoa_r+0x2ec>)
 800561c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	3b01      	subs	r3, #1
 8005622:	9303      	str	r3, [sp, #12]
 8005624:	e7de      	b.n	80055e4 <_dtoa_r+0x9c>
 8005626:	ab16      	add	r3, sp, #88	; 0x58
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	ab17      	add	r3, sp, #92	; 0x5c
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	4628      	mov	r0, r5
 8005630:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005634:	f001 f8d6 	bl	80067e4 <__d2b>
 8005638:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800563c:	4682      	mov	sl, r0
 800563e:	2c00      	cmp	r4, #0
 8005640:	d07e      	beq.n	8005740 <_dtoa_r+0x1f8>
 8005642:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005648:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800564c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005650:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005654:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005658:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800565c:	4619      	mov	r1, r3
 800565e:	2200      	movs	r2, #0
 8005660:	4b75      	ldr	r3, [pc, #468]	; (8005838 <_dtoa_r+0x2f0>)
 8005662:	f7fa fdbd 	bl	80001e0 <__aeabi_dsub>
 8005666:	a368      	add	r3, pc, #416	; (adr r3, 8005808 <_dtoa_r+0x2c0>)
 8005668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566c:	f7fa ff70 	bl	8000550 <__aeabi_dmul>
 8005670:	a367      	add	r3, pc, #412	; (adr r3, 8005810 <_dtoa_r+0x2c8>)
 8005672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005676:	f7fa fdb5 	bl	80001e4 <__adddf3>
 800567a:	4606      	mov	r6, r0
 800567c:	4620      	mov	r0, r4
 800567e:	460f      	mov	r7, r1
 8005680:	f7fa fefc 	bl	800047c <__aeabi_i2d>
 8005684:	a364      	add	r3, pc, #400	; (adr r3, 8005818 <_dtoa_r+0x2d0>)
 8005686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568a:	f7fa ff61 	bl	8000550 <__aeabi_dmul>
 800568e:	4602      	mov	r2, r0
 8005690:	460b      	mov	r3, r1
 8005692:	4630      	mov	r0, r6
 8005694:	4639      	mov	r1, r7
 8005696:	f7fa fda5 	bl	80001e4 <__adddf3>
 800569a:	4606      	mov	r6, r0
 800569c:	460f      	mov	r7, r1
 800569e:	f7fb fa07 	bl	8000ab0 <__aeabi_d2iz>
 80056a2:	2200      	movs	r2, #0
 80056a4:	4683      	mov	fp, r0
 80056a6:	2300      	movs	r3, #0
 80056a8:	4630      	mov	r0, r6
 80056aa:	4639      	mov	r1, r7
 80056ac:	f7fb f9c2 	bl	8000a34 <__aeabi_dcmplt>
 80056b0:	b148      	cbz	r0, 80056c6 <_dtoa_r+0x17e>
 80056b2:	4658      	mov	r0, fp
 80056b4:	f7fa fee2 	bl	800047c <__aeabi_i2d>
 80056b8:	4632      	mov	r2, r6
 80056ba:	463b      	mov	r3, r7
 80056bc:	f7fb f9b0 	bl	8000a20 <__aeabi_dcmpeq>
 80056c0:	b908      	cbnz	r0, 80056c6 <_dtoa_r+0x17e>
 80056c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056c6:	f1bb 0f16 	cmp.w	fp, #22
 80056ca:	d857      	bhi.n	800577c <_dtoa_r+0x234>
 80056cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056d0:	4b5a      	ldr	r3, [pc, #360]	; (800583c <_dtoa_r+0x2f4>)
 80056d2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f7fb f9ab 	bl	8000a34 <__aeabi_dcmplt>
 80056de:	2800      	cmp	r0, #0
 80056e0:	d04e      	beq.n	8005780 <_dtoa_r+0x238>
 80056e2:	2300      	movs	r3, #0
 80056e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80056ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80056ec:	1b1b      	subs	r3, r3, r4
 80056ee:	1e5a      	subs	r2, r3, #1
 80056f0:	bf46      	itte	mi
 80056f2:	f1c3 0901 	rsbmi	r9, r3, #1
 80056f6:	2300      	movmi	r3, #0
 80056f8:	f04f 0900 	movpl.w	r9, #0
 80056fc:	9209      	str	r2, [sp, #36]	; 0x24
 80056fe:	bf48      	it	mi
 8005700:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005702:	f1bb 0f00 	cmp.w	fp, #0
 8005706:	db3d      	blt.n	8005784 <_dtoa_r+0x23c>
 8005708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800570a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800570e:	445b      	add	r3, fp
 8005710:	9309      	str	r3, [sp, #36]	; 0x24
 8005712:	2300      	movs	r3, #0
 8005714:	930a      	str	r3, [sp, #40]	; 0x28
 8005716:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005718:	2b09      	cmp	r3, #9
 800571a:	d867      	bhi.n	80057ec <_dtoa_r+0x2a4>
 800571c:	2b05      	cmp	r3, #5
 800571e:	bfc4      	itt	gt
 8005720:	3b04      	subgt	r3, #4
 8005722:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005726:	bfc8      	it	gt
 8005728:	2400      	movgt	r4, #0
 800572a:	f1a3 0302 	sub.w	r3, r3, #2
 800572e:	bfd8      	it	le
 8005730:	2401      	movle	r4, #1
 8005732:	2b03      	cmp	r3, #3
 8005734:	f200 8086 	bhi.w	8005844 <_dtoa_r+0x2fc>
 8005738:	e8df f003 	tbb	[pc, r3]
 800573c:	5637392c 	.word	0x5637392c
 8005740:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005744:	441c      	add	r4, r3
 8005746:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800574a:	2b20      	cmp	r3, #32
 800574c:	bfc1      	itttt	gt
 800574e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005752:	fa09 f903 	lslgt.w	r9, r9, r3
 8005756:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800575a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800575e:	bfd6      	itet	le
 8005760:	f1c3 0320 	rsble	r3, r3, #32
 8005764:	ea49 0003 	orrgt.w	r0, r9, r3
 8005768:	fa06 f003 	lslle.w	r0, r6, r3
 800576c:	f7fa fe76 	bl	800045c <__aeabi_ui2d>
 8005770:	2201      	movs	r2, #1
 8005772:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005776:	3c01      	subs	r4, #1
 8005778:	9213      	str	r2, [sp, #76]	; 0x4c
 800577a:	e76f      	b.n	800565c <_dtoa_r+0x114>
 800577c:	2301      	movs	r3, #1
 800577e:	e7b3      	b.n	80056e8 <_dtoa_r+0x1a0>
 8005780:	900f      	str	r0, [sp, #60]	; 0x3c
 8005782:	e7b2      	b.n	80056ea <_dtoa_r+0x1a2>
 8005784:	f1cb 0300 	rsb	r3, fp, #0
 8005788:	930a      	str	r3, [sp, #40]	; 0x28
 800578a:	2300      	movs	r3, #0
 800578c:	eba9 090b 	sub.w	r9, r9, fp
 8005790:	930e      	str	r3, [sp, #56]	; 0x38
 8005792:	e7c0      	b.n	8005716 <_dtoa_r+0x1ce>
 8005794:	2300      	movs	r3, #0
 8005796:	930b      	str	r3, [sp, #44]	; 0x2c
 8005798:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800579a:	2b00      	cmp	r3, #0
 800579c:	dc55      	bgt.n	800584a <_dtoa_r+0x302>
 800579e:	2301      	movs	r3, #1
 80057a0:	461a      	mov	r2, r3
 80057a2:	9306      	str	r3, [sp, #24]
 80057a4:	9308      	str	r3, [sp, #32]
 80057a6:	9223      	str	r2, [sp, #140]	; 0x8c
 80057a8:	e00b      	b.n	80057c2 <_dtoa_r+0x27a>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e7f3      	b.n	8005796 <_dtoa_r+0x24e>
 80057ae:	2300      	movs	r3, #0
 80057b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80057b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80057b4:	445b      	add	r3, fp
 80057b6:	9306      	str	r3, [sp, #24]
 80057b8:	3301      	adds	r3, #1
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	9308      	str	r3, [sp, #32]
 80057be:	bfb8      	it	lt
 80057c0:	2301      	movlt	r3, #1
 80057c2:	2100      	movs	r1, #0
 80057c4:	2204      	movs	r2, #4
 80057c6:	69e8      	ldr	r0, [r5, #28]
 80057c8:	f102 0614 	add.w	r6, r2, #20
 80057cc:	429e      	cmp	r6, r3
 80057ce:	d940      	bls.n	8005852 <_dtoa_r+0x30a>
 80057d0:	6041      	str	r1, [r0, #4]
 80057d2:	4628      	mov	r0, r5
 80057d4:	f000 fce4 	bl	80061a0 <_Balloc>
 80057d8:	9003      	str	r0, [sp, #12]
 80057da:	2800      	cmp	r0, #0
 80057dc:	d13c      	bne.n	8005858 <_dtoa_r+0x310>
 80057de:	4602      	mov	r2, r0
 80057e0:	f240 11af 	movw	r1, #431	; 0x1af
 80057e4:	4b16      	ldr	r3, [pc, #88]	; (8005840 <_dtoa_r+0x2f8>)
 80057e6:	e6c3      	b.n	8005570 <_dtoa_r+0x28>
 80057e8:	2301      	movs	r3, #1
 80057ea:	e7e1      	b.n	80057b0 <_dtoa_r+0x268>
 80057ec:	2401      	movs	r4, #1
 80057ee:	2300      	movs	r3, #0
 80057f0:	940b      	str	r4, [sp, #44]	; 0x2c
 80057f2:	9322      	str	r3, [sp, #136]	; 0x88
 80057f4:	f04f 33ff 	mov.w	r3, #4294967295
 80057f8:	2200      	movs	r2, #0
 80057fa:	9306      	str	r3, [sp, #24]
 80057fc:	9308      	str	r3, [sp, #32]
 80057fe:	2312      	movs	r3, #18
 8005800:	e7d1      	b.n	80057a6 <_dtoa_r+0x25e>
 8005802:	bf00      	nop
 8005804:	f3af 8000 	nop.w
 8005808:	636f4361 	.word	0x636f4361
 800580c:	3fd287a7 	.word	0x3fd287a7
 8005810:	8b60c8b3 	.word	0x8b60c8b3
 8005814:	3fc68a28 	.word	0x3fc68a28
 8005818:	509f79fb 	.word	0x509f79fb
 800581c:	3fd34413 	.word	0x3fd34413
 8005820:	08007081 	.word	0x08007081
 8005824:	08007098 	.word	0x08007098
 8005828:	7ff00000 	.word	0x7ff00000
 800582c:	0800707d 	.word	0x0800707d
 8005830:	08007074 	.word	0x08007074
 8005834:	08007051 	.word	0x08007051
 8005838:	3ff80000 	.word	0x3ff80000
 800583c:	08007188 	.word	0x08007188
 8005840:	080070f0 	.word	0x080070f0
 8005844:	2301      	movs	r3, #1
 8005846:	930b      	str	r3, [sp, #44]	; 0x2c
 8005848:	e7d4      	b.n	80057f4 <_dtoa_r+0x2ac>
 800584a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800584c:	9306      	str	r3, [sp, #24]
 800584e:	9308      	str	r3, [sp, #32]
 8005850:	e7b7      	b.n	80057c2 <_dtoa_r+0x27a>
 8005852:	3101      	adds	r1, #1
 8005854:	0052      	lsls	r2, r2, #1
 8005856:	e7b7      	b.n	80057c8 <_dtoa_r+0x280>
 8005858:	69eb      	ldr	r3, [r5, #28]
 800585a:	9a03      	ldr	r2, [sp, #12]
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	9b08      	ldr	r3, [sp, #32]
 8005860:	2b0e      	cmp	r3, #14
 8005862:	f200 80a8 	bhi.w	80059b6 <_dtoa_r+0x46e>
 8005866:	2c00      	cmp	r4, #0
 8005868:	f000 80a5 	beq.w	80059b6 <_dtoa_r+0x46e>
 800586c:	f1bb 0f00 	cmp.w	fp, #0
 8005870:	dd34      	ble.n	80058dc <_dtoa_r+0x394>
 8005872:	4b9a      	ldr	r3, [pc, #616]	; (8005adc <_dtoa_r+0x594>)
 8005874:	f00b 020f 	and.w	r2, fp, #15
 8005878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800587c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005880:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005884:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005888:	ea4f 142b 	mov.w	r4, fp, asr #4
 800588c:	d016      	beq.n	80058bc <_dtoa_r+0x374>
 800588e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005892:	4b93      	ldr	r3, [pc, #588]	; (8005ae0 <_dtoa_r+0x598>)
 8005894:	2703      	movs	r7, #3
 8005896:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800589a:	f7fa ff83 	bl	80007a4 <__aeabi_ddiv>
 800589e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058a2:	f004 040f 	and.w	r4, r4, #15
 80058a6:	4e8e      	ldr	r6, [pc, #568]	; (8005ae0 <_dtoa_r+0x598>)
 80058a8:	b954      	cbnz	r4, 80058c0 <_dtoa_r+0x378>
 80058aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058b2:	f7fa ff77 	bl	80007a4 <__aeabi_ddiv>
 80058b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058ba:	e029      	b.n	8005910 <_dtoa_r+0x3c8>
 80058bc:	2702      	movs	r7, #2
 80058be:	e7f2      	b.n	80058a6 <_dtoa_r+0x35e>
 80058c0:	07e1      	lsls	r1, r4, #31
 80058c2:	d508      	bpl.n	80058d6 <_dtoa_r+0x38e>
 80058c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80058c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80058cc:	f7fa fe40 	bl	8000550 <__aeabi_dmul>
 80058d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058d4:	3701      	adds	r7, #1
 80058d6:	1064      	asrs	r4, r4, #1
 80058d8:	3608      	adds	r6, #8
 80058da:	e7e5      	b.n	80058a8 <_dtoa_r+0x360>
 80058dc:	f000 80a5 	beq.w	8005a2a <_dtoa_r+0x4e2>
 80058e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058e4:	f1cb 0400 	rsb	r4, fp, #0
 80058e8:	4b7c      	ldr	r3, [pc, #496]	; (8005adc <_dtoa_r+0x594>)
 80058ea:	f004 020f 	and.w	r2, r4, #15
 80058ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f7fa fe2b 	bl	8000550 <__aeabi_dmul>
 80058fa:	2702      	movs	r7, #2
 80058fc:	2300      	movs	r3, #0
 80058fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005902:	4e77      	ldr	r6, [pc, #476]	; (8005ae0 <_dtoa_r+0x598>)
 8005904:	1124      	asrs	r4, r4, #4
 8005906:	2c00      	cmp	r4, #0
 8005908:	f040 8084 	bne.w	8005a14 <_dtoa_r+0x4cc>
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1d2      	bne.n	80058b6 <_dtoa_r+0x36e>
 8005910:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005914:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005918:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800591a:	2b00      	cmp	r3, #0
 800591c:	f000 8087 	beq.w	8005a2e <_dtoa_r+0x4e6>
 8005920:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005924:	2200      	movs	r2, #0
 8005926:	4b6f      	ldr	r3, [pc, #444]	; (8005ae4 <_dtoa_r+0x59c>)
 8005928:	f7fb f884 	bl	8000a34 <__aeabi_dcmplt>
 800592c:	2800      	cmp	r0, #0
 800592e:	d07e      	beq.n	8005a2e <_dtoa_r+0x4e6>
 8005930:	9b08      	ldr	r3, [sp, #32]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d07b      	beq.n	8005a2e <_dtoa_r+0x4e6>
 8005936:	9b06      	ldr	r3, [sp, #24]
 8005938:	2b00      	cmp	r3, #0
 800593a:	dd38      	ble.n	80059ae <_dtoa_r+0x466>
 800593c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005940:	2200      	movs	r2, #0
 8005942:	4b69      	ldr	r3, [pc, #420]	; (8005ae8 <_dtoa_r+0x5a0>)
 8005944:	f7fa fe04 	bl	8000550 <__aeabi_dmul>
 8005948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800594c:	9c06      	ldr	r4, [sp, #24]
 800594e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8005952:	3701      	adds	r7, #1
 8005954:	4638      	mov	r0, r7
 8005956:	f7fa fd91 	bl	800047c <__aeabi_i2d>
 800595a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800595e:	f7fa fdf7 	bl	8000550 <__aeabi_dmul>
 8005962:	2200      	movs	r2, #0
 8005964:	4b61      	ldr	r3, [pc, #388]	; (8005aec <_dtoa_r+0x5a4>)
 8005966:	f7fa fc3d 	bl	80001e4 <__adddf3>
 800596a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800596e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005972:	9611      	str	r6, [sp, #68]	; 0x44
 8005974:	2c00      	cmp	r4, #0
 8005976:	d15d      	bne.n	8005a34 <_dtoa_r+0x4ec>
 8005978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800597c:	2200      	movs	r2, #0
 800597e:	4b5c      	ldr	r3, [pc, #368]	; (8005af0 <_dtoa_r+0x5a8>)
 8005980:	f7fa fc2e 	bl	80001e0 <__aeabi_dsub>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800598c:	4633      	mov	r3, r6
 800598e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005990:	f7fb f86e 	bl	8000a70 <__aeabi_dcmpgt>
 8005994:	2800      	cmp	r0, #0
 8005996:	f040 8295 	bne.w	8005ec4 <_dtoa_r+0x97c>
 800599a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800599e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80059a4:	f7fb f846 	bl	8000a34 <__aeabi_dcmplt>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	f040 8289 	bne.w	8005ec0 <_dtoa_r+0x978>
 80059ae:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80059b2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80059b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f2c0 8151 	blt.w	8005c60 <_dtoa_r+0x718>
 80059be:	f1bb 0f0e 	cmp.w	fp, #14
 80059c2:	f300 814d 	bgt.w	8005c60 <_dtoa_r+0x718>
 80059c6:	4b45      	ldr	r3, [pc, #276]	; (8005adc <_dtoa_r+0x594>)
 80059c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80059cc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80059d0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80059d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f280 80da 	bge.w	8005b90 <_dtoa_r+0x648>
 80059dc:	9b08      	ldr	r3, [sp, #32]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f300 80d6 	bgt.w	8005b90 <_dtoa_r+0x648>
 80059e4:	f040 826b 	bne.w	8005ebe <_dtoa_r+0x976>
 80059e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059ec:	2200      	movs	r2, #0
 80059ee:	4b40      	ldr	r3, [pc, #256]	; (8005af0 <_dtoa_r+0x5a8>)
 80059f0:	f7fa fdae 	bl	8000550 <__aeabi_dmul>
 80059f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059f8:	f7fb f830 	bl	8000a5c <__aeabi_dcmpge>
 80059fc:	9c08      	ldr	r4, [sp, #32]
 80059fe:	4626      	mov	r6, r4
 8005a00:	2800      	cmp	r0, #0
 8005a02:	f040 8241 	bne.w	8005e88 <_dtoa_r+0x940>
 8005a06:	2331      	movs	r3, #49	; 0x31
 8005a08:	9f03      	ldr	r7, [sp, #12]
 8005a0a:	f10b 0b01 	add.w	fp, fp, #1
 8005a0e:	f807 3b01 	strb.w	r3, [r7], #1
 8005a12:	e23d      	b.n	8005e90 <_dtoa_r+0x948>
 8005a14:	07e2      	lsls	r2, r4, #31
 8005a16:	d505      	bpl.n	8005a24 <_dtoa_r+0x4dc>
 8005a18:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005a1c:	f7fa fd98 	bl	8000550 <__aeabi_dmul>
 8005a20:	2301      	movs	r3, #1
 8005a22:	3701      	adds	r7, #1
 8005a24:	1064      	asrs	r4, r4, #1
 8005a26:	3608      	adds	r6, #8
 8005a28:	e76d      	b.n	8005906 <_dtoa_r+0x3be>
 8005a2a:	2702      	movs	r7, #2
 8005a2c:	e770      	b.n	8005910 <_dtoa_r+0x3c8>
 8005a2e:	46d8      	mov	r8, fp
 8005a30:	9c08      	ldr	r4, [sp, #32]
 8005a32:	e78f      	b.n	8005954 <_dtoa_r+0x40c>
 8005a34:	9903      	ldr	r1, [sp, #12]
 8005a36:	4b29      	ldr	r3, [pc, #164]	; (8005adc <_dtoa_r+0x594>)
 8005a38:	4421      	add	r1, r4
 8005a3a:	9112      	str	r1, [sp, #72]	; 0x48
 8005a3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a42:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005a46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a4a:	2900      	cmp	r1, #0
 8005a4c:	d054      	beq.n	8005af8 <_dtoa_r+0x5b0>
 8005a4e:	2000      	movs	r0, #0
 8005a50:	4928      	ldr	r1, [pc, #160]	; (8005af4 <_dtoa_r+0x5ac>)
 8005a52:	f7fa fea7 	bl	80007a4 <__aeabi_ddiv>
 8005a56:	463b      	mov	r3, r7
 8005a58:	4632      	mov	r2, r6
 8005a5a:	f7fa fbc1 	bl	80001e0 <__aeabi_dsub>
 8005a5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005a62:	9f03      	ldr	r7, [sp, #12]
 8005a64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a68:	f7fb f822 	bl	8000ab0 <__aeabi_d2iz>
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	f7fa fd05 	bl	800047c <__aeabi_i2d>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a7a:	f7fa fbb1 	bl	80001e0 <__aeabi_dsub>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	3430      	adds	r4, #48	; 0x30
 8005a84:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005a8c:	f807 4b01 	strb.w	r4, [r7], #1
 8005a90:	f7fa ffd0 	bl	8000a34 <__aeabi_dcmplt>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d173      	bne.n	8005b80 <_dtoa_r+0x638>
 8005a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	4911      	ldr	r1, [pc, #68]	; (8005ae4 <_dtoa_r+0x59c>)
 8005aa0:	f7fa fb9e 	bl	80001e0 <__aeabi_dsub>
 8005aa4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005aa8:	f7fa ffc4 	bl	8000a34 <__aeabi_dcmplt>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f040 80b6 	bne.w	8005c1e <_dtoa_r+0x6d6>
 8005ab2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ab4:	429f      	cmp	r7, r3
 8005ab6:	f43f af7a 	beq.w	80059ae <_dtoa_r+0x466>
 8005aba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005abe:	2200      	movs	r2, #0
 8005ac0:	4b09      	ldr	r3, [pc, #36]	; (8005ae8 <_dtoa_r+0x5a0>)
 8005ac2:	f7fa fd45 	bl	8000550 <__aeabi_dmul>
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005acc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ad0:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <_dtoa_r+0x5a0>)
 8005ad2:	f7fa fd3d 	bl	8000550 <__aeabi_dmul>
 8005ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ada:	e7c3      	b.n	8005a64 <_dtoa_r+0x51c>
 8005adc:	08007188 	.word	0x08007188
 8005ae0:	08007160 	.word	0x08007160
 8005ae4:	3ff00000 	.word	0x3ff00000
 8005ae8:	40240000 	.word	0x40240000
 8005aec:	401c0000 	.word	0x401c0000
 8005af0:	40140000 	.word	0x40140000
 8005af4:	3fe00000 	.word	0x3fe00000
 8005af8:	4630      	mov	r0, r6
 8005afa:	4639      	mov	r1, r7
 8005afc:	f7fa fd28 	bl	8000550 <__aeabi_dmul>
 8005b00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b06:	9c03      	ldr	r4, [sp, #12]
 8005b08:	9314      	str	r3, [sp, #80]	; 0x50
 8005b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b0e:	f7fa ffcf 	bl	8000ab0 <__aeabi_d2iz>
 8005b12:	9015      	str	r0, [sp, #84]	; 0x54
 8005b14:	f7fa fcb2 	bl	800047c <__aeabi_i2d>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b20:	f7fa fb5e 	bl	80001e0 <__aeabi_dsub>
 8005b24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b26:	4606      	mov	r6, r0
 8005b28:	3330      	adds	r3, #48	; 0x30
 8005b2a:	f804 3b01 	strb.w	r3, [r4], #1
 8005b2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b30:	460f      	mov	r7, r1
 8005b32:	429c      	cmp	r4, r3
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	d124      	bne.n	8005b84 <_dtoa_r+0x63c>
 8005b3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b3e:	4baf      	ldr	r3, [pc, #700]	; (8005dfc <_dtoa_r+0x8b4>)
 8005b40:	f7fa fb50 	bl	80001e4 <__adddf3>
 8005b44:	4602      	mov	r2, r0
 8005b46:	460b      	mov	r3, r1
 8005b48:	4630      	mov	r0, r6
 8005b4a:	4639      	mov	r1, r7
 8005b4c:	f7fa ff90 	bl	8000a70 <__aeabi_dcmpgt>
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d163      	bne.n	8005c1c <_dtoa_r+0x6d4>
 8005b54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b58:	2000      	movs	r0, #0
 8005b5a:	49a8      	ldr	r1, [pc, #672]	; (8005dfc <_dtoa_r+0x8b4>)
 8005b5c:	f7fa fb40 	bl	80001e0 <__aeabi_dsub>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4630      	mov	r0, r6
 8005b66:	4639      	mov	r1, r7
 8005b68:	f7fa ff64 	bl	8000a34 <__aeabi_dcmplt>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	f43f af1e 	beq.w	80059ae <_dtoa_r+0x466>
 8005b72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005b74:	1e7b      	subs	r3, r7, #1
 8005b76:	9314      	str	r3, [sp, #80]	; 0x50
 8005b78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005b7c:	2b30      	cmp	r3, #48	; 0x30
 8005b7e:	d0f8      	beq.n	8005b72 <_dtoa_r+0x62a>
 8005b80:	46c3      	mov	fp, r8
 8005b82:	e03b      	b.n	8005bfc <_dtoa_r+0x6b4>
 8005b84:	4b9e      	ldr	r3, [pc, #632]	; (8005e00 <_dtoa_r+0x8b8>)
 8005b86:	f7fa fce3 	bl	8000550 <__aeabi_dmul>
 8005b8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b8e:	e7bc      	b.n	8005b0a <_dtoa_r+0x5c2>
 8005b90:	9f03      	ldr	r7, [sp, #12]
 8005b92:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005b96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b9a:	4640      	mov	r0, r8
 8005b9c:	4649      	mov	r1, r9
 8005b9e:	f7fa fe01 	bl	80007a4 <__aeabi_ddiv>
 8005ba2:	f7fa ff85 	bl	8000ab0 <__aeabi_d2iz>
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	f7fa fc68 	bl	800047c <__aeabi_i2d>
 8005bac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bb0:	f7fa fcce 	bl	8000550 <__aeabi_dmul>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4640      	mov	r0, r8
 8005bba:	4649      	mov	r1, r9
 8005bbc:	f7fa fb10 	bl	80001e0 <__aeabi_dsub>
 8005bc0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005bc4:	f807 6b01 	strb.w	r6, [r7], #1
 8005bc8:	9e03      	ldr	r6, [sp, #12]
 8005bca:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005bce:	1bbe      	subs	r6, r7, r6
 8005bd0:	45b4      	cmp	ip, r6
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	d136      	bne.n	8005c46 <_dtoa_r+0x6fe>
 8005bd8:	f7fa fb04 	bl	80001e4 <__adddf3>
 8005bdc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005be0:	4680      	mov	r8, r0
 8005be2:	4689      	mov	r9, r1
 8005be4:	f7fa ff44 	bl	8000a70 <__aeabi_dcmpgt>
 8005be8:	bb58      	cbnz	r0, 8005c42 <_dtoa_r+0x6fa>
 8005bea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bee:	4640      	mov	r0, r8
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	f7fa ff15 	bl	8000a20 <__aeabi_dcmpeq>
 8005bf6:	b108      	cbz	r0, 8005bfc <_dtoa_r+0x6b4>
 8005bf8:	07e3      	lsls	r3, r4, #31
 8005bfa:	d422      	bmi.n	8005c42 <_dtoa_r+0x6fa>
 8005bfc:	4651      	mov	r1, sl
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 fb0e 	bl	8006220 <_Bfree>
 8005c04:	2300      	movs	r3, #0
 8005c06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005c08:	703b      	strb	r3, [r7, #0]
 8005c0a:	f10b 0301 	add.w	r3, fp, #1
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f43f ace6 	beq.w	80055e4 <_dtoa_r+0x9c>
 8005c18:	601f      	str	r7, [r3, #0]
 8005c1a:	e4e3      	b.n	80055e4 <_dtoa_r+0x9c>
 8005c1c:	4627      	mov	r7, r4
 8005c1e:	463b      	mov	r3, r7
 8005c20:	461f      	mov	r7, r3
 8005c22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c26:	2a39      	cmp	r2, #57	; 0x39
 8005c28:	d107      	bne.n	8005c3a <_dtoa_r+0x6f2>
 8005c2a:	9a03      	ldr	r2, [sp, #12]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d1f7      	bne.n	8005c20 <_dtoa_r+0x6d8>
 8005c30:	2230      	movs	r2, #48	; 0x30
 8005c32:	9903      	ldr	r1, [sp, #12]
 8005c34:	f108 0801 	add.w	r8, r8, #1
 8005c38:	700a      	strb	r2, [r1, #0]
 8005c3a:	781a      	ldrb	r2, [r3, #0]
 8005c3c:	3201      	adds	r2, #1
 8005c3e:	701a      	strb	r2, [r3, #0]
 8005c40:	e79e      	b.n	8005b80 <_dtoa_r+0x638>
 8005c42:	46d8      	mov	r8, fp
 8005c44:	e7eb      	b.n	8005c1e <_dtoa_r+0x6d6>
 8005c46:	2200      	movs	r2, #0
 8005c48:	4b6d      	ldr	r3, [pc, #436]	; (8005e00 <_dtoa_r+0x8b8>)
 8005c4a:	f7fa fc81 	bl	8000550 <__aeabi_dmul>
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2300      	movs	r3, #0
 8005c52:	4680      	mov	r8, r0
 8005c54:	4689      	mov	r9, r1
 8005c56:	f7fa fee3 	bl	8000a20 <__aeabi_dcmpeq>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d09b      	beq.n	8005b96 <_dtoa_r+0x64e>
 8005c5e:	e7cd      	b.n	8005bfc <_dtoa_r+0x6b4>
 8005c60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c62:	2a00      	cmp	r2, #0
 8005c64:	f000 80c4 	beq.w	8005df0 <_dtoa_r+0x8a8>
 8005c68:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005c6a:	2a01      	cmp	r2, #1
 8005c6c:	f300 80a8 	bgt.w	8005dc0 <_dtoa_r+0x878>
 8005c70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c72:	2a00      	cmp	r2, #0
 8005c74:	f000 80a0 	beq.w	8005db8 <_dtoa_r+0x870>
 8005c78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005c7c:	464f      	mov	r7, r9
 8005c7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005c80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c82:	2101      	movs	r1, #1
 8005c84:	441a      	add	r2, r3
 8005c86:	4628      	mov	r0, r5
 8005c88:	4499      	add	r9, r3
 8005c8a:	9209      	str	r2, [sp, #36]	; 0x24
 8005c8c:	f000 fb7e 	bl	800638c <__i2b>
 8005c90:	4606      	mov	r6, r0
 8005c92:	b15f      	cbz	r7, 8005cac <_dtoa_r+0x764>
 8005c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	dd08      	ble.n	8005cac <_dtoa_r+0x764>
 8005c9a:	42bb      	cmp	r3, r7
 8005c9c:	bfa8      	it	ge
 8005c9e:	463b      	movge	r3, r7
 8005ca0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ca2:	eba9 0903 	sub.w	r9, r9, r3
 8005ca6:	1aff      	subs	r7, r7, r3
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	9309      	str	r3, [sp, #36]	; 0x24
 8005cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cae:	b1f3      	cbz	r3, 8005cee <_dtoa_r+0x7a6>
 8005cb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 80a0 	beq.w	8005df8 <_dtoa_r+0x8b0>
 8005cb8:	2c00      	cmp	r4, #0
 8005cba:	dd10      	ble.n	8005cde <_dtoa_r+0x796>
 8005cbc:	4631      	mov	r1, r6
 8005cbe:	4622      	mov	r2, r4
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	f000 fc21 	bl	8006508 <__pow5mult>
 8005cc6:	4652      	mov	r2, sl
 8005cc8:	4601      	mov	r1, r0
 8005cca:	4606      	mov	r6, r0
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f000 fb73 	bl	80063b8 <__multiply>
 8005cd2:	4680      	mov	r8, r0
 8005cd4:	4651      	mov	r1, sl
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	f000 faa2 	bl	8006220 <_Bfree>
 8005cdc:	46c2      	mov	sl, r8
 8005cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ce0:	1b1a      	subs	r2, r3, r4
 8005ce2:	d004      	beq.n	8005cee <_dtoa_r+0x7a6>
 8005ce4:	4651      	mov	r1, sl
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 fc0e 	bl	8006508 <__pow5mult>
 8005cec:	4682      	mov	sl, r0
 8005cee:	2101      	movs	r1, #1
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f000 fb4b 	bl	800638c <__i2b>
 8005cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cf8:	4604      	mov	r4, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f340 8082 	ble.w	8005e04 <_dtoa_r+0x8bc>
 8005d00:	461a      	mov	r2, r3
 8005d02:	4601      	mov	r1, r0
 8005d04:	4628      	mov	r0, r5
 8005d06:	f000 fbff 	bl	8006508 <__pow5mult>
 8005d0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	dd7b      	ble.n	8005e0a <_dtoa_r+0x8c2>
 8005d12:	f04f 0800 	mov.w	r8, #0
 8005d16:	6923      	ldr	r3, [r4, #16]
 8005d18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005d1c:	6918      	ldr	r0, [r3, #16]
 8005d1e:	f000 fae7 	bl	80062f0 <__hi0bits>
 8005d22:	f1c0 0020 	rsb	r0, r0, #32
 8005d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d28:	4418      	add	r0, r3
 8005d2a:	f010 001f 	ands.w	r0, r0, #31
 8005d2e:	f000 8092 	beq.w	8005e56 <_dtoa_r+0x90e>
 8005d32:	f1c0 0320 	rsb	r3, r0, #32
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	f340 8085 	ble.w	8005e46 <_dtoa_r+0x8fe>
 8005d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d3e:	f1c0 001c 	rsb	r0, r0, #28
 8005d42:	4403      	add	r3, r0
 8005d44:	4481      	add	r9, r0
 8005d46:	4407      	add	r7, r0
 8005d48:	9309      	str	r3, [sp, #36]	; 0x24
 8005d4a:	f1b9 0f00 	cmp.w	r9, #0
 8005d4e:	dd05      	ble.n	8005d5c <_dtoa_r+0x814>
 8005d50:	4651      	mov	r1, sl
 8005d52:	464a      	mov	r2, r9
 8005d54:	4628      	mov	r0, r5
 8005d56:	f000 fc31 	bl	80065bc <__lshift>
 8005d5a:	4682      	mov	sl, r0
 8005d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	dd05      	ble.n	8005d6e <_dtoa_r+0x826>
 8005d62:	4621      	mov	r1, r4
 8005d64:	461a      	mov	r2, r3
 8005d66:	4628      	mov	r0, r5
 8005d68:	f000 fc28 	bl	80065bc <__lshift>
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d072      	beq.n	8005e5a <_dtoa_r+0x912>
 8005d74:	4621      	mov	r1, r4
 8005d76:	4650      	mov	r0, sl
 8005d78:	f000 fc8c 	bl	8006694 <__mcmp>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	da6c      	bge.n	8005e5a <_dtoa_r+0x912>
 8005d80:	2300      	movs	r3, #0
 8005d82:	4651      	mov	r1, sl
 8005d84:	220a      	movs	r2, #10
 8005d86:	4628      	mov	r0, r5
 8005d88:	f000 fa6c 	bl	8006264 <__multadd>
 8005d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d8e:	4682      	mov	sl, r0
 8005d90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 81ac 	beq.w	80060f2 <_dtoa_r+0xbaa>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	220a      	movs	r2, #10
 8005da0:	4628      	mov	r0, r5
 8005da2:	f000 fa5f 	bl	8006264 <__multadd>
 8005da6:	9b06      	ldr	r3, [sp, #24]
 8005da8:	4606      	mov	r6, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f300 8093 	bgt.w	8005ed6 <_dtoa_r+0x98e>
 8005db0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	dc59      	bgt.n	8005e6a <_dtoa_r+0x922>
 8005db6:	e08e      	b.n	8005ed6 <_dtoa_r+0x98e>
 8005db8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005dba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005dbe:	e75d      	b.n	8005c7c <_dtoa_r+0x734>
 8005dc0:	9b08      	ldr	r3, [sp, #32]
 8005dc2:	1e5c      	subs	r4, r3, #1
 8005dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dc6:	42a3      	cmp	r3, r4
 8005dc8:	bfbf      	itttt	lt
 8005dca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005dcc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005dce:	1ae3      	sublt	r3, r4, r3
 8005dd0:	18d2      	addlt	r2, r2, r3
 8005dd2:	bfa8      	it	ge
 8005dd4:	1b1c      	subge	r4, r3, r4
 8005dd6:	9b08      	ldr	r3, [sp, #32]
 8005dd8:	bfbe      	ittt	lt
 8005dda:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005ddc:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005dde:	2400      	movlt	r4, #0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	bfb5      	itete	lt
 8005de4:	eba9 0703 	sublt.w	r7, r9, r3
 8005de8:	464f      	movge	r7, r9
 8005dea:	2300      	movlt	r3, #0
 8005dec:	9b08      	ldrge	r3, [sp, #32]
 8005dee:	e747      	b.n	8005c80 <_dtoa_r+0x738>
 8005df0:	464f      	mov	r7, r9
 8005df2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005df4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005df6:	e74c      	b.n	8005c92 <_dtoa_r+0x74a>
 8005df8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dfa:	e773      	b.n	8005ce4 <_dtoa_r+0x79c>
 8005dfc:	3fe00000 	.word	0x3fe00000
 8005e00:	40240000 	.word	0x40240000
 8005e04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	dc18      	bgt.n	8005e3c <_dtoa_r+0x8f4>
 8005e0a:	9b04      	ldr	r3, [sp, #16]
 8005e0c:	b9b3      	cbnz	r3, 8005e3c <_dtoa_r+0x8f4>
 8005e0e:	9b05      	ldr	r3, [sp, #20]
 8005e10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e14:	b993      	cbnz	r3, 8005e3c <_dtoa_r+0x8f4>
 8005e16:	9b05      	ldr	r3, [sp, #20]
 8005e18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e1c:	0d1b      	lsrs	r3, r3, #20
 8005e1e:	051b      	lsls	r3, r3, #20
 8005e20:	b17b      	cbz	r3, 8005e42 <_dtoa_r+0x8fa>
 8005e22:	f04f 0801 	mov.w	r8, #1
 8005e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e28:	f109 0901 	add.w	r9, r9, #1
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f47f af6f 	bne.w	8005d16 <_dtoa_r+0x7ce>
 8005e38:	2001      	movs	r0, #1
 8005e3a:	e774      	b.n	8005d26 <_dtoa_r+0x7de>
 8005e3c:	f04f 0800 	mov.w	r8, #0
 8005e40:	e7f6      	b.n	8005e30 <_dtoa_r+0x8e8>
 8005e42:	4698      	mov	r8, r3
 8005e44:	e7f4      	b.n	8005e30 <_dtoa_r+0x8e8>
 8005e46:	d080      	beq.n	8005d4a <_dtoa_r+0x802>
 8005e48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e4a:	331c      	adds	r3, #28
 8005e4c:	441a      	add	r2, r3
 8005e4e:	4499      	add	r9, r3
 8005e50:	441f      	add	r7, r3
 8005e52:	9209      	str	r2, [sp, #36]	; 0x24
 8005e54:	e779      	b.n	8005d4a <_dtoa_r+0x802>
 8005e56:	4603      	mov	r3, r0
 8005e58:	e7f6      	b.n	8005e48 <_dtoa_r+0x900>
 8005e5a:	9b08      	ldr	r3, [sp, #32]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dc34      	bgt.n	8005eca <_dtoa_r+0x982>
 8005e60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	dd31      	ble.n	8005eca <_dtoa_r+0x982>
 8005e66:	9b08      	ldr	r3, [sp, #32]
 8005e68:	9306      	str	r3, [sp, #24]
 8005e6a:	9b06      	ldr	r3, [sp, #24]
 8005e6c:	b963      	cbnz	r3, 8005e88 <_dtoa_r+0x940>
 8005e6e:	4621      	mov	r1, r4
 8005e70:	2205      	movs	r2, #5
 8005e72:	4628      	mov	r0, r5
 8005e74:	f000 f9f6 	bl	8006264 <__multadd>
 8005e78:	4601      	mov	r1, r0
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	4650      	mov	r0, sl
 8005e7e:	f000 fc09 	bl	8006694 <__mcmp>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	f73f adbf 	bgt.w	8005a06 <_dtoa_r+0x4be>
 8005e88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e8a:	9f03      	ldr	r7, [sp, #12]
 8005e8c:	ea6f 0b03 	mvn.w	fp, r3
 8005e90:	f04f 0800 	mov.w	r8, #0
 8005e94:	4621      	mov	r1, r4
 8005e96:	4628      	mov	r0, r5
 8005e98:	f000 f9c2 	bl	8006220 <_Bfree>
 8005e9c:	2e00      	cmp	r6, #0
 8005e9e:	f43f aead 	beq.w	8005bfc <_dtoa_r+0x6b4>
 8005ea2:	f1b8 0f00 	cmp.w	r8, #0
 8005ea6:	d005      	beq.n	8005eb4 <_dtoa_r+0x96c>
 8005ea8:	45b0      	cmp	r8, r6
 8005eaa:	d003      	beq.n	8005eb4 <_dtoa_r+0x96c>
 8005eac:	4641      	mov	r1, r8
 8005eae:	4628      	mov	r0, r5
 8005eb0:	f000 f9b6 	bl	8006220 <_Bfree>
 8005eb4:	4631      	mov	r1, r6
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f000 f9b2 	bl	8006220 <_Bfree>
 8005ebc:	e69e      	b.n	8005bfc <_dtoa_r+0x6b4>
 8005ebe:	2400      	movs	r4, #0
 8005ec0:	4626      	mov	r6, r4
 8005ec2:	e7e1      	b.n	8005e88 <_dtoa_r+0x940>
 8005ec4:	46c3      	mov	fp, r8
 8005ec6:	4626      	mov	r6, r4
 8005ec8:	e59d      	b.n	8005a06 <_dtoa_r+0x4be>
 8005eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 80c8 	beq.w	8006062 <_dtoa_r+0xb1a>
 8005ed2:	9b08      	ldr	r3, [sp, #32]
 8005ed4:	9306      	str	r3, [sp, #24]
 8005ed6:	2f00      	cmp	r7, #0
 8005ed8:	dd05      	ble.n	8005ee6 <_dtoa_r+0x99e>
 8005eda:	4631      	mov	r1, r6
 8005edc:	463a      	mov	r2, r7
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f000 fb6c 	bl	80065bc <__lshift>
 8005ee4:	4606      	mov	r6, r0
 8005ee6:	f1b8 0f00 	cmp.w	r8, #0
 8005eea:	d05b      	beq.n	8005fa4 <_dtoa_r+0xa5c>
 8005eec:	4628      	mov	r0, r5
 8005eee:	6871      	ldr	r1, [r6, #4]
 8005ef0:	f000 f956 	bl	80061a0 <_Balloc>
 8005ef4:	4607      	mov	r7, r0
 8005ef6:	b928      	cbnz	r0, 8005f04 <_dtoa_r+0x9bc>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005efe:	4b81      	ldr	r3, [pc, #516]	; (8006104 <_dtoa_r+0xbbc>)
 8005f00:	f7ff bb36 	b.w	8005570 <_dtoa_r+0x28>
 8005f04:	6932      	ldr	r2, [r6, #16]
 8005f06:	f106 010c 	add.w	r1, r6, #12
 8005f0a:	3202      	adds	r2, #2
 8005f0c:	0092      	lsls	r2, r2, #2
 8005f0e:	300c      	adds	r0, #12
 8005f10:	f000 ff40 	bl	8006d94 <memcpy>
 8005f14:	2201      	movs	r2, #1
 8005f16:	4639      	mov	r1, r7
 8005f18:	4628      	mov	r0, r5
 8005f1a:	f000 fb4f 	bl	80065bc <__lshift>
 8005f1e:	46b0      	mov	r8, r6
 8005f20:	4606      	mov	r6, r0
 8005f22:	9b03      	ldr	r3, [sp, #12]
 8005f24:	9a03      	ldr	r2, [sp, #12]
 8005f26:	3301      	adds	r3, #1
 8005f28:	9308      	str	r3, [sp, #32]
 8005f2a:	9b06      	ldr	r3, [sp, #24]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f30:	9b04      	ldr	r3, [sp, #16]
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	930a      	str	r3, [sp, #40]	; 0x28
 8005f38:	9b08      	ldr	r3, [sp, #32]
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	4650      	mov	r0, sl
 8005f40:	9304      	str	r3, [sp, #16]
 8005f42:	f7ff fa76 	bl	8005432 <quorem>
 8005f46:	4641      	mov	r1, r8
 8005f48:	9006      	str	r0, [sp, #24]
 8005f4a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005f4e:	4650      	mov	r0, sl
 8005f50:	f000 fba0 	bl	8006694 <__mcmp>
 8005f54:	4632      	mov	r2, r6
 8005f56:	9009      	str	r0, [sp, #36]	; 0x24
 8005f58:	4621      	mov	r1, r4
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 fbb6 	bl	80066cc <__mdiff>
 8005f60:	68c2      	ldr	r2, [r0, #12]
 8005f62:	4607      	mov	r7, r0
 8005f64:	bb02      	cbnz	r2, 8005fa8 <_dtoa_r+0xa60>
 8005f66:	4601      	mov	r1, r0
 8005f68:	4650      	mov	r0, sl
 8005f6a:	f000 fb93 	bl	8006694 <__mcmp>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	4639      	mov	r1, r7
 8005f72:	4628      	mov	r0, r5
 8005f74:	920c      	str	r2, [sp, #48]	; 0x30
 8005f76:	f000 f953 	bl	8006220 <_Bfree>
 8005f7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f7e:	9f08      	ldr	r7, [sp, #32]
 8005f80:	ea43 0102 	orr.w	r1, r3, r2
 8005f84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f86:	4319      	orrs	r1, r3
 8005f88:	d110      	bne.n	8005fac <_dtoa_r+0xa64>
 8005f8a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f8e:	d029      	beq.n	8005fe4 <_dtoa_r+0xa9c>
 8005f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	dd02      	ble.n	8005f9c <_dtoa_r+0xa54>
 8005f96:	9b06      	ldr	r3, [sp, #24]
 8005f98:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005f9c:	9b04      	ldr	r3, [sp, #16]
 8005f9e:	f883 9000 	strb.w	r9, [r3]
 8005fa2:	e777      	b.n	8005e94 <_dtoa_r+0x94c>
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	e7ba      	b.n	8005f1e <_dtoa_r+0x9d6>
 8005fa8:	2201      	movs	r2, #1
 8005faa:	e7e1      	b.n	8005f70 <_dtoa_r+0xa28>
 8005fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	db04      	blt.n	8005fbc <_dtoa_r+0xa74>
 8005fb2:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005fb4:	430b      	orrs	r3, r1
 8005fb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	d120      	bne.n	8005ffe <_dtoa_r+0xab6>
 8005fbc:	2a00      	cmp	r2, #0
 8005fbe:	dded      	ble.n	8005f9c <_dtoa_r+0xa54>
 8005fc0:	4651      	mov	r1, sl
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	f000 faf9 	bl	80065bc <__lshift>
 8005fca:	4621      	mov	r1, r4
 8005fcc:	4682      	mov	sl, r0
 8005fce:	f000 fb61 	bl	8006694 <__mcmp>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	dc03      	bgt.n	8005fde <_dtoa_r+0xa96>
 8005fd6:	d1e1      	bne.n	8005f9c <_dtoa_r+0xa54>
 8005fd8:	f019 0f01 	tst.w	r9, #1
 8005fdc:	d0de      	beq.n	8005f9c <_dtoa_r+0xa54>
 8005fde:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fe2:	d1d8      	bne.n	8005f96 <_dtoa_r+0xa4e>
 8005fe4:	2339      	movs	r3, #57	; 0x39
 8005fe6:	9a04      	ldr	r2, [sp, #16]
 8005fe8:	7013      	strb	r3, [r2, #0]
 8005fea:	463b      	mov	r3, r7
 8005fec:	461f      	mov	r7, r3
 8005fee:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	2a39      	cmp	r2, #57	; 0x39
 8005ff6:	d06b      	beq.n	80060d0 <_dtoa_r+0xb88>
 8005ff8:	3201      	adds	r2, #1
 8005ffa:	701a      	strb	r2, [r3, #0]
 8005ffc:	e74a      	b.n	8005e94 <_dtoa_r+0x94c>
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	dd07      	ble.n	8006012 <_dtoa_r+0xaca>
 8006002:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006006:	d0ed      	beq.n	8005fe4 <_dtoa_r+0xa9c>
 8006008:	9a04      	ldr	r2, [sp, #16]
 800600a:	f109 0301 	add.w	r3, r9, #1
 800600e:	7013      	strb	r3, [r2, #0]
 8006010:	e740      	b.n	8005e94 <_dtoa_r+0x94c>
 8006012:	9b08      	ldr	r3, [sp, #32]
 8006014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006016:	f803 9c01 	strb.w	r9, [r3, #-1]
 800601a:	4293      	cmp	r3, r2
 800601c:	d042      	beq.n	80060a4 <_dtoa_r+0xb5c>
 800601e:	4651      	mov	r1, sl
 8006020:	2300      	movs	r3, #0
 8006022:	220a      	movs	r2, #10
 8006024:	4628      	mov	r0, r5
 8006026:	f000 f91d 	bl	8006264 <__multadd>
 800602a:	45b0      	cmp	r8, r6
 800602c:	4682      	mov	sl, r0
 800602e:	f04f 0300 	mov.w	r3, #0
 8006032:	f04f 020a 	mov.w	r2, #10
 8006036:	4641      	mov	r1, r8
 8006038:	4628      	mov	r0, r5
 800603a:	d107      	bne.n	800604c <_dtoa_r+0xb04>
 800603c:	f000 f912 	bl	8006264 <__multadd>
 8006040:	4680      	mov	r8, r0
 8006042:	4606      	mov	r6, r0
 8006044:	9b08      	ldr	r3, [sp, #32]
 8006046:	3301      	adds	r3, #1
 8006048:	9308      	str	r3, [sp, #32]
 800604a:	e775      	b.n	8005f38 <_dtoa_r+0x9f0>
 800604c:	f000 f90a 	bl	8006264 <__multadd>
 8006050:	4631      	mov	r1, r6
 8006052:	4680      	mov	r8, r0
 8006054:	2300      	movs	r3, #0
 8006056:	220a      	movs	r2, #10
 8006058:	4628      	mov	r0, r5
 800605a:	f000 f903 	bl	8006264 <__multadd>
 800605e:	4606      	mov	r6, r0
 8006060:	e7f0      	b.n	8006044 <_dtoa_r+0xafc>
 8006062:	9b08      	ldr	r3, [sp, #32]
 8006064:	9306      	str	r3, [sp, #24]
 8006066:	9f03      	ldr	r7, [sp, #12]
 8006068:	4621      	mov	r1, r4
 800606a:	4650      	mov	r0, sl
 800606c:	f7ff f9e1 	bl	8005432 <quorem>
 8006070:	9b03      	ldr	r3, [sp, #12]
 8006072:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006076:	f807 9b01 	strb.w	r9, [r7], #1
 800607a:	1afa      	subs	r2, r7, r3
 800607c:	9b06      	ldr	r3, [sp, #24]
 800607e:	4293      	cmp	r3, r2
 8006080:	dd07      	ble.n	8006092 <_dtoa_r+0xb4a>
 8006082:	4651      	mov	r1, sl
 8006084:	2300      	movs	r3, #0
 8006086:	220a      	movs	r2, #10
 8006088:	4628      	mov	r0, r5
 800608a:	f000 f8eb 	bl	8006264 <__multadd>
 800608e:	4682      	mov	sl, r0
 8006090:	e7ea      	b.n	8006068 <_dtoa_r+0xb20>
 8006092:	9b06      	ldr	r3, [sp, #24]
 8006094:	f04f 0800 	mov.w	r8, #0
 8006098:	2b00      	cmp	r3, #0
 800609a:	bfcc      	ite	gt
 800609c:	461f      	movgt	r7, r3
 800609e:	2701      	movle	r7, #1
 80060a0:	9b03      	ldr	r3, [sp, #12]
 80060a2:	441f      	add	r7, r3
 80060a4:	4651      	mov	r1, sl
 80060a6:	2201      	movs	r2, #1
 80060a8:	4628      	mov	r0, r5
 80060aa:	f000 fa87 	bl	80065bc <__lshift>
 80060ae:	4621      	mov	r1, r4
 80060b0:	4682      	mov	sl, r0
 80060b2:	f000 faef 	bl	8006694 <__mcmp>
 80060b6:	2800      	cmp	r0, #0
 80060b8:	dc97      	bgt.n	8005fea <_dtoa_r+0xaa2>
 80060ba:	d102      	bne.n	80060c2 <_dtoa_r+0xb7a>
 80060bc:	f019 0f01 	tst.w	r9, #1
 80060c0:	d193      	bne.n	8005fea <_dtoa_r+0xaa2>
 80060c2:	463b      	mov	r3, r7
 80060c4:	461f      	mov	r7, r3
 80060c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060ca:	2a30      	cmp	r2, #48	; 0x30
 80060cc:	d0fa      	beq.n	80060c4 <_dtoa_r+0xb7c>
 80060ce:	e6e1      	b.n	8005e94 <_dtoa_r+0x94c>
 80060d0:	9a03      	ldr	r2, [sp, #12]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d18a      	bne.n	8005fec <_dtoa_r+0xaa4>
 80060d6:	2331      	movs	r3, #49	; 0x31
 80060d8:	f10b 0b01 	add.w	fp, fp, #1
 80060dc:	e797      	b.n	800600e <_dtoa_r+0xac6>
 80060de:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <_dtoa_r+0xbc0>)
 80060e0:	f7ff ba9f 	b.w	8005622 <_dtoa_r+0xda>
 80060e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f47f aa77 	bne.w	80055da <_dtoa_r+0x92>
 80060ec:	4b07      	ldr	r3, [pc, #28]	; (800610c <_dtoa_r+0xbc4>)
 80060ee:	f7ff ba98 	b.w	8005622 <_dtoa_r+0xda>
 80060f2:	9b06      	ldr	r3, [sp, #24]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	dcb6      	bgt.n	8006066 <_dtoa_r+0xb1e>
 80060f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	f73f aeb5 	bgt.w	8005e6a <_dtoa_r+0x922>
 8006100:	e7b1      	b.n	8006066 <_dtoa_r+0xb1e>
 8006102:	bf00      	nop
 8006104:	080070f0 	.word	0x080070f0
 8006108:	08007050 	.word	0x08007050
 800610c:	08007074 	.word	0x08007074

08006110 <_free_r>:
 8006110:	b538      	push	{r3, r4, r5, lr}
 8006112:	4605      	mov	r5, r0
 8006114:	2900      	cmp	r1, #0
 8006116:	d040      	beq.n	800619a <_free_r+0x8a>
 8006118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800611c:	1f0c      	subs	r4, r1, #4
 800611e:	2b00      	cmp	r3, #0
 8006120:	bfb8      	it	lt
 8006122:	18e4      	addlt	r4, r4, r3
 8006124:	f7fe fb78 	bl	8004818 <__malloc_lock>
 8006128:	4a1c      	ldr	r2, [pc, #112]	; (800619c <_free_r+0x8c>)
 800612a:	6813      	ldr	r3, [r2, #0]
 800612c:	b933      	cbnz	r3, 800613c <_free_r+0x2c>
 800612e:	6063      	str	r3, [r4, #4]
 8006130:	6014      	str	r4, [r2, #0]
 8006132:	4628      	mov	r0, r5
 8006134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006138:	f7fe bb74 	b.w	8004824 <__malloc_unlock>
 800613c:	42a3      	cmp	r3, r4
 800613e:	d908      	bls.n	8006152 <_free_r+0x42>
 8006140:	6820      	ldr	r0, [r4, #0]
 8006142:	1821      	adds	r1, r4, r0
 8006144:	428b      	cmp	r3, r1
 8006146:	bf01      	itttt	eq
 8006148:	6819      	ldreq	r1, [r3, #0]
 800614a:	685b      	ldreq	r3, [r3, #4]
 800614c:	1809      	addeq	r1, r1, r0
 800614e:	6021      	streq	r1, [r4, #0]
 8006150:	e7ed      	b.n	800612e <_free_r+0x1e>
 8006152:	461a      	mov	r2, r3
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	b10b      	cbz	r3, 800615c <_free_r+0x4c>
 8006158:	42a3      	cmp	r3, r4
 800615a:	d9fa      	bls.n	8006152 <_free_r+0x42>
 800615c:	6811      	ldr	r1, [r2, #0]
 800615e:	1850      	adds	r0, r2, r1
 8006160:	42a0      	cmp	r0, r4
 8006162:	d10b      	bne.n	800617c <_free_r+0x6c>
 8006164:	6820      	ldr	r0, [r4, #0]
 8006166:	4401      	add	r1, r0
 8006168:	1850      	adds	r0, r2, r1
 800616a:	4283      	cmp	r3, r0
 800616c:	6011      	str	r1, [r2, #0]
 800616e:	d1e0      	bne.n	8006132 <_free_r+0x22>
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	4408      	add	r0, r1
 8006176:	6010      	str	r0, [r2, #0]
 8006178:	6053      	str	r3, [r2, #4]
 800617a:	e7da      	b.n	8006132 <_free_r+0x22>
 800617c:	d902      	bls.n	8006184 <_free_r+0x74>
 800617e:	230c      	movs	r3, #12
 8006180:	602b      	str	r3, [r5, #0]
 8006182:	e7d6      	b.n	8006132 <_free_r+0x22>
 8006184:	6820      	ldr	r0, [r4, #0]
 8006186:	1821      	adds	r1, r4, r0
 8006188:	428b      	cmp	r3, r1
 800618a:	bf01      	itttt	eq
 800618c:	6819      	ldreq	r1, [r3, #0]
 800618e:	685b      	ldreq	r3, [r3, #4]
 8006190:	1809      	addeq	r1, r1, r0
 8006192:	6021      	streq	r1, [r4, #0]
 8006194:	6063      	str	r3, [r4, #4]
 8006196:	6054      	str	r4, [r2, #4]
 8006198:	e7cb      	b.n	8006132 <_free_r+0x22>
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	20000914 	.word	0x20000914

080061a0 <_Balloc>:
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	69c6      	ldr	r6, [r0, #28]
 80061a4:	4604      	mov	r4, r0
 80061a6:	460d      	mov	r5, r1
 80061a8:	b976      	cbnz	r6, 80061c8 <_Balloc+0x28>
 80061aa:	2010      	movs	r0, #16
 80061ac:	f7fe fa8c 	bl	80046c8 <malloc>
 80061b0:	4602      	mov	r2, r0
 80061b2:	61e0      	str	r0, [r4, #28]
 80061b4:	b920      	cbnz	r0, 80061c0 <_Balloc+0x20>
 80061b6:	216b      	movs	r1, #107	; 0x6b
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <_Balloc+0x78>)
 80061ba:	4818      	ldr	r0, [pc, #96]	; (800621c <_Balloc+0x7c>)
 80061bc:	f000 fdf8 	bl	8006db0 <__assert_func>
 80061c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061c4:	6006      	str	r6, [r0, #0]
 80061c6:	60c6      	str	r6, [r0, #12]
 80061c8:	69e6      	ldr	r6, [r4, #28]
 80061ca:	68f3      	ldr	r3, [r6, #12]
 80061cc:	b183      	cbz	r3, 80061f0 <_Balloc+0x50>
 80061ce:	69e3      	ldr	r3, [r4, #28]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061d6:	b9b8      	cbnz	r0, 8006208 <_Balloc+0x68>
 80061d8:	2101      	movs	r1, #1
 80061da:	fa01 f605 	lsl.w	r6, r1, r5
 80061de:	1d72      	adds	r2, r6, #5
 80061e0:	4620      	mov	r0, r4
 80061e2:	0092      	lsls	r2, r2, #2
 80061e4:	f000 fe02 	bl	8006dec <_calloc_r>
 80061e8:	b160      	cbz	r0, 8006204 <_Balloc+0x64>
 80061ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061ee:	e00e      	b.n	800620e <_Balloc+0x6e>
 80061f0:	2221      	movs	r2, #33	; 0x21
 80061f2:	2104      	movs	r1, #4
 80061f4:	4620      	mov	r0, r4
 80061f6:	f000 fdf9 	bl	8006dec <_calloc_r>
 80061fa:	69e3      	ldr	r3, [r4, #28]
 80061fc:	60f0      	str	r0, [r6, #12]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e4      	bne.n	80061ce <_Balloc+0x2e>
 8006204:	2000      	movs	r0, #0
 8006206:	bd70      	pop	{r4, r5, r6, pc}
 8006208:	6802      	ldr	r2, [r0, #0]
 800620a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800620e:	2300      	movs	r3, #0
 8006210:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006214:	e7f7      	b.n	8006206 <_Balloc+0x66>
 8006216:	bf00      	nop
 8006218:	08007081 	.word	0x08007081
 800621c:	08007101 	.word	0x08007101

08006220 <_Bfree>:
 8006220:	b570      	push	{r4, r5, r6, lr}
 8006222:	69c6      	ldr	r6, [r0, #28]
 8006224:	4605      	mov	r5, r0
 8006226:	460c      	mov	r4, r1
 8006228:	b976      	cbnz	r6, 8006248 <_Bfree+0x28>
 800622a:	2010      	movs	r0, #16
 800622c:	f7fe fa4c 	bl	80046c8 <malloc>
 8006230:	4602      	mov	r2, r0
 8006232:	61e8      	str	r0, [r5, #28]
 8006234:	b920      	cbnz	r0, 8006240 <_Bfree+0x20>
 8006236:	218f      	movs	r1, #143	; 0x8f
 8006238:	4b08      	ldr	r3, [pc, #32]	; (800625c <_Bfree+0x3c>)
 800623a:	4809      	ldr	r0, [pc, #36]	; (8006260 <_Bfree+0x40>)
 800623c:	f000 fdb8 	bl	8006db0 <__assert_func>
 8006240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006244:	6006      	str	r6, [r0, #0]
 8006246:	60c6      	str	r6, [r0, #12]
 8006248:	b13c      	cbz	r4, 800625a <_Bfree+0x3a>
 800624a:	69eb      	ldr	r3, [r5, #28]
 800624c:	6862      	ldr	r2, [r4, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006254:	6021      	str	r1, [r4, #0]
 8006256:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800625a:	bd70      	pop	{r4, r5, r6, pc}
 800625c:	08007081 	.word	0x08007081
 8006260:	08007101 	.word	0x08007101

08006264 <__multadd>:
 8006264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006268:	4607      	mov	r7, r0
 800626a:	460c      	mov	r4, r1
 800626c:	461e      	mov	r6, r3
 800626e:	2000      	movs	r0, #0
 8006270:	690d      	ldr	r5, [r1, #16]
 8006272:	f101 0c14 	add.w	ip, r1, #20
 8006276:	f8dc 3000 	ldr.w	r3, [ip]
 800627a:	3001      	adds	r0, #1
 800627c:	b299      	uxth	r1, r3
 800627e:	fb02 6101 	mla	r1, r2, r1, r6
 8006282:	0c1e      	lsrs	r6, r3, #16
 8006284:	0c0b      	lsrs	r3, r1, #16
 8006286:	fb02 3306 	mla	r3, r2, r6, r3
 800628a:	b289      	uxth	r1, r1
 800628c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006290:	4285      	cmp	r5, r0
 8006292:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006296:	f84c 1b04 	str.w	r1, [ip], #4
 800629a:	dcec      	bgt.n	8006276 <__multadd+0x12>
 800629c:	b30e      	cbz	r6, 80062e2 <__multadd+0x7e>
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dc19      	bgt.n	80062d8 <__multadd+0x74>
 80062a4:	6861      	ldr	r1, [r4, #4]
 80062a6:	4638      	mov	r0, r7
 80062a8:	3101      	adds	r1, #1
 80062aa:	f7ff ff79 	bl	80061a0 <_Balloc>
 80062ae:	4680      	mov	r8, r0
 80062b0:	b928      	cbnz	r0, 80062be <__multadd+0x5a>
 80062b2:	4602      	mov	r2, r0
 80062b4:	21ba      	movs	r1, #186	; 0xba
 80062b6:	4b0c      	ldr	r3, [pc, #48]	; (80062e8 <__multadd+0x84>)
 80062b8:	480c      	ldr	r0, [pc, #48]	; (80062ec <__multadd+0x88>)
 80062ba:	f000 fd79 	bl	8006db0 <__assert_func>
 80062be:	6922      	ldr	r2, [r4, #16]
 80062c0:	f104 010c 	add.w	r1, r4, #12
 80062c4:	3202      	adds	r2, #2
 80062c6:	0092      	lsls	r2, r2, #2
 80062c8:	300c      	adds	r0, #12
 80062ca:	f000 fd63 	bl	8006d94 <memcpy>
 80062ce:	4621      	mov	r1, r4
 80062d0:	4638      	mov	r0, r7
 80062d2:	f7ff ffa5 	bl	8006220 <_Bfree>
 80062d6:	4644      	mov	r4, r8
 80062d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062dc:	3501      	adds	r5, #1
 80062de:	615e      	str	r6, [r3, #20]
 80062e0:	6125      	str	r5, [r4, #16]
 80062e2:	4620      	mov	r0, r4
 80062e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e8:	080070f0 	.word	0x080070f0
 80062ec:	08007101 	.word	0x08007101

080062f0 <__hi0bits>:
 80062f0:	0c02      	lsrs	r2, r0, #16
 80062f2:	0412      	lsls	r2, r2, #16
 80062f4:	4603      	mov	r3, r0
 80062f6:	b9ca      	cbnz	r2, 800632c <__hi0bits+0x3c>
 80062f8:	0403      	lsls	r3, r0, #16
 80062fa:	2010      	movs	r0, #16
 80062fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006300:	bf04      	itt	eq
 8006302:	021b      	lsleq	r3, r3, #8
 8006304:	3008      	addeq	r0, #8
 8006306:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800630a:	bf04      	itt	eq
 800630c:	011b      	lsleq	r3, r3, #4
 800630e:	3004      	addeq	r0, #4
 8006310:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006314:	bf04      	itt	eq
 8006316:	009b      	lsleq	r3, r3, #2
 8006318:	3002      	addeq	r0, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	db05      	blt.n	800632a <__hi0bits+0x3a>
 800631e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006322:	f100 0001 	add.w	r0, r0, #1
 8006326:	bf08      	it	eq
 8006328:	2020      	moveq	r0, #32
 800632a:	4770      	bx	lr
 800632c:	2000      	movs	r0, #0
 800632e:	e7e5      	b.n	80062fc <__hi0bits+0xc>

08006330 <__lo0bits>:
 8006330:	6803      	ldr	r3, [r0, #0]
 8006332:	4602      	mov	r2, r0
 8006334:	f013 0007 	ands.w	r0, r3, #7
 8006338:	d00b      	beq.n	8006352 <__lo0bits+0x22>
 800633a:	07d9      	lsls	r1, r3, #31
 800633c:	d421      	bmi.n	8006382 <__lo0bits+0x52>
 800633e:	0798      	lsls	r0, r3, #30
 8006340:	bf49      	itett	mi
 8006342:	085b      	lsrmi	r3, r3, #1
 8006344:	089b      	lsrpl	r3, r3, #2
 8006346:	2001      	movmi	r0, #1
 8006348:	6013      	strmi	r3, [r2, #0]
 800634a:	bf5c      	itt	pl
 800634c:	2002      	movpl	r0, #2
 800634e:	6013      	strpl	r3, [r2, #0]
 8006350:	4770      	bx	lr
 8006352:	b299      	uxth	r1, r3
 8006354:	b909      	cbnz	r1, 800635a <__lo0bits+0x2a>
 8006356:	2010      	movs	r0, #16
 8006358:	0c1b      	lsrs	r3, r3, #16
 800635a:	b2d9      	uxtb	r1, r3
 800635c:	b909      	cbnz	r1, 8006362 <__lo0bits+0x32>
 800635e:	3008      	adds	r0, #8
 8006360:	0a1b      	lsrs	r3, r3, #8
 8006362:	0719      	lsls	r1, r3, #28
 8006364:	bf04      	itt	eq
 8006366:	091b      	lsreq	r3, r3, #4
 8006368:	3004      	addeq	r0, #4
 800636a:	0799      	lsls	r1, r3, #30
 800636c:	bf04      	itt	eq
 800636e:	089b      	lsreq	r3, r3, #2
 8006370:	3002      	addeq	r0, #2
 8006372:	07d9      	lsls	r1, r3, #31
 8006374:	d403      	bmi.n	800637e <__lo0bits+0x4e>
 8006376:	085b      	lsrs	r3, r3, #1
 8006378:	f100 0001 	add.w	r0, r0, #1
 800637c:	d003      	beq.n	8006386 <__lo0bits+0x56>
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	4770      	bx	lr
 8006382:	2000      	movs	r0, #0
 8006384:	4770      	bx	lr
 8006386:	2020      	movs	r0, #32
 8006388:	4770      	bx	lr
	...

0800638c <__i2b>:
 800638c:	b510      	push	{r4, lr}
 800638e:	460c      	mov	r4, r1
 8006390:	2101      	movs	r1, #1
 8006392:	f7ff ff05 	bl	80061a0 <_Balloc>
 8006396:	4602      	mov	r2, r0
 8006398:	b928      	cbnz	r0, 80063a6 <__i2b+0x1a>
 800639a:	f240 1145 	movw	r1, #325	; 0x145
 800639e:	4b04      	ldr	r3, [pc, #16]	; (80063b0 <__i2b+0x24>)
 80063a0:	4804      	ldr	r0, [pc, #16]	; (80063b4 <__i2b+0x28>)
 80063a2:	f000 fd05 	bl	8006db0 <__assert_func>
 80063a6:	2301      	movs	r3, #1
 80063a8:	6144      	str	r4, [r0, #20]
 80063aa:	6103      	str	r3, [r0, #16]
 80063ac:	bd10      	pop	{r4, pc}
 80063ae:	bf00      	nop
 80063b0:	080070f0 	.word	0x080070f0
 80063b4:	08007101 	.word	0x08007101

080063b8 <__multiply>:
 80063b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063bc:	4691      	mov	r9, r2
 80063be:	690a      	ldr	r2, [r1, #16]
 80063c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80063c4:	460c      	mov	r4, r1
 80063c6:	429a      	cmp	r2, r3
 80063c8:	bfbe      	ittt	lt
 80063ca:	460b      	movlt	r3, r1
 80063cc:	464c      	movlt	r4, r9
 80063ce:	4699      	movlt	r9, r3
 80063d0:	6927      	ldr	r7, [r4, #16]
 80063d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063d6:	68a3      	ldr	r3, [r4, #8]
 80063d8:	6861      	ldr	r1, [r4, #4]
 80063da:	eb07 060a 	add.w	r6, r7, sl
 80063de:	42b3      	cmp	r3, r6
 80063e0:	b085      	sub	sp, #20
 80063e2:	bfb8      	it	lt
 80063e4:	3101      	addlt	r1, #1
 80063e6:	f7ff fedb 	bl	80061a0 <_Balloc>
 80063ea:	b930      	cbnz	r0, 80063fa <__multiply+0x42>
 80063ec:	4602      	mov	r2, r0
 80063ee:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80063f2:	4b43      	ldr	r3, [pc, #268]	; (8006500 <__multiply+0x148>)
 80063f4:	4843      	ldr	r0, [pc, #268]	; (8006504 <__multiply+0x14c>)
 80063f6:	f000 fcdb 	bl	8006db0 <__assert_func>
 80063fa:	f100 0514 	add.w	r5, r0, #20
 80063fe:	462b      	mov	r3, r5
 8006400:	2200      	movs	r2, #0
 8006402:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006406:	4543      	cmp	r3, r8
 8006408:	d321      	bcc.n	800644e <__multiply+0x96>
 800640a:	f104 0314 	add.w	r3, r4, #20
 800640e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006412:	f109 0314 	add.w	r3, r9, #20
 8006416:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800641a:	9202      	str	r2, [sp, #8]
 800641c:	1b3a      	subs	r2, r7, r4
 800641e:	3a15      	subs	r2, #21
 8006420:	f022 0203 	bic.w	r2, r2, #3
 8006424:	3204      	adds	r2, #4
 8006426:	f104 0115 	add.w	r1, r4, #21
 800642a:	428f      	cmp	r7, r1
 800642c:	bf38      	it	cc
 800642e:	2204      	movcc	r2, #4
 8006430:	9201      	str	r2, [sp, #4]
 8006432:	9a02      	ldr	r2, [sp, #8]
 8006434:	9303      	str	r3, [sp, #12]
 8006436:	429a      	cmp	r2, r3
 8006438:	d80c      	bhi.n	8006454 <__multiply+0x9c>
 800643a:	2e00      	cmp	r6, #0
 800643c:	dd03      	ble.n	8006446 <__multiply+0x8e>
 800643e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006442:	2b00      	cmp	r3, #0
 8006444:	d05a      	beq.n	80064fc <__multiply+0x144>
 8006446:	6106      	str	r6, [r0, #16]
 8006448:	b005      	add	sp, #20
 800644a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644e:	f843 2b04 	str.w	r2, [r3], #4
 8006452:	e7d8      	b.n	8006406 <__multiply+0x4e>
 8006454:	f8b3 a000 	ldrh.w	sl, [r3]
 8006458:	f1ba 0f00 	cmp.w	sl, #0
 800645c:	d023      	beq.n	80064a6 <__multiply+0xee>
 800645e:	46a9      	mov	r9, r5
 8006460:	f04f 0c00 	mov.w	ip, #0
 8006464:	f104 0e14 	add.w	lr, r4, #20
 8006468:	f85e 2b04 	ldr.w	r2, [lr], #4
 800646c:	f8d9 1000 	ldr.w	r1, [r9]
 8006470:	fa1f fb82 	uxth.w	fp, r2
 8006474:	b289      	uxth	r1, r1
 8006476:	fb0a 110b 	mla	r1, sl, fp, r1
 800647a:	4461      	add	r1, ip
 800647c:	f8d9 c000 	ldr.w	ip, [r9]
 8006480:	0c12      	lsrs	r2, r2, #16
 8006482:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006486:	fb0a c202 	mla	r2, sl, r2, ip
 800648a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800648e:	b289      	uxth	r1, r1
 8006490:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006494:	4577      	cmp	r7, lr
 8006496:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800649a:	f849 1b04 	str.w	r1, [r9], #4
 800649e:	d8e3      	bhi.n	8006468 <__multiply+0xb0>
 80064a0:	9a01      	ldr	r2, [sp, #4]
 80064a2:	f845 c002 	str.w	ip, [r5, r2]
 80064a6:	9a03      	ldr	r2, [sp, #12]
 80064a8:	3304      	adds	r3, #4
 80064aa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064ae:	f1b9 0f00 	cmp.w	r9, #0
 80064b2:	d021      	beq.n	80064f8 <__multiply+0x140>
 80064b4:	46ae      	mov	lr, r5
 80064b6:	f04f 0a00 	mov.w	sl, #0
 80064ba:	6829      	ldr	r1, [r5, #0]
 80064bc:	f104 0c14 	add.w	ip, r4, #20
 80064c0:	f8bc b000 	ldrh.w	fp, [ip]
 80064c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80064c8:	b289      	uxth	r1, r1
 80064ca:	fb09 220b 	mla	r2, r9, fp, r2
 80064ce:	4452      	add	r2, sl
 80064d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064d4:	f84e 1b04 	str.w	r1, [lr], #4
 80064d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80064dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80064e0:	f8be 1000 	ldrh.w	r1, [lr]
 80064e4:	4567      	cmp	r7, ip
 80064e6:	fb09 110a 	mla	r1, r9, sl, r1
 80064ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80064ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80064f2:	d8e5      	bhi.n	80064c0 <__multiply+0x108>
 80064f4:	9a01      	ldr	r2, [sp, #4]
 80064f6:	50a9      	str	r1, [r5, r2]
 80064f8:	3504      	adds	r5, #4
 80064fa:	e79a      	b.n	8006432 <__multiply+0x7a>
 80064fc:	3e01      	subs	r6, #1
 80064fe:	e79c      	b.n	800643a <__multiply+0x82>
 8006500:	080070f0 	.word	0x080070f0
 8006504:	08007101 	.word	0x08007101

08006508 <__pow5mult>:
 8006508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800650c:	4615      	mov	r5, r2
 800650e:	f012 0203 	ands.w	r2, r2, #3
 8006512:	4606      	mov	r6, r0
 8006514:	460f      	mov	r7, r1
 8006516:	d007      	beq.n	8006528 <__pow5mult+0x20>
 8006518:	4c25      	ldr	r4, [pc, #148]	; (80065b0 <__pow5mult+0xa8>)
 800651a:	3a01      	subs	r2, #1
 800651c:	2300      	movs	r3, #0
 800651e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006522:	f7ff fe9f 	bl	8006264 <__multadd>
 8006526:	4607      	mov	r7, r0
 8006528:	10ad      	asrs	r5, r5, #2
 800652a:	d03d      	beq.n	80065a8 <__pow5mult+0xa0>
 800652c:	69f4      	ldr	r4, [r6, #28]
 800652e:	b97c      	cbnz	r4, 8006550 <__pow5mult+0x48>
 8006530:	2010      	movs	r0, #16
 8006532:	f7fe f8c9 	bl	80046c8 <malloc>
 8006536:	4602      	mov	r2, r0
 8006538:	61f0      	str	r0, [r6, #28]
 800653a:	b928      	cbnz	r0, 8006548 <__pow5mult+0x40>
 800653c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006540:	4b1c      	ldr	r3, [pc, #112]	; (80065b4 <__pow5mult+0xac>)
 8006542:	481d      	ldr	r0, [pc, #116]	; (80065b8 <__pow5mult+0xb0>)
 8006544:	f000 fc34 	bl	8006db0 <__assert_func>
 8006548:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800654c:	6004      	str	r4, [r0, #0]
 800654e:	60c4      	str	r4, [r0, #12]
 8006550:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006554:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006558:	b94c      	cbnz	r4, 800656e <__pow5mult+0x66>
 800655a:	f240 2171 	movw	r1, #625	; 0x271
 800655e:	4630      	mov	r0, r6
 8006560:	f7ff ff14 	bl	800638c <__i2b>
 8006564:	2300      	movs	r3, #0
 8006566:	4604      	mov	r4, r0
 8006568:	f8c8 0008 	str.w	r0, [r8, #8]
 800656c:	6003      	str	r3, [r0, #0]
 800656e:	f04f 0900 	mov.w	r9, #0
 8006572:	07eb      	lsls	r3, r5, #31
 8006574:	d50a      	bpl.n	800658c <__pow5mult+0x84>
 8006576:	4639      	mov	r1, r7
 8006578:	4622      	mov	r2, r4
 800657a:	4630      	mov	r0, r6
 800657c:	f7ff ff1c 	bl	80063b8 <__multiply>
 8006580:	4680      	mov	r8, r0
 8006582:	4639      	mov	r1, r7
 8006584:	4630      	mov	r0, r6
 8006586:	f7ff fe4b 	bl	8006220 <_Bfree>
 800658a:	4647      	mov	r7, r8
 800658c:	106d      	asrs	r5, r5, #1
 800658e:	d00b      	beq.n	80065a8 <__pow5mult+0xa0>
 8006590:	6820      	ldr	r0, [r4, #0]
 8006592:	b938      	cbnz	r0, 80065a4 <__pow5mult+0x9c>
 8006594:	4622      	mov	r2, r4
 8006596:	4621      	mov	r1, r4
 8006598:	4630      	mov	r0, r6
 800659a:	f7ff ff0d 	bl	80063b8 <__multiply>
 800659e:	6020      	str	r0, [r4, #0]
 80065a0:	f8c0 9000 	str.w	r9, [r0]
 80065a4:	4604      	mov	r4, r0
 80065a6:	e7e4      	b.n	8006572 <__pow5mult+0x6a>
 80065a8:	4638      	mov	r0, r7
 80065aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ae:	bf00      	nop
 80065b0:	08007250 	.word	0x08007250
 80065b4:	08007081 	.word	0x08007081
 80065b8:	08007101 	.word	0x08007101

080065bc <__lshift>:
 80065bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c0:	460c      	mov	r4, r1
 80065c2:	4607      	mov	r7, r0
 80065c4:	4691      	mov	r9, r2
 80065c6:	6923      	ldr	r3, [r4, #16]
 80065c8:	6849      	ldr	r1, [r1, #4]
 80065ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ce:	68a3      	ldr	r3, [r4, #8]
 80065d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065d4:	f108 0601 	add.w	r6, r8, #1
 80065d8:	42b3      	cmp	r3, r6
 80065da:	db0b      	blt.n	80065f4 <__lshift+0x38>
 80065dc:	4638      	mov	r0, r7
 80065de:	f7ff fddf 	bl	80061a0 <_Balloc>
 80065e2:	4605      	mov	r5, r0
 80065e4:	b948      	cbnz	r0, 80065fa <__lshift+0x3e>
 80065e6:	4602      	mov	r2, r0
 80065e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80065ec:	4b27      	ldr	r3, [pc, #156]	; (800668c <__lshift+0xd0>)
 80065ee:	4828      	ldr	r0, [pc, #160]	; (8006690 <__lshift+0xd4>)
 80065f0:	f000 fbde 	bl	8006db0 <__assert_func>
 80065f4:	3101      	adds	r1, #1
 80065f6:	005b      	lsls	r3, r3, #1
 80065f8:	e7ee      	b.n	80065d8 <__lshift+0x1c>
 80065fa:	2300      	movs	r3, #0
 80065fc:	f100 0114 	add.w	r1, r0, #20
 8006600:	f100 0210 	add.w	r2, r0, #16
 8006604:	4618      	mov	r0, r3
 8006606:	4553      	cmp	r3, sl
 8006608:	db33      	blt.n	8006672 <__lshift+0xb6>
 800660a:	6920      	ldr	r0, [r4, #16]
 800660c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006610:	f104 0314 	add.w	r3, r4, #20
 8006614:	f019 091f 	ands.w	r9, r9, #31
 8006618:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800661c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006620:	d02b      	beq.n	800667a <__lshift+0xbe>
 8006622:	468a      	mov	sl, r1
 8006624:	2200      	movs	r2, #0
 8006626:	f1c9 0e20 	rsb	lr, r9, #32
 800662a:	6818      	ldr	r0, [r3, #0]
 800662c:	fa00 f009 	lsl.w	r0, r0, r9
 8006630:	4310      	orrs	r0, r2
 8006632:	f84a 0b04 	str.w	r0, [sl], #4
 8006636:	f853 2b04 	ldr.w	r2, [r3], #4
 800663a:	459c      	cmp	ip, r3
 800663c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006640:	d8f3      	bhi.n	800662a <__lshift+0x6e>
 8006642:	ebac 0304 	sub.w	r3, ip, r4
 8006646:	3b15      	subs	r3, #21
 8006648:	f023 0303 	bic.w	r3, r3, #3
 800664c:	3304      	adds	r3, #4
 800664e:	f104 0015 	add.w	r0, r4, #21
 8006652:	4584      	cmp	ip, r0
 8006654:	bf38      	it	cc
 8006656:	2304      	movcc	r3, #4
 8006658:	50ca      	str	r2, [r1, r3]
 800665a:	b10a      	cbz	r2, 8006660 <__lshift+0xa4>
 800665c:	f108 0602 	add.w	r6, r8, #2
 8006660:	3e01      	subs	r6, #1
 8006662:	4638      	mov	r0, r7
 8006664:	4621      	mov	r1, r4
 8006666:	612e      	str	r6, [r5, #16]
 8006668:	f7ff fdda 	bl	8006220 <_Bfree>
 800666c:	4628      	mov	r0, r5
 800666e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006672:	f842 0f04 	str.w	r0, [r2, #4]!
 8006676:	3301      	adds	r3, #1
 8006678:	e7c5      	b.n	8006606 <__lshift+0x4a>
 800667a:	3904      	subs	r1, #4
 800667c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006680:	459c      	cmp	ip, r3
 8006682:	f841 2f04 	str.w	r2, [r1, #4]!
 8006686:	d8f9      	bhi.n	800667c <__lshift+0xc0>
 8006688:	e7ea      	b.n	8006660 <__lshift+0xa4>
 800668a:	bf00      	nop
 800668c:	080070f0 	.word	0x080070f0
 8006690:	08007101 	.word	0x08007101

08006694 <__mcmp>:
 8006694:	4603      	mov	r3, r0
 8006696:	690a      	ldr	r2, [r1, #16]
 8006698:	6900      	ldr	r0, [r0, #16]
 800669a:	b530      	push	{r4, r5, lr}
 800669c:	1a80      	subs	r0, r0, r2
 800669e:	d10d      	bne.n	80066bc <__mcmp+0x28>
 80066a0:	3314      	adds	r3, #20
 80066a2:	3114      	adds	r1, #20
 80066a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066b4:	4295      	cmp	r5, r2
 80066b6:	d002      	beq.n	80066be <__mcmp+0x2a>
 80066b8:	d304      	bcc.n	80066c4 <__mcmp+0x30>
 80066ba:	2001      	movs	r0, #1
 80066bc:	bd30      	pop	{r4, r5, pc}
 80066be:	42a3      	cmp	r3, r4
 80066c0:	d3f4      	bcc.n	80066ac <__mcmp+0x18>
 80066c2:	e7fb      	b.n	80066bc <__mcmp+0x28>
 80066c4:	f04f 30ff 	mov.w	r0, #4294967295
 80066c8:	e7f8      	b.n	80066bc <__mcmp+0x28>
	...

080066cc <__mdiff>:
 80066cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d0:	460d      	mov	r5, r1
 80066d2:	4607      	mov	r7, r0
 80066d4:	4611      	mov	r1, r2
 80066d6:	4628      	mov	r0, r5
 80066d8:	4614      	mov	r4, r2
 80066da:	f7ff ffdb 	bl	8006694 <__mcmp>
 80066de:	1e06      	subs	r6, r0, #0
 80066e0:	d111      	bne.n	8006706 <__mdiff+0x3a>
 80066e2:	4631      	mov	r1, r6
 80066e4:	4638      	mov	r0, r7
 80066e6:	f7ff fd5b 	bl	80061a0 <_Balloc>
 80066ea:	4602      	mov	r2, r0
 80066ec:	b928      	cbnz	r0, 80066fa <__mdiff+0x2e>
 80066ee:	f240 2137 	movw	r1, #567	; 0x237
 80066f2:	4b3a      	ldr	r3, [pc, #232]	; (80067dc <__mdiff+0x110>)
 80066f4:	483a      	ldr	r0, [pc, #232]	; (80067e0 <__mdiff+0x114>)
 80066f6:	f000 fb5b 	bl	8006db0 <__assert_func>
 80066fa:	2301      	movs	r3, #1
 80066fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006700:	4610      	mov	r0, r2
 8006702:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006706:	bfa4      	itt	ge
 8006708:	4623      	movge	r3, r4
 800670a:	462c      	movge	r4, r5
 800670c:	4638      	mov	r0, r7
 800670e:	6861      	ldr	r1, [r4, #4]
 8006710:	bfa6      	itte	ge
 8006712:	461d      	movge	r5, r3
 8006714:	2600      	movge	r6, #0
 8006716:	2601      	movlt	r6, #1
 8006718:	f7ff fd42 	bl	80061a0 <_Balloc>
 800671c:	4602      	mov	r2, r0
 800671e:	b918      	cbnz	r0, 8006728 <__mdiff+0x5c>
 8006720:	f240 2145 	movw	r1, #581	; 0x245
 8006724:	4b2d      	ldr	r3, [pc, #180]	; (80067dc <__mdiff+0x110>)
 8006726:	e7e5      	b.n	80066f4 <__mdiff+0x28>
 8006728:	f102 0814 	add.w	r8, r2, #20
 800672c:	46c2      	mov	sl, r8
 800672e:	f04f 0c00 	mov.w	ip, #0
 8006732:	6927      	ldr	r7, [r4, #16]
 8006734:	60c6      	str	r6, [r0, #12]
 8006736:	692e      	ldr	r6, [r5, #16]
 8006738:	f104 0014 	add.w	r0, r4, #20
 800673c:	f105 0914 	add.w	r9, r5, #20
 8006740:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006744:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006748:	3410      	adds	r4, #16
 800674a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800674e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006752:	fa1f f18b 	uxth.w	r1, fp
 8006756:	4461      	add	r1, ip
 8006758:	fa1f fc83 	uxth.w	ip, r3
 800675c:	0c1b      	lsrs	r3, r3, #16
 800675e:	eba1 010c 	sub.w	r1, r1, ip
 8006762:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006766:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800676a:	b289      	uxth	r1, r1
 800676c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006770:	454e      	cmp	r6, r9
 8006772:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006776:	f84a 1b04 	str.w	r1, [sl], #4
 800677a:	d8e6      	bhi.n	800674a <__mdiff+0x7e>
 800677c:	1b73      	subs	r3, r6, r5
 800677e:	3b15      	subs	r3, #21
 8006780:	f023 0303 	bic.w	r3, r3, #3
 8006784:	3515      	adds	r5, #21
 8006786:	3304      	adds	r3, #4
 8006788:	42ae      	cmp	r6, r5
 800678a:	bf38      	it	cc
 800678c:	2304      	movcc	r3, #4
 800678e:	4418      	add	r0, r3
 8006790:	4443      	add	r3, r8
 8006792:	461e      	mov	r6, r3
 8006794:	4605      	mov	r5, r0
 8006796:	4575      	cmp	r5, lr
 8006798:	d30e      	bcc.n	80067b8 <__mdiff+0xec>
 800679a:	f10e 0103 	add.w	r1, lr, #3
 800679e:	1a09      	subs	r1, r1, r0
 80067a0:	f021 0103 	bic.w	r1, r1, #3
 80067a4:	3803      	subs	r0, #3
 80067a6:	4586      	cmp	lr, r0
 80067a8:	bf38      	it	cc
 80067aa:	2100      	movcc	r1, #0
 80067ac:	440b      	add	r3, r1
 80067ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067b2:	b189      	cbz	r1, 80067d8 <__mdiff+0x10c>
 80067b4:	6117      	str	r7, [r2, #16]
 80067b6:	e7a3      	b.n	8006700 <__mdiff+0x34>
 80067b8:	f855 8b04 	ldr.w	r8, [r5], #4
 80067bc:	fa1f f188 	uxth.w	r1, r8
 80067c0:	4461      	add	r1, ip
 80067c2:	140c      	asrs	r4, r1, #16
 80067c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80067c8:	b289      	uxth	r1, r1
 80067ca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80067ce:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80067d2:	f846 1b04 	str.w	r1, [r6], #4
 80067d6:	e7de      	b.n	8006796 <__mdiff+0xca>
 80067d8:	3f01      	subs	r7, #1
 80067da:	e7e8      	b.n	80067ae <__mdiff+0xe2>
 80067dc:	080070f0 	.word	0x080070f0
 80067e0:	08007101 	.word	0x08007101

080067e4 <__d2b>:
 80067e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067e6:	2101      	movs	r1, #1
 80067e8:	4617      	mov	r7, r2
 80067ea:	461c      	mov	r4, r3
 80067ec:	9e08      	ldr	r6, [sp, #32]
 80067ee:	f7ff fcd7 	bl	80061a0 <_Balloc>
 80067f2:	4605      	mov	r5, r0
 80067f4:	b930      	cbnz	r0, 8006804 <__d2b+0x20>
 80067f6:	4602      	mov	r2, r0
 80067f8:	f240 310f 	movw	r1, #783	; 0x30f
 80067fc:	4b22      	ldr	r3, [pc, #136]	; (8006888 <__d2b+0xa4>)
 80067fe:	4823      	ldr	r0, [pc, #140]	; (800688c <__d2b+0xa8>)
 8006800:	f000 fad6 	bl	8006db0 <__assert_func>
 8006804:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006808:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800680c:	bb24      	cbnz	r4, 8006858 <__d2b+0x74>
 800680e:	2f00      	cmp	r7, #0
 8006810:	9301      	str	r3, [sp, #4]
 8006812:	d026      	beq.n	8006862 <__d2b+0x7e>
 8006814:	4668      	mov	r0, sp
 8006816:	9700      	str	r7, [sp, #0]
 8006818:	f7ff fd8a 	bl	8006330 <__lo0bits>
 800681c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006820:	b1e8      	cbz	r0, 800685e <__d2b+0x7a>
 8006822:	f1c0 0320 	rsb	r3, r0, #32
 8006826:	fa02 f303 	lsl.w	r3, r2, r3
 800682a:	430b      	orrs	r3, r1
 800682c:	40c2      	lsrs	r2, r0
 800682e:	616b      	str	r3, [r5, #20]
 8006830:	9201      	str	r2, [sp, #4]
 8006832:	9b01      	ldr	r3, [sp, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	bf14      	ite	ne
 8006838:	2102      	movne	r1, #2
 800683a:	2101      	moveq	r1, #1
 800683c:	61ab      	str	r3, [r5, #24]
 800683e:	6129      	str	r1, [r5, #16]
 8006840:	b1bc      	cbz	r4, 8006872 <__d2b+0x8e>
 8006842:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006846:	4404      	add	r4, r0
 8006848:	6034      	str	r4, [r6, #0]
 800684a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800684e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006850:	6018      	str	r0, [r3, #0]
 8006852:	4628      	mov	r0, r5
 8006854:	b003      	add	sp, #12
 8006856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800685c:	e7d7      	b.n	800680e <__d2b+0x2a>
 800685e:	6169      	str	r1, [r5, #20]
 8006860:	e7e7      	b.n	8006832 <__d2b+0x4e>
 8006862:	a801      	add	r0, sp, #4
 8006864:	f7ff fd64 	bl	8006330 <__lo0bits>
 8006868:	9b01      	ldr	r3, [sp, #4]
 800686a:	2101      	movs	r1, #1
 800686c:	616b      	str	r3, [r5, #20]
 800686e:	3020      	adds	r0, #32
 8006870:	e7e5      	b.n	800683e <__d2b+0x5a>
 8006872:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006876:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800687a:	6030      	str	r0, [r6, #0]
 800687c:	6918      	ldr	r0, [r3, #16]
 800687e:	f7ff fd37 	bl	80062f0 <__hi0bits>
 8006882:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006886:	e7e2      	b.n	800684e <__d2b+0x6a>
 8006888:	080070f0 	.word	0x080070f0
 800688c:	08007101 	.word	0x08007101

08006890 <__sfputc_r>:
 8006890:	6893      	ldr	r3, [r2, #8]
 8006892:	b410      	push	{r4}
 8006894:	3b01      	subs	r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	6093      	str	r3, [r2, #8]
 800689a:	da07      	bge.n	80068ac <__sfputc_r+0x1c>
 800689c:	6994      	ldr	r4, [r2, #24]
 800689e:	42a3      	cmp	r3, r4
 80068a0:	db01      	blt.n	80068a6 <__sfputc_r+0x16>
 80068a2:	290a      	cmp	r1, #10
 80068a4:	d102      	bne.n	80068ac <__sfputc_r+0x1c>
 80068a6:	bc10      	pop	{r4}
 80068a8:	f000 b9de 	b.w	8006c68 <__swbuf_r>
 80068ac:	6813      	ldr	r3, [r2, #0]
 80068ae:	1c58      	adds	r0, r3, #1
 80068b0:	6010      	str	r0, [r2, #0]
 80068b2:	7019      	strb	r1, [r3, #0]
 80068b4:	4608      	mov	r0, r1
 80068b6:	bc10      	pop	{r4}
 80068b8:	4770      	bx	lr

080068ba <__sfputs_r>:
 80068ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068bc:	4606      	mov	r6, r0
 80068be:	460f      	mov	r7, r1
 80068c0:	4614      	mov	r4, r2
 80068c2:	18d5      	adds	r5, r2, r3
 80068c4:	42ac      	cmp	r4, r5
 80068c6:	d101      	bne.n	80068cc <__sfputs_r+0x12>
 80068c8:	2000      	movs	r0, #0
 80068ca:	e007      	b.n	80068dc <__sfputs_r+0x22>
 80068cc:	463a      	mov	r2, r7
 80068ce:	4630      	mov	r0, r6
 80068d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068d4:	f7ff ffdc 	bl	8006890 <__sfputc_r>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d1f3      	bne.n	80068c4 <__sfputs_r+0xa>
 80068dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080068e0 <_vfiprintf_r>:
 80068e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	460d      	mov	r5, r1
 80068e6:	4614      	mov	r4, r2
 80068e8:	4698      	mov	r8, r3
 80068ea:	4606      	mov	r6, r0
 80068ec:	b09d      	sub	sp, #116	; 0x74
 80068ee:	b118      	cbz	r0, 80068f8 <_vfiprintf_r+0x18>
 80068f0:	6a03      	ldr	r3, [r0, #32]
 80068f2:	b90b      	cbnz	r3, 80068f8 <_vfiprintf_r+0x18>
 80068f4:	f7fe fc86 	bl	8005204 <__sinit>
 80068f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068fa:	07d9      	lsls	r1, r3, #31
 80068fc:	d405      	bmi.n	800690a <_vfiprintf_r+0x2a>
 80068fe:	89ab      	ldrh	r3, [r5, #12]
 8006900:	059a      	lsls	r2, r3, #22
 8006902:	d402      	bmi.n	800690a <_vfiprintf_r+0x2a>
 8006904:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006906:	f7fe fd84 	bl	8005412 <__retarget_lock_acquire_recursive>
 800690a:	89ab      	ldrh	r3, [r5, #12]
 800690c:	071b      	lsls	r3, r3, #28
 800690e:	d501      	bpl.n	8006914 <_vfiprintf_r+0x34>
 8006910:	692b      	ldr	r3, [r5, #16]
 8006912:	b99b      	cbnz	r3, 800693c <_vfiprintf_r+0x5c>
 8006914:	4629      	mov	r1, r5
 8006916:	4630      	mov	r0, r6
 8006918:	f000 f9e4 	bl	8006ce4 <__swsetup_r>
 800691c:	b170      	cbz	r0, 800693c <_vfiprintf_r+0x5c>
 800691e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006920:	07dc      	lsls	r4, r3, #31
 8006922:	d504      	bpl.n	800692e <_vfiprintf_r+0x4e>
 8006924:	f04f 30ff 	mov.w	r0, #4294967295
 8006928:	b01d      	add	sp, #116	; 0x74
 800692a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800692e:	89ab      	ldrh	r3, [r5, #12]
 8006930:	0598      	lsls	r0, r3, #22
 8006932:	d4f7      	bmi.n	8006924 <_vfiprintf_r+0x44>
 8006934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006936:	f7fe fd6d 	bl	8005414 <__retarget_lock_release_recursive>
 800693a:	e7f3      	b.n	8006924 <_vfiprintf_r+0x44>
 800693c:	2300      	movs	r3, #0
 800693e:	9309      	str	r3, [sp, #36]	; 0x24
 8006940:	2320      	movs	r3, #32
 8006942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006946:	2330      	movs	r3, #48	; 0x30
 8006948:	f04f 0901 	mov.w	r9, #1
 800694c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006950:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006b00 <_vfiprintf_r+0x220>
 8006954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006958:	4623      	mov	r3, r4
 800695a:	469a      	mov	sl, r3
 800695c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006960:	b10a      	cbz	r2, 8006966 <_vfiprintf_r+0x86>
 8006962:	2a25      	cmp	r2, #37	; 0x25
 8006964:	d1f9      	bne.n	800695a <_vfiprintf_r+0x7a>
 8006966:	ebba 0b04 	subs.w	fp, sl, r4
 800696a:	d00b      	beq.n	8006984 <_vfiprintf_r+0xa4>
 800696c:	465b      	mov	r3, fp
 800696e:	4622      	mov	r2, r4
 8006970:	4629      	mov	r1, r5
 8006972:	4630      	mov	r0, r6
 8006974:	f7ff ffa1 	bl	80068ba <__sfputs_r>
 8006978:	3001      	adds	r0, #1
 800697a:	f000 80a9 	beq.w	8006ad0 <_vfiprintf_r+0x1f0>
 800697e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006980:	445a      	add	r2, fp
 8006982:	9209      	str	r2, [sp, #36]	; 0x24
 8006984:	f89a 3000 	ldrb.w	r3, [sl]
 8006988:	2b00      	cmp	r3, #0
 800698a:	f000 80a1 	beq.w	8006ad0 <_vfiprintf_r+0x1f0>
 800698e:	2300      	movs	r3, #0
 8006990:	f04f 32ff 	mov.w	r2, #4294967295
 8006994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006998:	f10a 0a01 	add.w	sl, sl, #1
 800699c:	9304      	str	r3, [sp, #16]
 800699e:	9307      	str	r3, [sp, #28]
 80069a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069a4:	931a      	str	r3, [sp, #104]	; 0x68
 80069a6:	4654      	mov	r4, sl
 80069a8:	2205      	movs	r2, #5
 80069aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ae:	4854      	ldr	r0, [pc, #336]	; (8006b00 <_vfiprintf_r+0x220>)
 80069b0:	f7fe fd31 	bl	8005416 <memchr>
 80069b4:	9a04      	ldr	r2, [sp, #16]
 80069b6:	b9d8      	cbnz	r0, 80069f0 <_vfiprintf_r+0x110>
 80069b8:	06d1      	lsls	r1, r2, #27
 80069ba:	bf44      	itt	mi
 80069bc:	2320      	movmi	r3, #32
 80069be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069c2:	0713      	lsls	r3, r2, #28
 80069c4:	bf44      	itt	mi
 80069c6:	232b      	movmi	r3, #43	; 0x2b
 80069c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069cc:	f89a 3000 	ldrb.w	r3, [sl]
 80069d0:	2b2a      	cmp	r3, #42	; 0x2a
 80069d2:	d015      	beq.n	8006a00 <_vfiprintf_r+0x120>
 80069d4:	4654      	mov	r4, sl
 80069d6:	2000      	movs	r0, #0
 80069d8:	f04f 0c0a 	mov.w	ip, #10
 80069dc:	9a07      	ldr	r2, [sp, #28]
 80069de:	4621      	mov	r1, r4
 80069e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069e4:	3b30      	subs	r3, #48	; 0x30
 80069e6:	2b09      	cmp	r3, #9
 80069e8:	d94d      	bls.n	8006a86 <_vfiprintf_r+0x1a6>
 80069ea:	b1b0      	cbz	r0, 8006a1a <_vfiprintf_r+0x13a>
 80069ec:	9207      	str	r2, [sp, #28]
 80069ee:	e014      	b.n	8006a1a <_vfiprintf_r+0x13a>
 80069f0:	eba0 0308 	sub.w	r3, r0, r8
 80069f4:	fa09 f303 	lsl.w	r3, r9, r3
 80069f8:	4313      	orrs	r3, r2
 80069fa:	46a2      	mov	sl, r4
 80069fc:	9304      	str	r3, [sp, #16]
 80069fe:	e7d2      	b.n	80069a6 <_vfiprintf_r+0xc6>
 8006a00:	9b03      	ldr	r3, [sp, #12]
 8006a02:	1d19      	adds	r1, r3, #4
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	9103      	str	r1, [sp, #12]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	bfbb      	ittet	lt
 8006a0c:	425b      	neglt	r3, r3
 8006a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8006a12:	9307      	strge	r3, [sp, #28]
 8006a14:	9307      	strlt	r3, [sp, #28]
 8006a16:	bfb8      	it	lt
 8006a18:	9204      	strlt	r2, [sp, #16]
 8006a1a:	7823      	ldrb	r3, [r4, #0]
 8006a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8006a1e:	d10c      	bne.n	8006a3a <_vfiprintf_r+0x15a>
 8006a20:	7863      	ldrb	r3, [r4, #1]
 8006a22:	2b2a      	cmp	r3, #42	; 0x2a
 8006a24:	d134      	bne.n	8006a90 <_vfiprintf_r+0x1b0>
 8006a26:	9b03      	ldr	r3, [sp, #12]
 8006a28:	3402      	adds	r4, #2
 8006a2a:	1d1a      	adds	r2, r3, #4
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	9203      	str	r2, [sp, #12]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	bfb8      	it	lt
 8006a34:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a38:	9305      	str	r3, [sp, #20]
 8006a3a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006b04 <_vfiprintf_r+0x224>
 8006a3e:	2203      	movs	r2, #3
 8006a40:	4650      	mov	r0, sl
 8006a42:	7821      	ldrb	r1, [r4, #0]
 8006a44:	f7fe fce7 	bl	8005416 <memchr>
 8006a48:	b138      	cbz	r0, 8006a5a <_vfiprintf_r+0x17a>
 8006a4a:	2240      	movs	r2, #64	; 0x40
 8006a4c:	9b04      	ldr	r3, [sp, #16]
 8006a4e:	eba0 000a 	sub.w	r0, r0, sl
 8006a52:	4082      	lsls	r2, r0
 8006a54:	4313      	orrs	r3, r2
 8006a56:	3401      	adds	r4, #1
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5e:	2206      	movs	r2, #6
 8006a60:	4829      	ldr	r0, [pc, #164]	; (8006b08 <_vfiprintf_r+0x228>)
 8006a62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a66:	f7fe fcd6 	bl	8005416 <memchr>
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d03f      	beq.n	8006aee <_vfiprintf_r+0x20e>
 8006a6e:	4b27      	ldr	r3, [pc, #156]	; (8006b0c <_vfiprintf_r+0x22c>)
 8006a70:	bb1b      	cbnz	r3, 8006aba <_vfiprintf_r+0x1da>
 8006a72:	9b03      	ldr	r3, [sp, #12]
 8006a74:	3307      	adds	r3, #7
 8006a76:	f023 0307 	bic.w	r3, r3, #7
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	9303      	str	r3, [sp, #12]
 8006a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a80:	443b      	add	r3, r7
 8006a82:	9309      	str	r3, [sp, #36]	; 0x24
 8006a84:	e768      	b.n	8006958 <_vfiprintf_r+0x78>
 8006a86:	460c      	mov	r4, r1
 8006a88:	2001      	movs	r0, #1
 8006a8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a8e:	e7a6      	b.n	80069de <_vfiprintf_r+0xfe>
 8006a90:	2300      	movs	r3, #0
 8006a92:	f04f 0c0a 	mov.w	ip, #10
 8006a96:	4619      	mov	r1, r3
 8006a98:	3401      	adds	r4, #1
 8006a9a:	9305      	str	r3, [sp, #20]
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aa2:	3a30      	subs	r2, #48	; 0x30
 8006aa4:	2a09      	cmp	r2, #9
 8006aa6:	d903      	bls.n	8006ab0 <_vfiprintf_r+0x1d0>
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d0c6      	beq.n	8006a3a <_vfiprintf_r+0x15a>
 8006aac:	9105      	str	r1, [sp, #20]
 8006aae:	e7c4      	b.n	8006a3a <_vfiprintf_r+0x15a>
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ab8:	e7f0      	b.n	8006a9c <_vfiprintf_r+0x1bc>
 8006aba:	ab03      	add	r3, sp, #12
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	462a      	mov	r2, r5
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4b13      	ldr	r3, [pc, #76]	; (8006b10 <_vfiprintf_r+0x230>)
 8006ac4:	a904      	add	r1, sp, #16
 8006ac6:	f7fd ff4f 	bl	8004968 <_printf_float>
 8006aca:	4607      	mov	r7, r0
 8006acc:	1c78      	adds	r0, r7, #1
 8006ace:	d1d6      	bne.n	8006a7e <_vfiprintf_r+0x19e>
 8006ad0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ad2:	07d9      	lsls	r1, r3, #31
 8006ad4:	d405      	bmi.n	8006ae2 <_vfiprintf_r+0x202>
 8006ad6:	89ab      	ldrh	r3, [r5, #12]
 8006ad8:	059a      	lsls	r2, r3, #22
 8006ada:	d402      	bmi.n	8006ae2 <_vfiprintf_r+0x202>
 8006adc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ade:	f7fe fc99 	bl	8005414 <__retarget_lock_release_recursive>
 8006ae2:	89ab      	ldrh	r3, [r5, #12]
 8006ae4:	065b      	lsls	r3, r3, #25
 8006ae6:	f53f af1d 	bmi.w	8006924 <_vfiprintf_r+0x44>
 8006aea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006aec:	e71c      	b.n	8006928 <_vfiprintf_r+0x48>
 8006aee:	ab03      	add	r3, sp, #12
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	462a      	mov	r2, r5
 8006af4:	4630      	mov	r0, r6
 8006af6:	4b06      	ldr	r3, [pc, #24]	; (8006b10 <_vfiprintf_r+0x230>)
 8006af8:	a904      	add	r1, sp, #16
 8006afa:	f7fe f9d5 	bl	8004ea8 <_printf_i>
 8006afe:	e7e4      	b.n	8006aca <_vfiprintf_r+0x1ea>
 8006b00:	0800725c 	.word	0x0800725c
 8006b04:	08007262 	.word	0x08007262
 8006b08:	08007266 	.word	0x08007266
 8006b0c:	08004969 	.word	0x08004969
 8006b10:	080068bb 	.word	0x080068bb

08006b14 <__sflush_r>:
 8006b14:	898a      	ldrh	r2, [r1, #12]
 8006b16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b18:	4605      	mov	r5, r0
 8006b1a:	0710      	lsls	r0, r2, #28
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	d457      	bmi.n	8006bd0 <__sflush_r+0xbc>
 8006b20:	684b      	ldr	r3, [r1, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	dc04      	bgt.n	8006b30 <__sflush_r+0x1c>
 8006b26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	dc01      	bgt.n	8006b30 <__sflush_r+0x1c>
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b32:	2e00      	cmp	r6, #0
 8006b34:	d0fa      	beq.n	8006b2c <__sflush_r+0x18>
 8006b36:	2300      	movs	r3, #0
 8006b38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b3c:	682f      	ldr	r7, [r5, #0]
 8006b3e:	6a21      	ldr	r1, [r4, #32]
 8006b40:	602b      	str	r3, [r5, #0]
 8006b42:	d032      	beq.n	8006baa <__sflush_r+0x96>
 8006b44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b46:	89a3      	ldrh	r3, [r4, #12]
 8006b48:	075a      	lsls	r2, r3, #29
 8006b4a:	d505      	bpl.n	8006b58 <__sflush_r+0x44>
 8006b4c:	6863      	ldr	r3, [r4, #4]
 8006b4e:	1ac0      	subs	r0, r0, r3
 8006b50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b52:	b10b      	cbz	r3, 8006b58 <__sflush_r+0x44>
 8006b54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b56:	1ac0      	subs	r0, r0, r3
 8006b58:	2300      	movs	r3, #0
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b5e:	4628      	mov	r0, r5
 8006b60:	6a21      	ldr	r1, [r4, #32]
 8006b62:	47b0      	blx	r6
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	d106      	bne.n	8006b78 <__sflush_r+0x64>
 8006b6a:	6829      	ldr	r1, [r5, #0]
 8006b6c:	291d      	cmp	r1, #29
 8006b6e:	d82b      	bhi.n	8006bc8 <__sflush_r+0xb4>
 8006b70:	4a28      	ldr	r2, [pc, #160]	; (8006c14 <__sflush_r+0x100>)
 8006b72:	410a      	asrs	r2, r1
 8006b74:	07d6      	lsls	r6, r2, #31
 8006b76:	d427      	bmi.n	8006bc8 <__sflush_r+0xb4>
 8006b78:	2200      	movs	r2, #0
 8006b7a:	6062      	str	r2, [r4, #4]
 8006b7c:	6922      	ldr	r2, [r4, #16]
 8006b7e:	04d9      	lsls	r1, r3, #19
 8006b80:	6022      	str	r2, [r4, #0]
 8006b82:	d504      	bpl.n	8006b8e <__sflush_r+0x7a>
 8006b84:	1c42      	adds	r2, r0, #1
 8006b86:	d101      	bne.n	8006b8c <__sflush_r+0x78>
 8006b88:	682b      	ldr	r3, [r5, #0]
 8006b8a:	b903      	cbnz	r3, 8006b8e <__sflush_r+0x7a>
 8006b8c:	6560      	str	r0, [r4, #84]	; 0x54
 8006b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b90:	602f      	str	r7, [r5, #0]
 8006b92:	2900      	cmp	r1, #0
 8006b94:	d0ca      	beq.n	8006b2c <__sflush_r+0x18>
 8006b96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b9a:	4299      	cmp	r1, r3
 8006b9c:	d002      	beq.n	8006ba4 <__sflush_r+0x90>
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f7ff fab6 	bl	8006110 <_free_r>
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	6360      	str	r0, [r4, #52]	; 0x34
 8006ba8:	e7c1      	b.n	8006b2e <__sflush_r+0x1a>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4628      	mov	r0, r5
 8006bae:	47b0      	blx	r6
 8006bb0:	1c41      	adds	r1, r0, #1
 8006bb2:	d1c8      	bne.n	8006b46 <__sflush_r+0x32>
 8006bb4:	682b      	ldr	r3, [r5, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0c5      	beq.n	8006b46 <__sflush_r+0x32>
 8006bba:	2b1d      	cmp	r3, #29
 8006bbc:	d001      	beq.n	8006bc2 <__sflush_r+0xae>
 8006bbe:	2b16      	cmp	r3, #22
 8006bc0:	d101      	bne.n	8006bc6 <__sflush_r+0xb2>
 8006bc2:	602f      	str	r7, [r5, #0]
 8006bc4:	e7b2      	b.n	8006b2c <__sflush_r+0x18>
 8006bc6:	89a3      	ldrh	r3, [r4, #12]
 8006bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bcc:	81a3      	strh	r3, [r4, #12]
 8006bce:	e7ae      	b.n	8006b2e <__sflush_r+0x1a>
 8006bd0:	690f      	ldr	r7, [r1, #16]
 8006bd2:	2f00      	cmp	r7, #0
 8006bd4:	d0aa      	beq.n	8006b2c <__sflush_r+0x18>
 8006bd6:	0793      	lsls	r3, r2, #30
 8006bd8:	bf18      	it	ne
 8006bda:	2300      	movne	r3, #0
 8006bdc:	680e      	ldr	r6, [r1, #0]
 8006bde:	bf08      	it	eq
 8006be0:	694b      	ldreq	r3, [r1, #20]
 8006be2:	1bf6      	subs	r6, r6, r7
 8006be4:	600f      	str	r7, [r1, #0]
 8006be6:	608b      	str	r3, [r1, #8]
 8006be8:	2e00      	cmp	r6, #0
 8006bea:	dd9f      	ble.n	8006b2c <__sflush_r+0x18>
 8006bec:	4633      	mov	r3, r6
 8006bee:	463a      	mov	r2, r7
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	6a21      	ldr	r1, [r4, #32]
 8006bf4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006bf8:	47e0      	blx	ip
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	dc06      	bgt.n	8006c0c <__sflush_r+0xf8>
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	f04f 30ff 	mov.w	r0, #4294967295
 8006c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c08:	81a3      	strh	r3, [r4, #12]
 8006c0a:	e790      	b.n	8006b2e <__sflush_r+0x1a>
 8006c0c:	4407      	add	r7, r0
 8006c0e:	1a36      	subs	r6, r6, r0
 8006c10:	e7ea      	b.n	8006be8 <__sflush_r+0xd4>
 8006c12:	bf00      	nop
 8006c14:	dfbffffe 	.word	0xdfbffffe

08006c18 <_fflush_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	690b      	ldr	r3, [r1, #16]
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	460c      	mov	r4, r1
 8006c20:	b913      	cbnz	r3, 8006c28 <_fflush_r+0x10>
 8006c22:	2500      	movs	r5, #0
 8006c24:	4628      	mov	r0, r5
 8006c26:	bd38      	pop	{r3, r4, r5, pc}
 8006c28:	b118      	cbz	r0, 8006c32 <_fflush_r+0x1a>
 8006c2a:	6a03      	ldr	r3, [r0, #32]
 8006c2c:	b90b      	cbnz	r3, 8006c32 <_fflush_r+0x1a>
 8006c2e:	f7fe fae9 	bl	8005204 <__sinit>
 8006c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0f3      	beq.n	8006c22 <_fflush_r+0xa>
 8006c3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c3c:	07d0      	lsls	r0, r2, #31
 8006c3e:	d404      	bmi.n	8006c4a <_fflush_r+0x32>
 8006c40:	0599      	lsls	r1, r3, #22
 8006c42:	d402      	bmi.n	8006c4a <_fflush_r+0x32>
 8006c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c46:	f7fe fbe4 	bl	8005412 <__retarget_lock_acquire_recursive>
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	f7ff ff61 	bl	8006b14 <__sflush_r>
 8006c52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c54:	4605      	mov	r5, r0
 8006c56:	07da      	lsls	r2, r3, #31
 8006c58:	d4e4      	bmi.n	8006c24 <_fflush_r+0xc>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	059b      	lsls	r3, r3, #22
 8006c5e:	d4e1      	bmi.n	8006c24 <_fflush_r+0xc>
 8006c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c62:	f7fe fbd7 	bl	8005414 <__retarget_lock_release_recursive>
 8006c66:	e7dd      	b.n	8006c24 <_fflush_r+0xc>

08006c68 <__swbuf_r>:
 8006c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6a:	460e      	mov	r6, r1
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	4605      	mov	r5, r0
 8006c70:	b118      	cbz	r0, 8006c7a <__swbuf_r+0x12>
 8006c72:	6a03      	ldr	r3, [r0, #32]
 8006c74:	b90b      	cbnz	r3, 8006c7a <__swbuf_r+0x12>
 8006c76:	f7fe fac5 	bl	8005204 <__sinit>
 8006c7a:	69a3      	ldr	r3, [r4, #24]
 8006c7c:	60a3      	str	r3, [r4, #8]
 8006c7e:	89a3      	ldrh	r3, [r4, #12]
 8006c80:	071a      	lsls	r2, r3, #28
 8006c82:	d525      	bpl.n	8006cd0 <__swbuf_r+0x68>
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	b31b      	cbz	r3, 8006cd0 <__swbuf_r+0x68>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	6922      	ldr	r2, [r4, #16]
 8006c8c:	b2f6      	uxtb	r6, r6
 8006c8e:	1a98      	subs	r0, r3, r2
 8006c90:	6963      	ldr	r3, [r4, #20]
 8006c92:	4637      	mov	r7, r6
 8006c94:	4283      	cmp	r3, r0
 8006c96:	dc04      	bgt.n	8006ca2 <__swbuf_r+0x3a>
 8006c98:	4621      	mov	r1, r4
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f7ff ffbc 	bl	8006c18 <_fflush_r>
 8006ca0:	b9e0      	cbnz	r0, 8006cdc <__swbuf_r+0x74>
 8006ca2:	68a3      	ldr	r3, [r4, #8]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	60a3      	str	r3, [r4, #8]
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	1c5a      	adds	r2, r3, #1
 8006cac:	6022      	str	r2, [r4, #0]
 8006cae:	701e      	strb	r6, [r3, #0]
 8006cb0:	6962      	ldr	r2, [r4, #20]
 8006cb2:	1c43      	adds	r3, r0, #1
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d004      	beq.n	8006cc2 <__swbuf_r+0x5a>
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	07db      	lsls	r3, r3, #31
 8006cbc:	d506      	bpl.n	8006ccc <__swbuf_r+0x64>
 8006cbe:	2e0a      	cmp	r6, #10
 8006cc0:	d104      	bne.n	8006ccc <__swbuf_r+0x64>
 8006cc2:	4621      	mov	r1, r4
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	f7ff ffa7 	bl	8006c18 <_fflush_r>
 8006cca:	b938      	cbnz	r0, 8006cdc <__swbuf_r+0x74>
 8006ccc:	4638      	mov	r0, r7
 8006cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f000 f806 	bl	8006ce4 <__swsetup_r>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	d0d5      	beq.n	8006c88 <__swbuf_r+0x20>
 8006cdc:	f04f 37ff 	mov.w	r7, #4294967295
 8006ce0:	e7f4      	b.n	8006ccc <__swbuf_r+0x64>
	...

08006ce4 <__swsetup_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	4b2a      	ldr	r3, [pc, #168]	; (8006d90 <__swsetup_r+0xac>)
 8006ce8:	4605      	mov	r5, r0
 8006cea:	6818      	ldr	r0, [r3, #0]
 8006cec:	460c      	mov	r4, r1
 8006cee:	b118      	cbz	r0, 8006cf8 <__swsetup_r+0x14>
 8006cf0:	6a03      	ldr	r3, [r0, #32]
 8006cf2:	b90b      	cbnz	r3, 8006cf8 <__swsetup_r+0x14>
 8006cf4:	f7fe fa86 	bl	8005204 <__sinit>
 8006cf8:	89a3      	ldrh	r3, [r4, #12]
 8006cfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cfe:	0718      	lsls	r0, r3, #28
 8006d00:	d422      	bmi.n	8006d48 <__swsetup_r+0x64>
 8006d02:	06d9      	lsls	r1, r3, #27
 8006d04:	d407      	bmi.n	8006d16 <__swsetup_r+0x32>
 8006d06:	2309      	movs	r3, #9
 8006d08:	602b      	str	r3, [r5, #0]
 8006d0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d12:	81a3      	strh	r3, [r4, #12]
 8006d14:	e034      	b.n	8006d80 <__swsetup_r+0x9c>
 8006d16:	0758      	lsls	r0, r3, #29
 8006d18:	d512      	bpl.n	8006d40 <__swsetup_r+0x5c>
 8006d1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d1c:	b141      	cbz	r1, 8006d30 <__swsetup_r+0x4c>
 8006d1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d22:	4299      	cmp	r1, r3
 8006d24:	d002      	beq.n	8006d2c <__swsetup_r+0x48>
 8006d26:	4628      	mov	r0, r5
 8006d28:	f7ff f9f2 	bl	8006110 <_free_r>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	6363      	str	r3, [r4, #52]	; 0x34
 8006d30:	89a3      	ldrh	r3, [r4, #12]
 8006d32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d36:	81a3      	strh	r3, [r4, #12]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	6063      	str	r3, [r4, #4]
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	89a3      	ldrh	r3, [r4, #12]
 8006d42:	f043 0308 	orr.w	r3, r3, #8
 8006d46:	81a3      	strh	r3, [r4, #12]
 8006d48:	6923      	ldr	r3, [r4, #16]
 8006d4a:	b94b      	cbnz	r3, 8006d60 <__swsetup_r+0x7c>
 8006d4c:	89a3      	ldrh	r3, [r4, #12]
 8006d4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d56:	d003      	beq.n	8006d60 <__swsetup_r+0x7c>
 8006d58:	4621      	mov	r1, r4
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	f000 f8b1 	bl	8006ec2 <__smakebuf_r>
 8006d60:	89a0      	ldrh	r0, [r4, #12]
 8006d62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d66:	f010 0301 	ands.w	r3, r0, #1
 8006d6a:	d00a      	beq.n	8006d82 <__swsetup_r+0x9e>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	60a3      	str	r3, [r4, #8]
 8006d70:	6963      	ldr	r3, [r4, #20]
 8006d72:	425b      	negs	r3, r3
 8006d74:	61a3      	str	r3, [r4, #24]
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	b943      	cbnz	r3, 8006d8c <__swsetup_r+0xa8>
 8006d7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d7e:	d1c4      	bne.n	8006d0a <__swsetup_r+0x26>
 8006d80:	bd38      	pop	{r3, r4, r5, pc}
 8006d82:	0781      	lsls	r1, r0, #30
 8006d84:	bf58      	it	pl
 8006d86:	6963      	ldrpl	r3, [r4, #20]
 8006d88:	60a3      	str	r3, [r4, #8]
 8006d8a:	e7f4      	b.n	8006d76 <__swsetup_r+0x92>
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	e7f7      	b.n	8006d80 <__swsetup_r+0x9c>
 8006d90:	200000c4 	.word	0x200000c4

08006d94 <memcpy>:
 8006d94:	440a      	add	r2, r1
 8006d96:	4291      	cmp	r1, r2
 8006d98:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d9c:	d100      	bne.n	8006da0 <memcpy+0xc>
 8006d9e:	4770      	bx	lr
 8006da0:	b510      	push	{r4, lr}
 8006da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006da6:	4291      	cmp	r1, r2
 8006da8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dac:	d1f9      	bne.n	8006da2 <memcpy+0xe>
 8006dae:	bd10      	pop	{r4, pc}

08006db0 <__assert_func>:
 8006db0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006db2:	4614      	mov	r4, r2
 8006db4:	461a      	mov	r2, r3
 8006db6:	4b09      	ldr	r3, [pc, #36]	; (8006ddc <__assert_func+0x2c>)
 8006db8:	4605      	mov	r5, r0
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68d8      	ldr	r0, [r3, #12]
 8006dbe:	b14c      	cbz	r4, 8006dd4 <__assert_func+0x24>
 8006dc0:	4b07      	ldr	r3, [pc, #28]	; (8006de0 <__assert_func+0x30>)
 8006dc2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006dc6:	9100      	str	r1, [sp, #0]
 8006dc8:	462b      	mov	r3, r5
 8006dca:	4906      	ldr	r1, [pc, #24]	; (8006de4 <__assert_func+0x34>)
 8006dcc:	f000 f842 	bl	8006e54 <fiprintf>
 8006dd0:	f000 f8d6 	bl	8006f80 <abort>
 8006dd4:	4b04      	ldr	r3, [pc, #16]	; (8006de8 <__assert_func+0x38>)
 8006dd6:	461c      	mov	r4, r3
 8006dd8:	e7f3      	b.n	8006dc2 <__assert_func+0x12>
 8006dda:	bf00      	nop
 8006ddc:	200000c4 	.word	0x200000c4
 8006de0:	08007277 	.word	0x08007277
 8006de4:	08007284 	.word	0x08007284
 8006de8:	080072b2 	.word	0x080072b2

08006dec <_calloc_r>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	fba1 5402 	umull	r5, r4, r1, r2
 8006df2:	b934      	cbnz	r4, 8006e02 <_calloc_r+0x16>
 8006df4:	4629      	mov	r1, r5
 8006df6:	f7fd fc8f 	bl	8004718 <_malloc_r>
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	b928      	cbnz	r0, 8006e0a <_calloc_r+0x1e>
 8006dfe:	4630      	mov	r0, r6
 8006e00:	bd70      	pop	{r4, r5, r6, pc}
 8006e02:	220c      	movs	r2, #12
 8006e04:	2600      	movs	r6, #0
 8006e06:	6002      	str	r2, [r0, #0]
 8006e08:	e7f9      	b.n	8006dfe <_calloc_r+0x12>
 8006e0a:	462a      	mov	r2, r5
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	f7fe fa72 	bl	80052f6 <memset>
 8006e12:	e7f4      	b.n	8006dfe <_calloc_r+0x12>

08006e14 <__ascii_mbtowc>:
 8006e14:	b082      	sub	sp, #8
 8006e16:	b901      	cbnz	r1, 8006e1a <__ascii_mbtowc+0x6>
 8006e18:	a901      	add	r1, sp, #4
 8006e1a:	b142      	cbz	r2, 8006e2e <__ascii_mbtowc+0x1a>
 8006e1c:	b14b      	cbz	r3, 8006e32 <__ascii_mbtowc+0x1e>
 8006e1e:	7813      	ldrb	r3, [r2, #0]
 8006e20:	600b      	str	r3, [r1, #0]
 8006e22:	7812      	ldrb	r2, [r2, #0]
 8006e24:	1e10      	subs	r0, r2, #0
 8006e26:	bf18      	it	ne
 8006e28:	2001      	movne	r0, #1
 8006e2a:	b002      	add	sp, #8
 8006e2c:	4770      	bx	lr
 8006e2e:	4610      	mov	r0, r2
 8006e30:	e7fb      	b.n	8006e2a <__ascii_mbtowc+0x16>
 8006e32:	f06f 0001 	mvn.w	r0, #1
 8006e36:	e7f8      	b.n	8006e2a <__ascii_mbtowc+0x16>

08006e38 <__ascii_wctomb>:
 8006e38:	4603      	mov	r3, r0
 8006e3a:	4608      	mov	r0, r1
 8006e3c:	b141      	cbz	r1, 8006e50 <__ascii_wctomb+0x18>
 8006e3e:	2aff      	cmp	r2, #255	; 0xff
 8006e40:	d904      	bls.n	8006e4c <__ascii_wctomb+0x14>
 8006e42:	228a      	movs	r2, #138	; 0x8a
 8006e44:	f04f 30ff 	mov.w	r0, #4294967295
 8006e48:	601a      	str	r2, [r3, #0]
 8006e4a:	4770      	bx	lr
 8006e4c:	2001      	movs	r0, #1
 8006e4e:	700a      	strb	r2, [r1, #0]
 8006e50:	4770      	bx	lr
	...

08006e54 <fiprintf>:
 8006e54:	b40e      	push	{r1, r2, r3}
 8006e56:	b503      	push	{r0, r1, lr}
 8006e58:	4601      	mov	r1, r0
 8006e5a:	ab03      	add	r3, sp, #12
 8006e5c:	4805      	ldr	r0, [pc, #20]	; (8006e74 <fiprintf+0x20>)
 8006e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e62:	6800      	ldr	r0, [r0, #0]
 8006e64:	9301      	str	r3, [sp, #4]
 8006e66:	f7ff fd3b 	bl	80068e0 <_vfiprintf_r>
 8006e6a:	b002      	add	sp, #8
 8006e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e70:	b003      	add	sp, #12
 8006e72:	4770      	bx	lr
 8006e74:	200000c4 	.word	0x200000c4

08006e78 <__swhatbuf_r>:
 8006e78:	b570      	push	{r4, r5, r6, lr}
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e80:	4615      	mov	r5, r2
 8006e82:	2900      	cmp	r1, #0
 8006e84:	461e      	mov	r6, r3
 8006e86:	b096      	sub	sp, #88	; 0x58
 8006e88:	da0c      	bge.n	8006ea4 <__swhatbuf_r+0x2c>
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006e92:	bf0c      	ite	eq
 8006e94:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006e98:	2340      	movne	r3, #64	; 0x40
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	6031      	str	r1, [r6, #0]
 8006e9e:	602b      	str	r3, [r5, #0]
 8006ea0:	b016      	add	sp, #88	; 0x58
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}
 8006ea4:	466a      	mov	r2, sp
 8006ea6:	f000 f849 	bl	8006f3c <_fstat_r>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	dbed      	blt.n	8006e8a <__swhatbuf_r+0x12>
 8006eae:	9901      	ldr	r1, [sp, #4]
 8006eb0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006eb4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006eb8:	4259      	negs	r1, r3
 8006eba:	4159      	adcs	r1, r3
 8006ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ec0:	e7eb      	b.n	8006e9a <__swhatbuf_r+0x22>

08006ec2 <__smakebuf_r>:
 8006ec2:	898b      	ldrh	r3, [r1, #12]
 8006ec4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ec6:	079d      	lsls	r5, r3, #30
 8006ec8:	4606      	mov	r6, r0
 8006eca:	460c      	mov	r4, r1
 8006ecc:	d507      	bpl.n	8006ede <__smakebuf_r+0x1c>
 8006ece:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ed2:	6023      	str	r3, [r4, #0]
 8006ed4:	6123      	str	r3, [r4, #16]
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	6163      	str	r3, [r4, #20]
 8006eda:	b002      	add	sp, #8
 8006edc:	bd70      	pop	{r4, r5, r6, pc}
 8006ede:	466a      	mov	r2, sp
 8006ee0:	ab01      	add	r3, sp, #4
 8006ee2:	f7ff ffc9 	bl	8006e78 <__swhatbuf_r>
 8006ee6:	9900      	ldr	r1, [sp, #0]
 8006ee8:	4605      	mov	r5, r0
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7fd fc14 	bl	8004718 <_malloc_r>
 8006ef0:	b948      	cbnz	r0, 8006f06 <__smakebuf_r+0x44>
 8006ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef6:	059a      	lsls	r2, r3, #22
 8006ef8:	d4ef      	bmi.n	8006eda <__smakebuf_r+0x18>
 8006efa:	f023 0303 	bic.w	r3, r3, #3
 8006efe:	f043 0302 	orr.w	r3, r3, #2
 8006f02:	81a3      	strh	r3, [r4, #12]
 8006f04:	e7e3      	b.n	8006ece <__smakebuf_r+0xc>
 8006f06:	89a3      	ldrh	r3, [r4, #12]
 8006f08:	6020      	str	r0, [r4, #0]
 8006f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f0e:	81a3      	strh	r3, [r4, #12]
 8006f10:	9b00      	ldr	r3, [sp, #0]
 8006f12:	6120      	str	r0, [r4, #16]
 8006f14:	6163      	str	r3, [r4, #20]
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	b15b      	cbz	r3, 8006f32 <__smakebuf_r+0x70>
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f20:	f000 f81e 	bl	8006f60 <_isatty_r>
 8006f24:	b128      	cbz	r0, 8006f32 <__smakebuf_r+0x70>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	f023 0303 	bic.w	r3, r3, #3
 8006f2c:	f043 0301 	orr.w	r3, r3, #1
 8006f30:	81a3      	strh	r3, [r4, #12]
 8006f32:	89a3      	ldrh	r3, [r4, #12]
 8006f34:	431d      	orrs	r5, r3
 8006f36:	81a5      	strh	r5, [r4, #12]
 8006f38:	e7cf      	b.n	8006eda <__smakebuf_r+0x18>
	...

08006f3c <_fstat_r>:
 8006f3c:	b538      	push	{r3, r4, r5, lr}
 8006f3e:	2300      	movs	r3, #0
 8006f40:	4d06      	ldr	r5, [pc, #24]	; (8006f5c <_fstat_r+0x20>)
 8006f42:	4604      	mov	r4, r0
 8006f44:	4608      	mov	r0, r1
 8006f46:	4611      	mov	r1, r2
 8006f48:	602b      	str	r3, [r5, #0]
 8006f4a:	f7fa fca4 	bl	8001896 <_fstat>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	d102      	bne.n	8006f58 <_fstat_r+0x1c>
 8006f52:	682b      	ldr	r3, [r5, #0]
 8006f54:	b103      	cbz	r3, 8006f58 <_fstat_r+0x1c>
 8006f56:	6023      	str	r3, [r4, #0]
 8006f58:	bd38      	pop	{r3, r4, r5, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000a58 	.word	0x20000a58

08006f60 <_isatty_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	2300      	movs	r3, #0
 8006f64:	4d05      	ldr	r5, [pc, #20]	; (8006f7c <_isatty_r+0x1c>)
 8006f66:	4604      	mov	r4, r0
 8006f68:	4608      	mov	r0, r1
 8006f6a:	602b      	str	r3, [r5, #0]
 8006f6c:	f7fa fca2 	bl	80018b4 <_isatty>
 8006f70:	1c43      	adds	r3, r0, #1
 8006f72:	d102      	bne.n	8006f7a <_isatty_r+0x1a>
 8006f74:	682b      	ldr	r3, [r5, #0]
 8006f76:	b103      	cbz	r3, 8006f7a <_isatty_r+0x1a>
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	bd38      	pop	{r3, r4, r5, pc}
 8006f7c:	20000a58 	.word	0x20000a58

08006f80 <abort>:
 8006f80:	2006      	movs	r0, #6
 8006f82:	b508      	push	{r3, lr}
 8006f84:	f000 f82c 	bl	8006fe0 <raise>
 8006f88:	2001      	movs	r0, #1
 8006f8a:	f7fa fc36 	bl	80017fa <_exit>

08006f8e <_raise_r>:
 8006f8e:	291f      	cmp	r1, #31
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4604      	mov	r4, r0
 8006f94:	460d      	mov	r5, r1
 8006f96:	d904      	bls.n	8006fa2 <_raise_r+0x14>
 8006f98:	2316      	movs	r3, #22
 8006f9a:	6003      	str	r3, [r0, #0]
 8006f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa0:	bd38      	pop	{r3, r4, r5, pc}
 8006fa2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006fa4:	b112      	cbz	r2, 8006fac <_raise_r+0x1e>
 8006fa6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006faa:	b94b      	cbnz	r3, 8006fc0 <_raise_r+0x32>
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 f831 	bl	8007014 <_getpid_r>
 8006fb2:	462a      	mov	r2, r5
 8006fb4:	4601      	mov	r1, r0
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fbc:	f000 b818 	b.w	8006ff0 <_kill_r>
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d00a      	beq.n	8006fda <_raise_r+0x4c>
 8006fc4:	1c59      	adds	r1, r3, #1
 8006fc6:	d103      	bne.n	8006fd0 <_raise_r+0x42>
 8006fc8:	2316      	movs	r3, #22
 8006fca:	6003      	str	r3, [r0, #0]
 8006fcc:	2001      	movs	r0, #1
 8006fce:	e7e7      	b.n	8006fa0 <_raise_r+0x12>
 8006fd0:	2400      	movs	r4, #0
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006fd8:	4798      	blx	r3
 8006fda:	2000      	movs	r0, #0
 8006fdc:	e7e0      	b.n	8006fa0 <_raise_r+0x12>
	...

08006fe0 <raise>:
 8006fe0:	4b02      	ldr	r3, [pc, #8]	; (8006fec <raise+0xc>)
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	f7ff bfd2 	b.w	8006f8e <_raise_r>
 8006fea:	bf00      	nop
 8006fec:	200000c4 	.word	0x200000c4

08006ff0 <_kill_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	4d06      	ldr	r5, [pc, #24]	; (8007010 <_kill_r+0x20>)
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	4611      	mov	r1, r2
 8006ffc:	602b      	str	r3, [r5, #0]
 8006ffe:	f7fa fbec 	bl	80017da <_kill>
 8007002:	1c43      	adds	r3, r0, #1
 8007004:	d102      	bne.n	800700c <_kill_r+0x1c>
 8007006:	682b      	ldr	r3, [r5, #0]
 8007008:	b103      	cbz	r3, 800700c <_kill_r+0x1c>
 800700a:	6023      	str	r3, [r4, #0]
 800700c:	bd38      	pop	{r3, r4, r5, pc}
 800700e:	bf00      	nop
 8007010:	20000a58 	.word	0x20000a58

08007014 <_getpid_r>:
 8007014:	f7fa bbda 	b.w	80017cc <_getpid>

08007018 <_init>:
 8007018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701a:	bf00      	nop
 800701c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701e:	bc08      	pop	{r3}
 8007020:	469e      	mov	lr, r3
 8007022:	4770      	bx	lr

08007024 <_fini>:
 8007024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007026:	bf00      	nop
 8007028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702a:	bc08      	pop	{r3}
 800702c:	469e      	mov	lr, r3
 800702e:	4770      	bx	lr
