// Seed: 637717088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_2.id_18 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input uwire id_0,
    input tri   id_1,
    input wire  _id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [id_2 : -1] id_5 = id_4, id_6;
endmodule
module module_2 (
    input tri0 id_0,
    inout tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    output supply0 id_15
    , id_21,
    input supply0 id_16,
    output wire id_17,
    input wire id_18
    , id_22,
    input wor id_19
);
  assign id_3 = 'b0 - id_5;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21
  );
endmodule
