<stg><name>infer_Pipeline_VITIS_LOOP_90_2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln90 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %j_2 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln90 = icmp_eq  i5 %j_2, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln90_1 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln90 = br i1 %icmp_ln90, void %for.inc.split, void %for.inc17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="5">
<![CDATA[
for.inc.split:1 %zext_ln90_1 = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:5 %add_ln90 = add i10 %zext_ln90_1, i10 %tmp

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:6 %zext_ln90_2 = zext i10 %add_ln90

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:8 %input_load = load i10 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln90 = store i5 %add_ln90_1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:0 %zext_ln90 = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln90"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:8 %input_load = load i10 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="vec_i_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.split:10 %store_ln90 = store i32 %input_load, i8 %vec_i_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln90 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="38" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="vec_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="j" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i10" to="tmp" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="empty" to="tmp" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="store_ln90" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="j" to="store_ln90" fromId="5" toId="7">
</dataflow>
<dataflow id="48" from="j" to="j_2" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="j_2" to="icmp_ln90" fromId="9" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln90" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="j_2" to="add_ln90_1" fromId="9" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="add_ln90_1" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="icmp_ln90" to="br_ln90" fromId="10" toId="12">
</dataflow>
<dataflow id="56" from="j_2" to="zext_ln90_1" fromId="9" toId="13">
</dataflow>
<dataflow id="57" from="zext_ln90_1" to="add_ln90" fromId="13" toId="14">
</dataflow>
<dataflow id="58" from="tmp" to="add_ln90" fromId="6" toId="14">
</dataflow>
<dataflow id="59" from="add_ln90" to="zext_ln90_2" fromId="14" toId="15">
</dataflow>
<dataflow id="60" from="input_r" to="input_addr" fromId="38" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_61" to="input_addr" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="zext_ln90_2" to="input_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="input_addr" to="input_load" fromId="16" toId="17">
</dataflow>
<dataflow id="65" from="add_ln90_1" to="store_ln90" fromId="11" toId="18">
</dataflow>
<dataflow id="66" from="j" to="store_ln90" fromId="5" toId="18">
</dataflow>
<dataflow id="67" from="j_2" to="zext_ln90" fromId="9" toId="19">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln90" fromId="68" toId="20">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln90" fromId="70" toId="20">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln90" fromId="72" toId="20">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specpipeline_ln90" fromId="72" toId="20">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln90" fromId="72" toId="20">
</dataflow>
<dataflow id="77" from="empty_0" to="specpipeline_ln90" fromId="76" toId="20">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln90" fromId="78" toId="21">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln90" fromId="80" toId="21">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln90" fromId="80" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln90" fromId="80" toId="21">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln90" fromId="84" toId="22">
</dataflow>
<dataflow id="87" from="empty_4" to="specloopname_ln90" fromId="86" toId="22">
</dataflow>
<dataflow id="88" from="input_addr" to="input_load" fromId="16" toId="23">
</dataflow>
<dataflow id="89" from="vec_i" to="vec_i_addr" fromId="39" toId="24">
</dataflow>
<dataflow id="90" from="StgValue_61" to="vec_i_addr" fromId="61" toId="24">
</dataflow>
<dataflow id="91" from="zext_ln90" to="vec_i_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="92" from="input_load" to="store_ln90" fromId="23" toId="25">
</dataflow>
<dataflow id="93" from="vec_i_addr" to="store_ln90" fromId="24" toId="25">
</dataflow>
<dataflow id="94" from="icmp_ln90" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
