--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml Trivium.twx Trivium.ncd -o Trivium.twr
Trivium.pcf -ucf Trivium.ucf

Design file:              Trivium.ncd
Physical constraint file: Trivium.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 869 paths analyzed, 797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.445ns.
--------------------------------------------------------------------------------

Paths for end point s_82 (SLICE_X96Y88.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          s_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (0.193 - 0.386)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to s_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.YQ      Tcko                  0.652   current_state_FSM_FFd2
                                                       current_state_FSM_FFd1
    SLICE_X96Y88.F3      net (fanout=295)     12.708   current_state_FSM_FFd1
    SLICE_X96Y88.CLK     Tfck                  0.892   s<82>
                                                       s_82_mux00011
                                                       s_82
    -------------------------------------------------  ---------------------------
    Total                                     14.252ns (1.544ns logic, 12.708ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point s_81 (SLICE_X96Y88.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          s_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (0.193 - 0.386)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to s_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.YQ      Tcko                  0.652   current_state_FSM_FFd2
                                                       current_state_FSM_FFd1
    SLICE_X96Y88.G3      net (fanout=295)     12.708   current_state_FSM_FFd1
    SLICE_X96Y88.CLK     Tgck                  0.892   s<82>
                                                       s_81_mux00011
                                                       s_81
    -------------------------------------------------  ---------------------------
    Total                                     14.252ns (1.544ns logic, 12.708ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point s_80 (SLICE_X114Y89.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          s_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.269 - 0.386)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to s_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.YQ      Tcko                  0.652   current_state_FSM_FFd2
                                                       current_state_FSM_FFd1
    SLICE_X114Y89.F2     net (fanout=295)     12.179   current_state_FSM_FFd1
    SLICE_X114Y89.CLK    Tfck                  0.892   s<80>
                                                       s_80_mux00011
                                                       s_80
    -------------------------------------------------  ---------------------------
    Total                                     13.723ns (1.544ns logic, 12.179ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s_201 (SLICE_X48Y108.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_200 (FF)
  Destination:          s_201 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (0.347 - 0.199)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: s_200 to s_201
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y106.XQ     Tcko                  0.473   s<200>
                                                       s_200
    SLICE_X48Y108.G2     net (fanout=1)        0.372   s<200>
    SLICE_X48Y108.CLK    Tckg        (-Th)    -0.560   s<202>
                                                       s_201_mux00011
                                                       s_201
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.033ns logic, 0.372ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point s_41 (SLICE_X115Y3.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_40 (FF)
  Destination:          s_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.011 - 0.012)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: s_40 to s_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y1.XQ      Tcko                  0.474   s<40>
                                                       s_40
    SLICE_X115Y3.G4      net (fanout=1)        0.282   s<40>
    SLICE_X115Y3.CLK     Tckg        (-Th)    -0.516   s<42>
                                                       s_41_mux00011
                                                       s_41
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point s_205 (SLICE_X49Y112.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_204 (FF)
  Destination:          s_205 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: s_204 to s_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.XQ     Tcko                  0.474   s<204>
                                                       s_204
    SLICE_X49Y112.G4     net (fanout=1)        0.282   s<204>
    SLICE_X49Y112.CLK    Tckg        (-Th)    -0.516   s<206>
                                                       s_205_mux00011
                                                       s_205
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: current_state_FSM_FFd2/SR
  Logical resource: current_state_FSM_FFd2/SR
  Location pin: SLICE_X44Y33.SR
  Clock network: RSTb_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: current_state_FSM_FFd2/SR
  Logical resource: current_state_FSM_FFd2/SR
  Location pin: SLICE_X44Y33.SR
  Clock network: RSTb_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: current_state_FSM_FFd2/SR
  Logical resource: current_state_FSM_FFd1/SR
  Location pin: SLICE_X44Y33.SR
  Clock network: RSTb_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   14.445|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 869 paths, 0 nets, and 966 connections

Design statistics:
   Minimum period:  14.445ns{1}   (Maximum frequency:  69.228MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 11:21:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



