#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 13 21:37:27 2020
# Process ID: 91476
# Current directory: C:/Users/ulyzk/Downloads/pes_dhl_ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent84724 C:\Users\ulyzk\Downloads\pes_dhl_ex4\VHDL_Ex3.xpr
# Log file: C:/Users/ulyzk/Downloads/pes_dhl_ex4/vivado.log
# Journal file: C:/Users/ulyzk/Downloads/pes_dhl_ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.xpr
INFO: [Project 1-313] Project file moved from 'C:/KIT_nextcloud/projects/DHL/dhl_ex4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ulyzk/projects/DHL/ip_repo/axi_divider_1.0', nor could it be found using path 'C:/KIT_nextcloud/projects/projects/DHL/ip_repo/axi_divider_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.ip_user_files', nor could it be found using path 'C:/KIT_nextcloud/projects/DHL/dhl_ex4/VHDL_Ex3.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ulyzk/projects/DHL/ip_repo/axi_divider_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 844.918 ; gain = 180.598
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj div16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_8_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div16_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2832ecbbb0584520bbdf1394fbe6e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot div16_tb_behav xil_defaultlib.div16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.div16_8_8 [div16_8_8_default]
Compiling architecture behavior of entity xil_defaultlib.div16_tb
Built simulation snapshot div16_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim/xsim.dir/div16_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 14 02:17:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 844.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "div16_tb_behav -key {Behavioral:sim_1:Functional:div16_tb} -tclbatch {div16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source div16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: not all results have been checked!
Time: 800 ns  Iteration: 0  Process: /div16_tb/check_result_count  File: C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd
$finish called at time : 800 ns : File "C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16_tb.vhd" Line 191
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 872.563 ; gain = 27.645
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 872.563 ; gain = 27.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 872.563 ; gain = 0.000
