/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_DSP19X2_primitive_inst(\$iopadmap$Z2 , \$iopadmap$UNSIGNED_B , \$iopadmap$DLY_B2 , \$iopadmap$Z1 , \$iopadmap$DLY_B1 , \$iopadmap$UNSIGNED_A , \$iopadmap$ACC_FIR , \$iopadmap$LOAD_ACC , \$iopadmap$A1 , \$iopadmap$SHIFT_RIGHT , \$iopadmap$B1 , \$iopadmap$SUBTRACT , \$iopadmap$A2 , \$iopadmap$B2 , \$iopadmap$ROUND , \$auto$rs_design_edit.cc:568:execute$517 , \$auto$rs_design_edit.cc:568:execute$520 , \$auto$rs_design_edit.cc:568:execute$523 , \$auto$rs_design_edit.cc:568:execute$526 , \$auto$rs_design_edit.cc:568:execute$529 , \$auto$rs_design_edit.cc:568:execute$532 
, \$auto$rs_design_edit.cc:568:execute$535 , \$auto$rs_design_edit.cc:568:execute$538 , \$auto$rs_design_edit.cc:568:execute$541 , \$auto$rs_design_edit.cc:568:execute$544 , \$auto$rs_design_edit.cc:568:execute$547 , \$auto$clkbufmap.cc:298:execute$398 , \$auto$rs_design_edit.cc:568:execute$550 , \$iopadmap$FEEDBACK , \$auto$rs_design_edit.cc:568:execute$553 , \$auto$rs_design_edit.cc:568:execute$556 , \$auto$rs_design_edit.cc:568:execute$559 , \$auto$rs_design_edit.cc:568:execute$562 , \$auto$rs_design_edit.cc:568:execute$565 , \$auto$rs_design_edit.cc:568:execute$568 , \$auto$rs_design_edit.cc:568:execute$571 , \$iopadmap$RESET , \$iopadmap$SATURATE , \$auto$rs_design_edit.cc:568:execute$515 , \$auto$rs_design_edit.cc:568:execute$521 , \$auto$rs_design_edit.cc:568:execute$518 , \$auto$rs_design_edit.cc:568:execute$527 
, \$auto$rs_design_edit.cc:568:execute$524 , \$auto$rs_design_edit.cc:568:execute$519 , \$auto$rs_design_edit.cc:568:execute$516 , \$auto$rs_design_edit.cc:568:execute$522 , \$auto$rs_design_edit.cc:568:execute$528 , \$auto$rs_design_edit.cc:568:execute$525 , \$auto$rs_design_edit.cc:568:execute$533 , \$auto$rs_design_edit.cc:568:execute$530 , \$auto$rs_design_edit.cc:568:execute$539 , \$auto$rs_design_edit.cc:568:execute$531 , \$auto$rs_design_edit.cc:568:execute$536 , \$auto$rs_design_edit.cc:568:execute$534 , \$auto$rs_design_edit.cc:568:execute$537 , \$auto$rs_design_edit.cc:568:execute$542 , \$auto$rs_design_edit.cc:568:execute$545 , \$auto$rs_design_edit.cc:568:execute$540 , \$auto$rs_design_edit.cc:568:execute$543 , \$auto$rs_design_edit.cc:568:execute$548 , \$auto$rs_design_edit.cc:568:execute$549 , \$auto$rs_design_edit.cc:568:execute$546 , \$auto$rs_design_edit.cc:568:execute$554 
, \$auto$rs_design_edit.cc:568:execute$551 , \$auto$rs_design_edit.cc:568:execute$563 , \$auto$rs_design_edit.cc:568:execute$552 , \$auto$rs_design_edit.cc:568:execute$555 , \$auto$rs_design_edit.cc:568:execute$557 , \$auto$rs_design_edit.cc:568:execute$560 , \$auto$rs_design_edit.cc:568:execute$561 , \$auto$rs_design_edit.cc:568:execute$566 , \$auto$rs_design_edit.cc:568:execute$558 , \$auto$rs_design_edit.cc:568:execute$567 , \$auto$rs_design_edit.cc:568:execute$564 , \$auto$rs_design_edit.cc:568:execute$572 , \$auto$rs_design_edit.cc:568:execute$569 , \$auto$rs_design_edit.cc:568:execute$570 , \$auto$rs_design_edit.cc:568:execute$573 );
  output \$auto$rs_design_edit.cc:568:execute$553 ;
  output \$auto$rs_design_edit.cc:568:execute$552 ;
  output \$auto$rs_design_edit.cc:568:execute$551 ;
  output \$auto$rs_design_edit.cc:568:execute$550 ;
  output \$auto$rs_design_edit.cc:568:execute$549 ;
  output \$auto$rs_design_edit.cc:568:execute$548 ;
  output \$auto$rs_design_edit.cc:568:execute$547 ;
  output \$auto$rs_design_edit.cc:568:execute$546 ;
  output \$auto$rs_design_edit.cc:568:execute$545 ;
  output \$auto$rs_design_edit.cc:568:execute$544 ;
  output \$auto$rs_design_edit.cc:568:execute$543 ;
  output \$auto$rs_design_edit.cc:568:execute$542 ;
  output \$auto$rs_design_edit.cc:568:execute$541 ;
  output \$auto$rs_design_edit.cc:568:execute$540 ;
  output \$auto$rs_design_edit.cc:568:execute$539 ;
  output \$auto$rs_design_edit.cc:568:execute$538 ;
  output \$auto$rs_design_edit.cc:568:execute$537 ;
  output \$auto$rs_design_edit.cc:568:execute$536 ;
  output \$auto$rs_design_edit.cc:568:execute$535 ;
  output \$auto$rs_design_edit.cc:568:execute$534 ;
  output \$auto$rs_design_edit.cc:568:execute$533 ;
  output \$auto$rs_design_edit.cc:568:execute$532 ;
  output \$auto$rs_design_edit.cc:568:execute$531 ;
  output \$auto$rs_design_edit.cc:568:execute$530 ;
  output \$auto$rs_design_edit.cc:568:execute$529 ;
  output \$auto$rs_design_edit.cc:568:execute$528 ;
  output \$auto$rs_design_edit.cc:568:execute$527 ;
  output \$auto$rs_design_edit.cc:568:execute$526 ;
  output \$auto$rs_design_edit.cc:568:execute$525 ;
  output \$auto$rs_design_edit.cc:568:execute$524 ;
  output \$auto$rs_design_edit.cc:568:execute$523 ;
  output \$auto$rs_design_edit.cc:568:execute$522 ;
  output \$auto$rs_design_edit.cc:568:execute$521 ;
  output \$auto$rs_design_edit.cc:568:execute$520 ;
  output \$auto$rs_design_edit.cc:568:execute$519 ;
  output \$auto$rs_design_edit.cc:568:execute$518 ;
  output \$auto$rs_design_edit.cc:568:execute$517 ;
  output \$auto$rs_design_edit.cc:568:execute$516 ;
  output \$auto$rs_design_edit.cc:568:execute$515 ;
  input \$auto$clkbufmap.cc:298:execute$398 ;
  input [9:0] \$iopadmap$A1 ;
  input [9:0] \$iopadmap$A2 ;
  input [4:0] \$iopadmap$ACC_FIR ;
  input [8:0] \$iopadmap$B1 ;
  input [8:0] \$iopadmap$B2 ;
  output \$auto$rs_design_edit.cc:568:execute$573 ;
  output [8:0] \$iopadmap$DLY_B1 ;
  output [8:0] \$iopadmap$DLY_B2 ;
  input [2:0] \$iopadmap$FEEDBACK ;
  input \$iopadmap$LOAD_ACC ;
  input \$iopadmap$RESET ;
  input \$iopadmap$ROUND ;
  input \$iopadmap$SATURATE ;
  input [4:0] \$iopadmap$SHIFT_RIGHT ;
  input \$iopadmap$SUBTRACT ;
  input \$iopadmap$UNSIGNED_A ;
  input \$iopadmap$UNSIGNED_B ;
  output [18:0] \$iopadmap$Z1 ;
  output [18:0] \$iopadmap$Z2 ;
  output \$auto$rs_design_edit.cc:568:execute$570 ;
  output \$auto$rs_design_edit.cc:568:execute$568 ;
  output \$auto$rs_design_edit.cc:568:execute$566 ;
  output \$auto$rs_design_edit.cc:568:execute$563 ;
  output \$auto$rs_design_edit.cc:568:execute$565 ;
  output \$auto$rs_design_edit.cc:568:execute$569 ;
  output \$auto$rs_design_edit.cc:568:execute$554 ;
  output \$auto$rs_design_edit.cc:568:execute$555 ;
  output \$auto$rs_design_edit.cc:568:execute$564 ;
  output \$auto$rs_design_edit.cc:568:execute$567 ;
  output \$auto$rs_design_edit.cc:568:execute$562 ;
  output \$auto$rs_design_edit.cc:568:execute$560 ;
  output \$auto$rs_design_edit.cc:568:execute$561 ;
  output \$auto$rs_design_edit.cc:568:execute$559 ;
  output \$auto$rs_design_edit.cc:568:execute$558 ;
  output \$auto$rs_design_edit.cc:568:execute$571 ;
  output \$auto$rs_design_edit.cc:568:execute$572 ;
  output \$auto$rs_design_edit.cc:568:execute$556 ;
  output \$auto$rs_design_edit.cc:568:execute$557 ;
  wire \$auto$rs_design_edit.cc:568:execute$553 ;
  wire \$auto$rs_design_edit.cc:568:execute$552 ;
  wire \$auto$rs_design_edit.cc:568:execute$551 ;
  wire \$auto$rs_design_edit.cc:568:execute$550 ;
  wire \$auto$rs_design_edit.cc:568:execute$549 ;
  wire \$auto$rs_design_edit.cc:568:execute$548 ;
  wire \$auto$rs_design_edit.cc:568:execute$547 ;
  wire \$auto$rs_design_edit.cc:568:execute$546 ;
  wire \$auto$rs_design_edit.cc:568:execute$545 ;
  wire \$auto$rs_design_edit.cc:568:execute$544 ;
  wire \$auto$rs_design_edit.cc:568:execute$543 ;
  wire \$auto$rs_design_edit.cc:568:execute$542 ;
  wire \$auto$rs_design_edit.cc:568:execute$541 ;
  wire \$auto$rs_design_edit.cc:568:execute$540 ;
  wire \$auto$rs_design_edit.cc:568:execute$539 ;
  wire \$auto$rs_design_edit.cc:568:execute$538 ;
  wire \$auto$rs_design_edit.cc:568:execute$537 ;
  wire \$auto$rs_design_edit.cc:568:execute$536 ;
  wire \$auto$rs_design_edit.cc:568:execute$535 ;
  wire \$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire [9:0] \$iopadmap$A1 ;
  wire [9:0] \$iopadmap$A2 ;
  wire [4:0] \$iopadmap$ACC_FIR ;
  wire [8:0] \$iopadmap$B1 ;
  wire [8:0] \$iopadmap$B2 ;
  wire \$auto$rs_design_edit.cc:568:execute$573 ;
  wire [8:0] \$iopadmap$DLY_B1 ;
  wire [8:0] \$iopadmap$DLY_B2 ;
  wire [2:0] \$iopadmap$FEEDBACK ;
  wire \$iopadmap$LOAD_ACC ;
  wire \$iopadmap$RESET ;
  wire \$iopadmap$ROUND ;
  wire \$iopadmap$SATURATE ;
  wire [4:0] \$iopadmap$SHIFT_RIGHT ;
  wire \$iopadmap$SUBTRACT ;
  wire \$iopadmap$UNSIGNED_A ;
  wire \$iopadmap$UNSIGNED_B ;
  wire [18:0] \$iopadmap$Z1 ;
  wire [18:0] \$iopadmap$Z2 ;
  wire \$auto$rs_design_edit.cc:568:execute$570 ;
  wire \$auto$rs_design_edit.cc:568:execute$568 ;
  wire \$auto$rs_design_edit.cc:568:execute$566 ;
  wire \$auto$rs_design_edit.cc:568:execute$563 ;
  wire \$auto$rs_design_edit.cc:568:execute$565 ;
  wire \$auto$rs_design_edit.cc:568:execute$569 ;
  wire \$auto$rs_design_edit.cc:568:execute$554 ;
  wire \$auto$rs_design_edit.cc:568:execute$555 ;
  wire \$auto$rs_design_edit.cc:568:execute$564 ;
  wire \$auto$rs_design_edit.cc:568:execute$567 ;
  wire \$auto$rs_design_edit.cc:568:execute$562 ;
  wire \$auto$rs_design_edit.cc:568:execute$560 ;
  wire \$auto$rs_design_edit.cc:568:execute$561 ;
  wire \$auto$rs_design_edit.cc:568:execute$559 ;
  wire \$auto$rs_design_edit.cc:568:execute$558 ;
  wire \$auto$rs_design_edit.cc:568:execute$571 ;
  wire \$auto$rs_design_edit.cc:568:execute$572 ;
  wire \$auto$rs_design_edit.cc:568:execute$556 ;
  wire \$auto$rs_design_edit.cc:568:execute$557 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:24.11-44.4" *)
  DSP19X2 dsp19x2_inst (
    .A1(\$iopadmap$A1 ),
    .A2(\$iopadmap$A2 ),
    .ACC_FIR(\$iopadmap$ACC_FIR ),
    .B1(\$iopadmap$B1 ),
    .B2(\$iopadmap$B2 ),
    .CLK(\$auto$clkbufmap.cc:298:execute$398 ),
    .DLY_B1(\$iopadmap$DLY_B1 ),
    .DLY_B2(\$iopadmap$DLY_B2 ),
    .FEEDBACK(\$iopadmap$FEEDBACK ),
    .LOAD_ACC(\$iopadmap$LOAD_ACC ),
    .RESET(\$iopadmap$RESET ),
    .ROUND(\$iopadmap$ROUND ),
    .SATURATE(\$iopadmap$SATURATE ),
    .SHIFT_RIGHT(\$iopadmap$SHIFT_RIGHT ),
    .SUBTRACT(\$iopadmap$SUBTRACT ),
    .UNSIGNED_A(\$iopadmap$UNSIGNED_A ),
    .UNSIGNED_B(\$iopadmap$UNSIGNED_B ),
    .Z1(\$iopadmap$Z1 ),
    .Z2(\$iopadmap$Z2 )
  );
  assign \$auto$rs_design_edit.cc:568:execute$515  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$516  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$517  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$518  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$519  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$520  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$521  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$522  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$523  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$524  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$525  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$526  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$527  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$528  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$529  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$530  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$531  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$532  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$533  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$534  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$535  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$536  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$537  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$538  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$539  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$540  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$541  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$542  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$543  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$544  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$545  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$546  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$547  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$548  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$549  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$550  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$551  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$552  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$553  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$554  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$555  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$556  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$557  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$558  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$559  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$560  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$561  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$562  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$563  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$564  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$565  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$566  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$567  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$568  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$569  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$570  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$571  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$572  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$573  = 1'h1;
endmodule
