Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : RequestQueue
Version: I-2013.12-SP1
Date   : Wed Sep 23 18:33:33 2015
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  current_state_reg[1]/CK (DFFR_X1)      0.0000     0.0000 r
  current_state_reg[1]/Q (DFFR_X1)       0.0707     0.0707 r
  U8/ZN (AOI21_X1)                       0.0214     0.0921 f
  current_state_reg[0]/D (DFFR_X2)       0.0000     0.0921 f
  data arrival time                                 0.0921

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  current_state_reg[0]/CK (DFFR_X2)      0.0000     0.0500 r
  library hold time                      0.0020     0.0520
  data required time                                0.0520
  -----------------------------------------------------------
  data required time                                0.0520
  data arrival time                                -0.0921
  -----------------------------------------------------------
  slack (MET)                                       0.0401


1
