library ieee;
use ieee.std_logic_1164.all;

entity RegParSer is
	port (
			clk : in std_logic;
			reset_n : in std_logic; 
			clear : in std_logic;
			en_carga : in std_logic;
			en_desp : in std_logic; 
			e_p : in std_logic_vector(7 downto 0); 
			ss : out std_logic); 
end RegParSer;
			
architecture behavioral of RegParSer is

signal registro : std_logic_vector(7 downto 0);

begin

Reg: process (clk, reset_n)

begin
	if reset_n = '0' then
		registro <= (others => '0');
	elsif clk'event and clk = '1' then
		if en_carga = '0' then
			registro <= e_p;
		else
			if en_desp= '0' then
				registro(6 downto 0) <= registro(7 downto 1);
				registro(7) <= '0';
			end if;
	end if;
end process Reg;
ss <= registro(0);
end behavioral;