

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Fri Oct 11 11:41:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     1.884|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         8|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    120|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    923|    -|
|Register         |        -|      -|     986|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1068|   1285|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |Total                        |                           |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_650_p2                     |     +    |      0|  0|  16|           9|           9|
    |out_c2_V_fu_684_p2                     |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage1_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp2_stage2_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage3_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp2_stage0_iter1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp4_stage1_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp4_stage2_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp4_stage3_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp4_stage0_iter1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1049                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1051                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1067                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1079                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1109                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1111                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1122                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1130                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1144                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1749                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1753                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1760                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1764                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_873                       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state11        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op127_read_state12        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_read_state13        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op153_read_state14        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op191_read_state21        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_read_state22        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op221_read_state23        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op235_read_state24        |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp2_stage1_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                        |    or    |      0|  0|   2|           1|           1|
    |user_2_1_fu_743_p2                     |    or    |      0|  0|   2|           1|           1|
    |user_2_fu_809_p2                       |    or    |      0|  0|   2|           1|           1|
    |user_3_1_fu_615_p2                     |    or    |      0|  0|   2|           1|           1|
    |user_3_fu_835_p2                       |    or    |      0|  0|   2|           1|           1|
    |user_s_fu_783_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1                |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 242|         113|         110|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_last_2_3_phi_fu_573_p4        |  15|          3|    1|          3|
    |ap_phi_mux_last_6_3_phi_fu_321_p4        |  15|          3|    1|          3|
    |ap_phi_mux_p_0467_2_3_phi_fu_307_p4      |  15|          3|   32|         96|
    |ap_phi_mux_p_0467_s_phi_fu_196_p4        |   9|          2|   32|         64|
    |ap_phi_mux_p_067_2_3_phi_fu_549_p4       |  15|          3|    4|         12|
    |ap_phi_mux_p_067_s_phi_fu_384_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_071_2_3_phi_fu_537_p4       |  15|          3|    4|         12|
    |ap_phi_mux_p_071_s_phi_fu_372_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_087_2_3_phi_fu_561_p4       |  15|          3|   96|        288|
    |ap_phi_mux_p_087_s_phi_fu_396_p4         |   9|          2|   96|        192|
    |ap_phi_mux_user_1_3_phi_fu_334_p4        |  15|          3|    1|          3|
    |ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0467_2_reg_215    |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_260    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_reg_226      |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282  |  15|          3|   32|         96|
    |ap_phi_reg_pp2_iter1_user_1_2_reg_292    |  15|          3|    1|          3|
    |ap_phi_reg_pp4_iter0_p_067_2_1_reg_470   |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_067_2_reg_426     |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_071_2_1_reg_459   |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_071_2_reg_415     |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_087_2_1_reg_481   |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_087_2_reg_437     |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter1_p_067_2_2_reg_513   |  15|          3|    4|         12|
    |ap_phi_reg_pp4_iter1_p_071_2_2_reg_503   |  15|          3|    4|         12|
    |ap_phi_reg_pp4_iter1_p_087_2_2_reg_523   |  15|          3|   96|        288|
    |delayed_last_1_reg_179                   |   9|          2|    1|          2|
    |delayed_last_2_reg_343                   |   9|          2|    1|          2|
    |delayed_last_3_reg_167                   |   9|          2|    1|          2|
    |delayed_last_reg_355                     |   9|          2|    1|          2|
    |last_2_1_reg_448                         |  15|          3|    1|          3|
    |last_2_2_reg_492                         |  15|          3|    1|          3|
    |last_2_reg_404                           |  15|          3|    1|          3|
    |last_6_1_reg_238                         |  15|          3|    1|          3|
    |last_6_2_reg_271                         |  15|          3|    1|          3|
    |last_6_reg_204                           |  15|          3|    1|          3|
    |p_0467_2_3_reg_302                       |  15|          3|   32|         96|
    |p_067_2_3_reg_545                        |  15|          3|    4|         12|
    |p_071_2_3_reg_533                        |  15|          3|    4|         12|
    |p_087_2_3_reg_557                        |  15|          3|   96|        288|
    |stream_in_24_TDATA_blk_n                 |   9|          2|    1|          2|
    |stream_in_24_data_V_0_data_out           |   9|          2|   24|         48|
    |stream_in_24_data_V_0_state              |  15|          3|    2|          6|
    |stream_in_24_last_V_0_data_out           |   9|          2|    1|          2|
    |stream_in_24_last_V_0_state              |  15|          3|    2|          6|
    |stream_in_24_user_V_0_data_out           |   9|          2|    1|          2|
    |stream_in_24_user_V_0_state              |  15|          3|    2|          6|
    |stream_out_32_TDATA_blk_n                |   9|          2|    1|          2|
    |stream_out_32_data_V_1_data_in           |  41|          8|   32|        256|
    |stream_out_32_data_V_1_data_out          |   9|          2|   32|         64|
    |stream_out_32_data_V_1_state             |  15|          3|    2|          6|
    |stream_out_32_last_V_1_data_in           |  33|          6|    1|          6|
    |stream_out_32_last_V_1_data_out          |   9|          2|    1|          2|
    |stream_out_32_last_V_1_state             |  15|          3|    2|          6|
    |stream_out_32_user_V_1_data_in           |  41|          8|    1|          8|
    |stream_out_32_user_V_1_data_out          |   9|          2|    1|          2|
    |stream_out_32_user_V_1_state             |  15|          3|    2|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 923|        190|  946|       2544|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                       |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                        |   0|   0|    1|          1|
    |alpha_V_read_reg_1069                    |   8|   0|    8|          0|
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0467_2_reg_215    |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_260    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_reg_226      |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter1_user_1_2_reg_292    |   1|   0|    1|          0|
    |ap_phi_reg_pp4_iter0_p_067_2_1_reg_470   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_067_2_reg_426     |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_071_2_1_reg_459   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_071_2_reg_415     |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_087_2_1_reg_481   |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_087_2_reg_437     |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter1_p_067_2_2_reg_513   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter1_p_071_2_2_reg_503   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter1_p_087_2_2_reg_523   |  96|   0|   96|          0|
    |delayed_last_1_reg_179                   |   1|   0|    1|          0|
    |delayed_last_1_reg_179_pp2_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_2_reg_343                   |   1|   0|    1|          0|
    |delayed_last_2_reg_343_pp4_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_3_reg_167                   |   1|   0|    1|          0|
    |delayed_last_3_reg_167_pp2_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_reg_355                     |   1|   0|    1|          0|
    |delayed_last_reg_355_pp4_iter1_reg       |   1|   0|    1|          0|
    |last_2_1_reg_448                         |   1|   0|    1|          0|
    |last_2_2_reg_492                         |   1|   0|    1|          0|
    |last_2_reg_404                           |   1|   0|    1|          0|
    |last_6_1_reg_238                         |   1|   0|    1|          0|
    |last_6_2_reg_271                         |   1|   0|    1|          0|
    |last_6_reg_204                           |   1|   0|    1|          0|
    |mode_0_data_reg                          |  32|   0|   32|          0|
    |mode_0_vld_reg                           |   0|   0|    1|          1|
    |p_0467_2_3_reg_302                       |  32|   0|   32|          0|
    |p_0467_s_reg_192                         |  32|   0|   32|          0|
    |p_067_2_3_reg_545                        |   4|   0|    4|          0|
    |p_067_s_reg_380                          |   4|   0|    4|          0|
    |p_071_2_3_reg_533                        |   4|   0|    4|          0|
    |p_071_s_reg_368                          |   4|   0|    4|          0|
    |p_087_2_3_reg_557                        |  96|   0|   96|          0|
    |p_087_s_reg_392                          |  96|   0|   96|          0|
    |p_Result_29_1_reg_1213                   |  32|   0|   32|          0|
    |p_Result_29_2_reg_1228                   |  32|   0|   32|          0|
    |stream_in_24_data_V_0_payload_A          |  24|   0|   24|          0|
    |stream_in_24_data_V_0_payload_B          |  24|   0|   24|          0|
    |stream_in_24_data_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_data_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_data_V_0_state              |   2|   0|    2|          0|
    |stream_in_24_last_V_0_payload_A          |   1|   0|    1|          0|
    |stream_in_24_last_V_0_payload_B          |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_last_V_0_state              |   2|   0|    2|          0|
    |stream_in_24_user_V_0_payload_A          |   1|   0|    1|          0|
    |stream_in_24_user_V_0_payload_B          |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_user_V_0_state              |   2|   0|    2|          0|
    |stream_out_32_data_V_1_payload_A         |  32|   0|   32|          0|
    |stream_out_32_data_V_1_payload_B         |  32|   0|   32|          0|
    |stream_out_32_data_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_data_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_data_V_1_state             |   2|   0|    2|          0|
    |stream_out_32_last_V_1_payload_A         |   1|   0|    1|          0|
    |stream_out_32_last_V_1_payload_B         |   1|   0|    1|          0|
    |stream_out_32_last_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_last_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_last_V_1_state             |   2|   0|    2|          0|
    |stream_out_32_user_V_1_payload_A         |   1|   0|    1|          0|
    |stream_out_32_user_V_1_payload_B         |   1|   0|    1|          0|
    |stream_out_32_user_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_user_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_user_V_1_state             |   2|   0|    2|          0|
    |tmp_28_reg_1218                          |   1|   0|    1|          0|
    |tmp_29_reg_1223                          |   1|   0|    1|          0|
    |tmp_30_reg_1233                          |   1|   0|    1|          0|
    |tmp_31_reg_1238                          |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 986|   0|  988|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|control                 |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |  stream_in_24_data_V |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_32_TDATA     | out |   32|     axis     | stream_out_32_data_V |    pointer   |
|stream_out_32_TVALID    | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TREADY    |  in |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TLAST     | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TUSER     | out |    1|     axis     | stream_out_32_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

