#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  7 17:16:34 2022
# Process ID: 6160
# Current directory: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16072 X:\EC551\Labs\Lab1\Final Copy\EC551_Labs\Lab2\Keyboard Demo\Keyboard_Demo\Keyboard_Demo.xpr
# Log file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/vivado.log
# Journal file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/WorkBORI/keyboard/Nexys-A7/hw/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/WorkBORI/keyboard/Nexys-A7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1103.629 ; gain = 219.727
update_compile_order -fileset sources_1
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new
file mkdir {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new}
close [ open {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new/t_top.v} w ]
add_files -fileset sim_1 {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new/t_top.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sources_1/imports/hdl/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
WARNING: [VRFC 10-965] invalid size of integer constant literal [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sources_1/imports/hdl/PS2Receiver.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sources_1/imports/hdl/Seg_7_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sources_1/imports/hdl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sources_1/imports/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
"xelab -wto 838206b33b7c4e8a89c3aba8b907a375 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 838206b33b7c4e8a89c3aba8b907a375 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.seg7decimal
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source X:/EC551/Labs/Lab1/Final -notrace
couldn't read file "X:/EC551/Labs/Lab1/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  7 17:28:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1103.629 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
"xelab -wto 838206b33b7c4e8a89c3aba8b907a375 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 838206b33b7c4e8a89c3aba8b907a375 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.seg7decimal
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source X:/EC551/Labs/Lab1/Final -notrace
couldn't read file "X:/EC551/Labs/Lab1/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  7 17:30:34 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/Lab2/Keyboard Demo/Keyboard_Demo/Keyboard_Demo.srcs/sim_1/new/t_top.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 19:05:38 2022...
