CORE
../../verilog/SVA/sequence_repetition1.sv
--buechi --bdd
^\[.*\] main\.half_x == 0 \[\*2\]: PROVED$
^\[.*\] main\.half_x == 0 \[->2\]: FAILURE: property not supported by BDD engine$
^\[.*\] main\.half_x == 0 \[=2\]: FAILURE: property not supported by BDD engine$
^\[.*\] main\.x == 0 \[\*2\]: REFUTED$
^\[.*\] main\.x == 0 \[->2\]: FAILURE: property not supported by BDD engine$
^\[.*\] main\.x == 0 \[=2\]: FAILURE: property not supported by BDD engine$
^EXIT=10$
^SIGNAL=0$
--
--
