{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "CRYPTO"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP"
    ]
  },
  "Instructions": {
    "pclmulqdq xmm0, xmm1, 00000b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x44"
      ],
      "ExpectedArm64ASM": [
        "pmull v16.1q, v16.1d, v17.1d"
      ]
    },
    "pclmulqdq xmm0, xmm1, 00001b": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "0x66 0x0f 0x3a 0x44"
      ],
      "ExpectedArm64ASM": [
        "dup v0.2d, v16.d[1]",
        "pmull v16.1q, v0.1d, v17.1d"
      ]
    },
    "pclmulqdq xmm0, xmm1, 10000b": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "0x66 0x0f 0x3a 0x44"
      ],
      "ExpectedArm64ASM": [
        "dup v0.2d, v17.d[1]",
        "pmull v16.1q, v0.1d, v16.1d"
      ]
    },
    "pclmulqdq xmm0, xmm1, 10001b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x44"
      ],
      "ExpectedArm64ASM": [
        "pmull2 v16.1q, v16.2d, v17.2d"
      ]
    },
    "aeskeygenassist xmm0, xmm1, 0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x3a 0xdf"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #2544]",
        "movi v3.2d, #0x0",
        "mov v16.16b, v17.16b",
        "unimplemented (Unimplemented)",
        "tbl v16.16b, {v16.16b}, v2.16b"
      ]
    },
    "aeskeygenassist xmm0, xmm1, 0xFF": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "0x66 0x0f 0x3a 0xdf"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #2544]",
        "movi v3.2d, #0x0",
        "mov v16.16b, v17.16b",
        "unimplemented (Unimplemented)",
        "tbl v16.16b, {v16.16b}, v2.16b",
        "mov x0, #0xff00000000",
        "dup v1.2d, x0",
        "eor v16.16b, v16.16b, v1.16b"
      ]
    },
    "sha1rnds4 xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 51,
      "Comment": [
        "0x66 0x0f 0x3a 0xcc"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0x7999",
        "movk w20, #0x5a82, lsl #16",
        "mov w21, v17.s[3]",
        "mov w22, v16.s[3]",
        "mov w23, v16.s[2]",
        "mov w24, v16.s[1]",
        "mov w25, v16.s[0]",
        "and w30, w23, w24",
        "bic w18, w25, w23",
        "eor w30, w30, w18",
        "ror w18, w22, #27",
        "add w30, w30, w18",
        "add w21, w30, w21",
        "add w21, w21, w20",
        "ror w23, w23, #2",
        "mov w30, v17.s[2]",
        "add w25, w30, w25",
        "and w30, w22, w23",
        "bic w18, w24, w22",
        "eor w30, w30, w18",
        "ror w18, w21, #27",
        "add w30, w30, w18",
        "add w25, w30, w25",
        "add w25, w25, w20",
        "ror w22, w22, #2",
        "mov w30, v17.s[1]",
        "add w24, w30, w24",
        "and w30, w21, w22",
        "bic w18, w23, w21",
        "eor w30, w30, w18",
        "ror w18, w25, #27",
        "add w30, w30, w18",
        "add w24, w30, w24",
        "add w24, w24, w20",
        "ror w21, w21, #2",
        "mov w30, v17.s[0]",
        "add w23, w30, w23",
        "and w30, w25, w21",
        "bic w22, w22, w25",
        "eor w22, w30, w22",
        "ror w30, w24, #27",
        "add w22, w22, w30",
        "add w22, w22, w23",
        "add w20, w22, w20",
        "ror w22, w25, #2",
        "mov v2.16b, v16.16b",
        "mov v2.s[3], w20",
        "mov v2.s[2], w24",
        "mov v2.s[1], w22",
        "mov v16.16b, v2.16b",
        "mov v16.s[0], w21"
      ]
    },
    "sha1rnds4 xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 47,
      "Comment": [
        "0x66 0x0f 0x3a 0xcc"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0xeba1",
        "movk w20, #0x6ed9, lsl #16",
        "mov w21, v17.s[3]",
        "mov w22, v16.s[3]",
        "mov w23, v16.s[2]",
        "mov w24, v16.s[1]",
        "mov w25, v16.s[0]",
        "eor w30, w23, w24",
        "eor w30, w30, w25",
        "ror w18, w22, #27",
        "add w30, w30, w18",
        "add w21, w30, w21",
        "add w21, w21, w20",
        "ror w23, w23, #2",
        "mov w30, v17.s[2]",
        "add w25, w30, w25",
        "eor w30, w22, w23",
        "eor w30, w30, w24",
        "ror w18, w21, #27",
        "add w30, w30, w18",
        "add w25, w30, w25",
        "add w25, w25, w20",
        "ror w22, w22, #2",
        "mov w30, v17.s[1]",
        "add w24, w30, w24",
        "eor w30, w21, w22",
        "eor w30, w30, w23",
        "ror w18, w25, #27",
        "add w30, w30, w18",
        "add w24, w30, w24",
        "add w24, w24, w20",
        "ror w21, w21, #2",
        "mov w30, v17.s[0]",
        "add w23, w30, w23",
        "eor w30, w25, w21",
        "eor w22, w30, w22",
        "ror w30, w24, #27",
        "add w22, w22, w30",
        "add w22, w22, w23",
        "add w20, w22, w20",
        "ror w22, w25, #2",
        "mov v2.16b, v16.16b",
        "mov v2.s[3], w20",
        "mov v2.s[2], w24",
        "mov v2.s[1], w22",
        "mov v16.16b, v2.16b",
        "mov v16.s[0], w21"
      ]
    },
    "sha1rnds4 xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 55,
      "Comment": [
        "0x66 0x0f 0x3a 0xcc"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0xbcdc",
        "movk w20, #0x8f1b, lsl #16",
        "mov w21, v17.s[3]",
        "mov w22, v16.s[3]",
        "mov w23, v16.s[2]",
        "mov w24, v16.s[1]",
        "mov w25, v16.s[0]",
        "and w30, w24, w25",
        "orr w18, w24, w25",
        "and w18, w23, w18",
        "orr w30, w18, w30",
        "ror w18, w22, #27",
        "add w30, w30, w18",
        "add w21, w30, w21",
        "add w21, w21, w20",
        "ror w23, w23, #2",
        "mov w30, v17.s[2]",
        "add w25, w30, w25",
        "and w30, w23, w24",
        "orr w18, w23, w24",
        "and w18, w22, w18",
        "orr w30, w18, w30",
        "ror w18, w21, #27",
        "add w30, w30, w18",
        "add w25, w30, w25",
        "add w25, w25, w20",
        "ror w22, w22, #2",
        "mov w30, v17.s[1]",
        "add w24, w30, w24",
        "and w30, w22, w23",
        "orr w18, w22, w23",
        "and w18, w21, w18",
        "orr w30, w18, w30",
        "ror w18, w25, #27",
        "add w30, w30, w18",
        "add w24, w30, w24",
        "add w24, w24, w20",
        "ror w21, w21, #2",
        "mov w30, v17.s[0]",
        "add w23, w30, w23",
        "and w30, w21, w22",
        "orr w22, w21, w22",
        "and w22, w25, w22",
        "orr w22, w22, w30",
        "ror w30, w24, #27",
        "add w22, w22, w30",
        "add w22, w22, w23",
        "add w20, w22, w20",
        "ror w22, w25, #2",
        "mov v2.16b, v16.16b",
        "mov v2.s[3], w20",
        "mov v2.s[2], w24",
        "mov v2.s[1], w22",
        "mov v16.16b, v2.16b",
        "mov v16.s[0], w21"
      ]
    },
    "sha1rnds4 xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 47,
      "Comment": [
        "0x66 0x0f 0x3a 0xcc"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0xc1d6",
        "movk w20, #0xca62, lsl #16",
        "mov w21, v17.s[3]",
        "mov w22, v16.s[3]",
        "mov w23, v16.s[2]",
        "mov w24, v16.s[1]",
        "mov w25, v16.s[0]",
        "eor w30, w23, w24",
        "eor w30, w30, w25",
        "ror w18, w22, #27",
        "add w30, w30, w18",
        "add w21, w30, w21",
        "add w21, w21, w20",
        "ror w23, w23, #2",
        "mov w30, v17.s[2]",
        "add w25, w30, w25",
        "eor w30, w22, w23",
        "eor w30, w30, w24",
        "ror w18, w21, #27",
        "add w30, w30, w18",
        "add w25, w30, w25",
        "add w25, w25, w20",
        "ror w22, w22, #2",
        "mov w30, v17.s[1]",
        "add w24, w30, w24",
        "eor w30, w21, w22",
        "eor w30, w30, w23",
        "ror w18, w25, #27",
        "add w30, w30, w18",
        "add w24, w30, w24",
        "add w24, w24, w20",
        "ror w21, w21, #2",
        "mov w30, v17.s[0]",
        "add w23, w30, w23",
        "eor w30, w25, w21",
        "eor w22, w30, w22",
        "ror w30, w24, #27",
        "add w22, w22, w30",
        "add w22, w22, w23",
        "add w20, w22, w20",
        "ror w22, w25, #2",
        "mov v2.16b, v16.16b",
        "mov v2.s[3], w20",
        "mov v2.s[2], w24",
        "mov v2.s[1], w22",
        "mov v16.16b, v2.16b",
        "mov v16.s[0], w21"
      ]
    }
  }
}
