- 10 (spi): SPI 1 implicitly created.
- No suitable triggering block found. Creating implicit timer.
- 12 (timer): TIM3 implicitly created at 100000.000000 Hz.
- 13 (tasktrigger): Task trigger sample time for tasktrigger (13) propagated to: 0.000010.
- 02 (clock): Flash latency: 4.
- 05 (extmode): Configuring external mode over JTAG.
- 05 (extmode): Allocating 2024 bytes for external mode buffer.

Block coding complete.

Blocks in model: {
  ["pinmap"] = {
    [1] = {
    },
  },
  [""] = {
    [1] = {
    },
  },
  ["spi_master"] = {
    [1] = {
      ["spi"] = 1.0,
      ["spi_obj"] = {
        ["config"] = {
          ["misopin"] = 4.0,
          ["sckgpio_af"] = 5,
          ["prescaler"] = 8.0,
          ["mosipin"] = 5.0,
          ["misogpio_af"] = 5,
          ["phase"] = "false",
          ["mosiport"] = "B",
          ["mosigpio_af"] = 5,
          ["baudrate"] = 20000000.0,
          ["isMaster"] = "true",
          ["dataWidth"] = 8.0,
          ["sckpin"] = 3.0,
          ["misoport"] = "B",
          ["sckport"] = "B",
          ["polarity"] = "true",
        },
        ["spi"] = 1,
      },
      ["spi_instance"] = 0,
    },
  },
  ["extmode"] = {
    [1] = {
      ["extMode"] = "jtag",
    },
  },
  ["tasktrigger"] = {
    [1] = {
      ["ts"] = 1e-05,
      ["trig_base_task_exp"] = "{modtrig = {bid = 12}}",
    },
  },
  ["syscfg"] = {
    [1] = {
    },
  },
  ["timer"] = {
    [1] = {
      ["prescale"] = 1,
      ["modtrig"] = {
        [1] = <cyclic reference>,
      },
      ["freqTol"] = 1,
      ["frequency"] = 100000.0,
      ["unit"] = 3,
      ["period"] = 1600,
    },
  },
  ["dout"] = {
    [1] = {
      ["port"] = "A",
      ["outputType"] = "PUSHPULL",
      ["pins"] = {
        [0] = 5.0,
      },
    },
    [2] = {
      ["port"] = "A",
      ["outputType"] = "PUSHPULL",
      ["pins"] = {
        [1] = 15.0,
      },
    },
  },
  ["din"] = {
    [1] = {
      ["inputType"] = "NO",
      ["port"] = "C",
      ["pins"] = {
        [0] = 13.0,
      },
    },
  },
  ["spi"] = {
    [1] = <cyclic reference>,
  },
  ["analog_fault_line"] = {
    [1] = {
      ["available_dacs_for_target"] = {
        [1] = "DAC 1.1",
        [2] = "DAC 1.2",
        [3] = "DAC 3.1",
        [4] = "DAC 3.2",
        [5] = "DAC 2.1",
        [6] = "DAC 4.1",
        [7] = "DAC 4.2",
      },
      ["available_comps_for_target"] = {
        [1] = "COMP 1",
        [2] = "COMP 2",
        [3] = "COMP 3",
        [4] = "COMP 4",
        [5] = "COMP 5",
        [6] = "COMP 6",
        [7] = "COMP 7",
      },
      ["analog_flt_signals"] = {
      },
    },
  },
  ["clock"] = {
    [1] = {
    },
  },
}


Target settings: "Target: 0000022CB121E0C8"
