INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:10:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 tehb14/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.579ns (31.957%)  route 3.362ns (68.043%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.537     0.537    tehb14/clk
                         FDCE                                         r  tehb14/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb14/data_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.285     0.997    tehb14/data_reg[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.120 r  tehb14/validArray[0]_i_19/O
                         net (fo=5, unplaced)         0.298     1.418    cmpi2/validArray_reg[0]_i_5_1
                         LUT6 (Prop_lut6_I5_O)        0.043     1.461 r  cmpi2/validArray[0]_i_11/O
                         net (fo=1, unplaced)         0.497     1.958    cmpi2/validArray[0]_i_11_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.211 f  cmpi2/validArray_reg[0]_i_5/CO[3]
                         net (fo=15, unplaced)        0.681     2.892    tehb18/dataOutArray[0][0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.935 f  tehb18/Memory_reg_0_3_0_0_i_4/O
                         net (fo=11, unplaced)        0.316     3.251    control_merge5/oehb1/data_reg_reg[0]_3
                         LUT6 (Prop_lut6_I5_O)        0.043     3.294 r  control_merge5/oehb1/Memory_reg_0_3_0_0_i_1__0/O
                         net (fo=34, unplaced)        0.315     3.609    control_merge5/oehb1/data_reg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.652 f  control_merge5/oehb1/pixelG_we0_INST_0_i_1/O
                         net (fo=5, unplaced)         0.298     3.950    fork10/generateBlocks[2].regblock/pixelG_we0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.993 f  fork10/generateBlocks[2].regblock/pixelG_we0_INST_0/O
                         net (fo=52, unplaced)        0.353     4.346    fork8/generateBlocks[1].regblock/counter1_reg[3]_0
                         LUT2 (Prop_lut2_I1_O)        0.051     4.397 r  fork8/generateBlocks[1].regblock/counter[3]_i_2__1/O
                         net (fo=1, unplaced)         0.000     4.397    mem_controller1/counter1_reg[3]_0[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.265     4.662 r  mem_controller1/counter_reg[3]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.007     4.669    mem_controller1/counter_reg[3]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.723 r  mem_controller1/counter_reg[7]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.723    mem_controller1/counter_reg[7]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.777 r  mem_controller1/counter_reg[11]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.777    mem_controller1/counter_reg[11]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.831 r  mem_controller1/counter_reg[15]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.831    mem_controller1/counter_reg[15]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.885 r  mem_controller1/counter_reg[19]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.885    mem_controller1/counter_reg[19]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.939 r  mem_controller1/counter_reg[23]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.939    mem_controller1/counter_reg[23]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.993 r  mem_controller1/counter_reg[27]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.993    mem_controller1/counter_reg[27]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     5.166 r  mem_controller1/counter_reg[31]_i_1__0/O[1]
                         net (fo=2, unplaced)         0.312     5.478    mem_controller1/counter[29]
                         FDCE                                         r  mem_controller1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1361, unset)         0.510     6.510    mem_controller1/clk
                         FDCE                                         r  mem_controller1/counter_reg[29]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_D)       -0.141     6.334    mem_controller1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          6.334    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.856    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2533.613 ; gain = 335.082 ; free physical = 188125 ; free virtual = 249460
