Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 23 15:03:41 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+-----------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+-----------------------+------------------+----------------+
| ~clkgen/Q[0]           |                            |                       |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                            |                       |                1 |              2 |
|  CLK_IBUF_BUFG         |                            |                       |                2 |              3 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0  |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   | u2/temp1[15]_i_1_n_0  |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   |                       |                5 |             12 |
| ~u1/J_MIC3_Pin4_OBUF   |                            |                       |                4 |             12 |
|  CLK_IBUF_BUFG         |                            | J_MIC3_Pin1_OBUF_BUFG |                3 |             12 |
|  buf2/div/clk_final    |                            |                       |                7 |             20 |
|  CLK_IBUF_BUFG         |                            | clkgen/O_20KHz        |                5 |             20 |
|  J_MIC3_Pin1_OBUF_BUFG |                            |                       |               30 |            104 |
+------------------------+----------------------------+-----------------------+------------------+----------------+


