timestamp 1608862899
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
abstract
port "VCCHIB" 12 14746 27 15000 1077 m5
port "VCCD" 11 14746 1397 15000 2287 m5
port "VDDA" 13 14807 2607 15000 3257 m5
port "VSSIO" 18 14746 4787 15000 5677 m5
port "VSWITCH" 20 14746 5997 15000 6647 m5
port "VSSD" 17 14746 7937 15000 8827 m5
port "VSSA" 16 14746 9147 15000 10947 m5
port "VSSIO_Q" 19 14746 11267 15000 12117 m5
port "VDDIO_Q" 15 14746 12437 15000 13287 m5
port "VDDIO" 14 14746 13607 15000 18597 m5
port "P_PAD" 3 1863 20028 13191 33514 m5
port "AMUXBUS_B" 2 0 9273 15000 9869 m4
port "AMUXBUS_A" 1 0 10225 15000 10821 m4
port "DRN_LVC2" 6 7676 0 9851 4580 m3
port "DRN_LVC1" 5 5200 0 7376 4044 m3
port "P_CORE" 8 12409 19151 14940 34447 m3
port "P_CORE" 8 12409 0 14940 19151 m3
port "P_CORE" 8 12371 19083 14940 19113 m3
port "P_CORE" 8 12341 19053 14940 19083 m3
port "P_CORE" 8 12311 19023 14940 19053 m3
port "P_CORE" 8 12281 18993 14940 19023 m3
port "P_CORE" 8 12251 18963 14940 18993 m3
port "P_CORE" 8 12221 18933 14940 18963 m3
port "P_CORE" 8 12191 18903 14940 18933 m3
port "P_CORE" 8 12161 18873 14940 18903 m3
port "P_CORE" 8 12131 18843 14940 18873 m3
port "P_CORE" 8 12101 18813 14940 18843 m3
port "P_CORE" 8 12071 18783 14940 18813 m3
port "P_CORE" 8 12041 18753 14940 18783 m3
port "P_CORE" 8 12011 18723 14940 18753 m3
port "P_CORE" 8 11981 18693 14940 18723 m3
port "P_CORE" 8 11951 18663 14940 18693 m3
port "P_CORE" 8 11921 18633 14940 18663 m3
port "P_CORE" 8 11891 18603 14940 18633 m3
port "P_CORE" 8 11861 18573 14940 18603 m3
port "P_CORE" 8 11831 18543 14940 18573 m3
port "P_CORE" 8 11801 18513 14940 18543 m3
port "P_CORE" 8 11771 18483 14940 18513 m3
port "P_CORE" 8 11741 18453 14940 18483 m3
port "P_CORE" 8 11711 18423 14940 18453 m3
port "P_CORE" 8 11681 18393 14940 18423 m3
port "P_CORE" 8 11680 18422 12409 19151 m3
port "P_CORE" 8 11621 18333 14940 18363 m3
port "P_CORE" 8 11591 18303 14940 18333 m3
port "P_CORE" 8 11561 18273 14940 18303 m3
port "P_CORE" 8 11531 18243 14940 18273 m3
port "P_CORE" 8 11501 18213 14940 18243 m3
port "P_CORE" 8 11471 18183 14940 18213 m3
port "P_CORE" 8 11441 18153 14940 18183 m3
port "P_CORE" 8 11411 18123 14940 18153 m3
port "P_CORE" 8 11381 18093 14940 18123 m3
port "P_CORE" 8 11351 18063 14940 18093 m3
port "P_CORE" 8 11321 18033 14940 18063 m3
port "P_CORE" 8 11291 18003 14940 18033 m3
port "P_CORE" 8 11261 17973 14940 18003 m3
port "P_CORE" 8 11231 17943 14940 17973 m3
port "P_CORE" 8 11201 17913 14940 17943 m3
port "P_CORE" 8 11171 17883 14940 17913 m3
port "P_CORE" 8 11141 17853 14940 17883 m3
port "P_CORE" 8 11111 17823 14940 17853 m3
port "P_CORE" 8 11081 17793 14940 17823 m3
port "P_CORE" 8 11051 17763 14940 17793 m3
port "P_CORE" 8 11021 17733 14940 17763 m3
port "P_CORE" 8 10991 17703 14940 17733 m3
port "P_CORE" 8 10961 17673 14940 17703 m3
port "P_CORE" 8 10933 17675 11662 18404 m3
port "P_CORE" 8 10901 17613 14940 17643 m3
port "P_CORE" 8 10871 17583 14940 17613 m3
port "P_CORE" 8 10841 17553 14940 17583 m3
port "P_CORE" 8 10811 17523 14940 17553 m3
port "P_CORE" 8 10781 17493 14940 17523 m3
port "P_CORE" 8 10751 17463 14940 17493 m3
port "P_CORE" 8 10721 17433 14940 17463 m3
port "P_CORE" 8 10691 17403 14940 17433 m3
port "P_CORE" 8 10661 17373 14940 17403 m3
port "P_CORE" 8 10631 17343 14940 17373 m3
port "P_CORE" 8 10601 17313 14940 17343 m3
port "P_CORE" 8 10571 17283 14940 17313 m3
port "P_CORE" 8 10541 17253 14940 17283 m3
port "P_CORE" 8 10511 17223 14940 17253 m3
port "P_CORE" 8 10481 17193 14940 17223 m3
port "P_CORE" 8 10451 17163 14940 17193 m3
port "P_CORE" 8 10421 17133 14940 17163 m3
port "P_CORE" 8 10391 17103 14940 17133 m3
port "P_CORE" 8 10361 17073 14940 17103 m3
port "P_CORE" 8 10331 17043 14940 17073 m3
port "P_CORE" 8 10301 17013 14940 17043 m3
port "P_CORE" 8 10271 16983 14940 17013 m3
port "P_CORE" 8 10241 16953 14940 16983 m3
port "P_CORE" 8 10220 16962 10933 17675 m3
port "P_CORE" 8 10181 16893 14940 16923 m3
port "P_CORE" 8 10151 16893 10220 16962 m3
port "P_CORE" 8 10151 0 14940 16893 m3
port "SRC_BDY_LVC2" 10 10943 0 14940 732 m2
port "BDY2_B2B" 4 6888 0 8888 65 m2
port "SRC_BDY_LVC1" 9 100 0 4099 297 m2
port "OGC_LVC" 7 5242 0 5540 34 m1
node "VCCHIB" 0 0 14746 27 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCCD" 0 0 14746 1397 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDA" 0 0 14807 2607 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSIO" 0 0 14746 4787 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSWITCH" 0 0 14746 5997 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSD" 0 0 14746 7937 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSA" 0 0 14746 9147 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSIO_Q" 0 0 14746 11267 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDIO_Q" 0 0 14746 12437 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDIO" 0 0 14746 13607 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "P_PAD" 0 0 1863 20028 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_0_27#" 0 0 0 27 obsm5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_0_7#" 0 0 0 7 obsm4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AMUXBUS_B" 0 0 0 9273 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_0_9949#" 0 0 0 9949 obsm4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AMUXBUS_A" 0 0 0 10225 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_0_10901#" 0 0 0 10901 obsm4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DRN_LVC2" 0 0 7676 0 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DRN_LVC1" 0 0 5200 0 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "P_CORE" 0 0 10151 0 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
equiv "P_CORE" "P_CORE"
node "m3_100_0#" 0 0 100 0 obsm3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SRC_BDY_LVC2" 0 0 10943 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "BDY2_B2B" 0 0 6888 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SRC_BDY_LVC1" 0 0 100 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_100_353#" 0 0 100 353 obsm2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OGC_LVC" 0 0 5242 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24_0#" 0 0 24 0 obsm1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_48_204#" 0 0 48 204 obsli 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
