$date
	Tue Oct  4 23:12:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fir_direct $end
$var wire 1 ! clk $end
$var wire 1 " i_rst $end
$var wire 16 # i_x [15:0] $end
$var reg 18 $ o_y [17:0] $end
$var integer 32 % idx [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 %
b0 $
b0 #
0"
0!
$end
#5000
b10 %
1!
#10000
0!
#15000
b10 %
1!
#20000
0!
#25000
b10 %
1!
#30000
0!
#35000
b10 %
1!
#40000
0!
#45000
b10 %
1!
#50000
0!
#55000
b10 %
1!
#60000
0!
#65000
b10 %
1!
#70000
0!
#75000
b10 %
1!
#80000
0!
#85000
b10 %
1!
#90000
0!
#95000
b10 %
1!
#100000
0!
#105000
b10 %
1!
#110000
0!
#115000
b10 %
1!
#120000
0!
#125000
b10 %
1!
#130000
0!
#135000
b10 %
1!
#140000
0!
#145000
b10 %
1!
#150000
0!
#155000
b10 %
1!
#160000
0!
#165000
b10 %
1!
#170000
0!
#175000
b10 %
1!
#180000
0!
#185000
b10 %
1!
#190000
0!
#195000
b10 %
1!
#200000
1"
0!
#205000
b10 %
1!
#210000
0!
#215000
b10 %
1!
#220000
0!
#225000
b10 %
1!
#230000
0!
#235000
b10 %
1!
#240001
