{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621607330658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621607330659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 22:28:50 2021 " "Processing started: Fri May 21 22:28:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621607330659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607330659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER " "Command: quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607330659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621607331337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621607331337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607340775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607340778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUZZER " "Elaborating entity \"BUZZER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621607340844 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 6 BUZZER.sv(47) " "Verilog HDL warning at BUZZER.sv(47): number of words (14) in memory file does not match the number of elements in the address range \[0:6\]" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1621607340846 "|BUZZER"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "BUZZER.sv(124) " "Verilog HDL warning at BUZZER.sv(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 124 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1621607340853 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buzzer BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"buzzer\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340855 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_l_temp BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"rst_l_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340855 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_l_note BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"rst_l_note\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340855 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_temp BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"en_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340856 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_note BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"en_note\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340856 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621607340856 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.data_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.data_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340857 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.waddr_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.waddr_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340857 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.data_a 0 BUZZER.sv(43) " "Net \"led.data_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340857 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.waddr_a 0 BUZZER.sv(43) " "Net \"led.waddr_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340857 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.we_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.we_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340858 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.we_a 0 BUZZER.sv(43) " "Net \"led.we_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621607340858 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] BUZZER.sv(122) " "Inferred latch for \"i\[0\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340858 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] BUZZER.sv(122) " "Inferred latch for \"i\[1\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340858 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] BUZZER.sv(122) " "Inferred latch for \"i\[2\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] BUZZER.sv(122) " "Inferred latch for \"i\[3\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] BUZZER.sv(122) " "Inferred latch for \"i\[4\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] BUZZER.sv(122) " "Inferred latch for \"i\[5\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] BUZZER.sv(122) " "Inferred latch for \"i\[6\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] BUZZER.sv(122) " "Inferred latch for \"i\[7\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] BUZZER.sv(122) " "Inferred latch for \"i\[8\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] BUZZER.sv(122) " "Inferred latch for \"i\[9\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] BUZZER.sv(122) " "Inferred latch for \"i\[10\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340859 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] BUZZER.sv(122) " "Inferred latch for \"i\[11\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] BUZZER.sv(122) " "Inferred latch for \"i\[12\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] BUZZER.sv(122) " "Inferred latch for \"i\[13\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] BUZZER.sv(122) " "Inferred latch for \"i\[14\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] BUZZER.sv(122) " "Inferred latch for \"i\[15\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] BUZZER.sv(122) " "Inferred latch for \"i\[16\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] BUZZER.sv(122) " "Inferred latch for \"i\[17\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] BUZZER.sv(122) " "Inferred latch for \"i\[18\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340860 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] BUZZER.sv(122) " "Inferred latch for \"i\[19\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] BUZZER.sv(122) " "Inferred latch for \"i\[20\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] BUZZER.sv(122) " "Inferred latch for \"i\[21\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] BUZZER.sv(122) " "Inferred latch for \"i\[22\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] BUZZER.sv(122) " "Inferred latch for \"i\[23\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] BUZZER.sv(122) " "Inferred latch for \"i\[24\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] BUZZER.sv(122) " "Inferred latch for \"i\[25\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] BUZZER.sv(122) " "Inferred latch for \"i\[26\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] BUZZER.sv(122) " "Inferred latch for \"i\[27\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] BUZZER.sv(122) " "Inferred latch for \"i\[28\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340861 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] BUZZER.sv(122) " "Inferred latch for \"i\[29\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] BUZZER.sv(122) " "Inferred latch for \"i\[30\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] BUZZER.sv(122) " "Inferred latch for \"i\[31\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_note BUZZER.sv(122) " "Inferred latch for \"en_note\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_temp BUZZER.sv(122) " "Inferred latch for \"en_temp\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_l_note BUZZER.sv(122) " "Inferred latch for \"rst_l_note\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_l_temp BUZZER.sv(122) " "Inferred latch for \"rst_l_temp\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzer BUZZER.sv(122) " "Inferred latch for \"buzzer\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607340862 "|BUZZER"}
{ "Warning" "WSGN_SEARCH_FILE" "count.sv 1 1 " "Using design file count.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNT " "Found entity 1: COUNT" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607340889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621607340889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntSec " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntSec\"" {  } { { "BUZZER.sv" "cntSec" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621607340890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (26)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621607340894 "|BUZZER|COUNT:cntSec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntTemp " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntTemp\"" {  } { { "BUZZER.sv" "cntTemp" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621607340895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (25)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621607340897 "|BUZZER|COUNT:cntTemp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntNote " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntNote\"" {  } { { "BUZZER.sv" "cntNote" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621607340897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (22)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621607340900 "|BUZZER|COUNT:cntNote"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led " "RAM logic \"led\" is uninferred due to inappropriate RAM size" {  } { { "BUZZER.sv" "led" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621607341281 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "note_frecuncy " "RAM logic \"note_frecuncy\" is uninferred due to inappropriate RAM size" {  } { { "BUZZER.sv" "note_frecuncy" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621607341281 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621607341281 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram1_BUZZER_8acabe27.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram1_BUZZER_8acabe27.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1621607341282 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram0_BUZZER_8acabe27.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram0_BUZZER_8acabe27.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1621607341283 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BUZZER.sv" "Div0" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607341329 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621607341329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621607341379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621607341380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621607341380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621607341380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621607341380 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621607341380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607341431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607341431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607341448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607341448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607341494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607341494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607341559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607341559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621607341611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607341611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzer " "Latch buzzer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector0~0 " "Ports D and ENA on the latch are fed by the same signal Selector0~0" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621607341839 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621607341839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzer_737 " "Latch buzzer_737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_l " "Ports D and ENA on the latch are fed by the same signal rst_l" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621607341840 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621607341840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rst_l_note " "Latch rst_l_note has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector0~2 " "Ports D and ENA on the latch are fed by the same signal Selector0~2" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621607341840 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621607341840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rst_l_temp " "Latch rst_l_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_l " "Ports D and ENA on the latch are fed by the same signal rst_l" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621607341840 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621607341840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621607342827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621607343376 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 127 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 132 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 137 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 147 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_11_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_11_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_11_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_12_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_12_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_12_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_13_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_13_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_13_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_18_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_18_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_18_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621607343384 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1621607343384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621607343528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621607343528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "736 " "Implemented 736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621607343604 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621607343604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "728 " "Implemented 728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621607343604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621607343604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621607343621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 22:29:03 2021 " "Processing ended: Fri May 21 22:29:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621607343621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621607343621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621607343621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621607343621 ""}
