static int cs5536_read(struct pci_dev *pdev, int reg, u32 *val)\r\n{\r\nif (unlikely(use_msr)) {\r\nu32 dummy __maybe_unused;\r\nrdmsr(MSR_IDE_CFG + reg, *val, dummy);\r\nreturn 0;\r\n}\r\nreturn pci_read_config_dword(pdev, PCI_IDE_CFG + reg * 4, val);\r\n}\r\nstatic int cs5536_write(struct pci_dev *pdev, int reg, int val)\r\n{\r\nif (unlikely(use_msr)) {\r\nwrmsr(MSR_IDE_CFG + reg, val, 0);\r\nreturn 0;\r\n}\r\nreturn pci_write_config_dword(pdev, PCI_IDE_CFG + reg * 4, val);\r\n}\r\nstatic void cs5536_program_dtc(struct ata_device *adev, u8 tim)\r\n{\r\nstruct pci_dev *pdev = to_pci_dev(adev->link->ap->host->dev);\r\nint dshift = adev->devno ? IDE_D1_SHIFT : IDE_D0_SHIFT;\r\nu32 dtc;\r\ncs5536_read(pdev, DTC, &dtc);\r\ndtc &= ~(IDE_DRV_MASK << dshift);\r\ndtc |= tim << dshift;\r\ncs5536_write(pdev, DTC, dtc);\r\n}\r\nstatic int cs5536_cable_detect(struct ata_port *ap)\r\n{\r\nstruct pci_dev *pdev = to_pci_dev(ap->host->dev);\r\nu32 cfg;\r\ncs5536_read(pdev, CFG, &cfg);\r\nif (cfg & IDE_CFG_CABLE)\r\nreturn ATA_CBL_PATA80;\r\nelse\r\nreturn ATA_CBL_PATA40;\r\n}\r\nstatic void cs5536_set_piomode(struct ata_port *ap, struct ata_device *adev)\r\n{\r\nstatic const u8 drv_timings[5] = {\r\n0x98, 0x55, 0x32, 0x21, 0x20,\r\n};\r\nstatic const u8 addr_timings[5] = {\r\n0x2, 0x1, 0x0, 0x0, 0x0,\r\n};\r\nstatic const u8 cmd_timings[5] = {\r\n0x99, 0x92, 0x90, 0x22, 0x20,\r\n};\r\nstruct pci_dev *pdev = to_pci_dev(ap->host->dev);\r\nstruct ata_device *pair = ata_dev_pair(adev);\r\nint mode = adev->pio_mode - XFER_PIO_0;\r\nint cmdmode = mode;\r\nint cshift = adev->devno ? IDE_CAST_D1_SHIFT : IDE_CAST_D0_SHIFT;\r\nu32 cast;\r\nif (pair)\r\ncmdmode = min(mode, pair->pio_mode - XFER_PIO_0);\r\ncs5536_program_dtc(adev, drv_timings[mode]);\r\ncs5536_read(pdev, CAST, &cast);\r\ncast &= ~(IDE_CAST_DRV_MASK << cshift);\r\ncast |= addr_timings[mode] << cshift;\r\ncast &= ~(IDE_CAST_CMD_MASK << IDE_CAST_CMD_SHIFT);\r\ncast |= cmd_timings[cmdmode] << IDE_CAST_CMD_SHIFT;\r\ncs5536_write(pdev, CAST, cast);\r\n}\r\nstatic void cs5536_set_dmamode(struct ata_port *ap, struct ata_device *adev)\r\n{\r\nstatic const u8 udma_timings[6] = {\r\n0xc2, 0xc1, 0xc0, 0xc4, 0xc5, 0xc6,\r\n};\r\nstatic const u8 mwdma_timings[3] = {\r\n0x67, 0x21, 0x20,\r\n};\r\nstruct pci_dev *pdev = to_pci_dev(ap->host->dev);\r\nu32 etc;\r\nint mode = adev->dma_mode;\r\nint dshift = adev->devno ? IDE_D1_SHIFT : IDE_D0_SHIFT;\r\ncs5536_read(pdev, ETC, &etc);\r\nif (mode >= XFER_UDMA_0) {\r\netc &= ~(IDE_DRV_MASK << dshift);\r\netc |= udma_timings[mode - XFER_UDMA_0] << dshift;\r\n} else {\r\netc &= ~(IDE_ETC_UDMA_MASK << dshift);\r\ncs5536_program_dtc(adev, mwdma_timings[mode - XFER_MW_DMA_0]);\r\n}\r\ncs5536_write(pdev, ETC, etc);\r\n}\r\nstatic int cs5536_init_one(struct pci_dev *dev, const struct pci_device_id *id)\r\n{\r\nstatic const struct ata_port_info info = {\r\n.flags = ATA_FLAG_SLAVE_POSS,\r\n.pio_mask = ATA_PIO4,\r\n.mwdma_mask = ATA_MWDMA2,\r\n.udma_mask = ATA_UDMA5,\r\n.port_ops = &cs5536_port_ops,\r\n};\r\nconst struct ata_port_info *ppi[] = { &info, &ata_dummy_port_info };\r\nu32 cfg;\r\nif (use_msr)\r\nprintk(KERN_ERR DRV_NAME ": Using MSR regs instead of PCI\n");\r\ncs5536_read(dev, CFG, &cfg);\r\nif ((cfg & IDE_CFG_CHANEN) == 0) {\r\nprintk(KERN_ERR DRV_NAME ": disabled by BIOS\n");\r\nreturn -ENODEV;\r\n}\r\nreturn ata_pci_bmdma_init_one(dev, ppi, &cs5536_sht, NULL, 0);\r\n}
