Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/sam-admin/fgh/basic hps/ip/qsys_top/qsys_top_pio_1.ip" --block-symbol-file --output-directory="/home/sam-admin/fgh/basic hps/ip/qsys_top/qsys_top_pio_1" --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/sam-admin/fgh/basic hps/ip/qsys_top/qsys_top_pio_1.ip" --synthesis=VERILOG --output-directory="/home/sam-admin/fgh/basic hps/ip/qsys_top/qsys_top_pio_1" --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_pio_1: "Transforming system: qsys_top_pio_1"
Info: qsys_top_pio_1: "Naming system components in system: qsys_top_pio_1"
Info: qsys_top_pio_1: "Processing generation queue"
Info: qsys_top_pio_1: "Generating: qsys_top_pio_1"
Info: qsys_top_pio_1: "Generating: qsys_top_pio_1_altera_avalon_pio_1923_wzj3fvy"
Info: pio_1: Starting RTL generation for module 'qsys_top_pio_1_altera_avalon_pio_1923_wzj3fvy'
Info: pio_1:   Generation command is [exec /home/sam-admin/intelFPGA_pro/23.4/quartus/linux64//perl/bin/perl -I /home/sam-admin/intelFPGA_pro/23.4/quartus/linux64//perl/lib -I /home/sam-admin/intelFPGA_pro/23.4/quartus/sopc_builder/bin/europa -I /home/sam-admin/intelFPGA_pro/23.4/quartus/sopc_builder/bin/perl_lib -I /home/sam-admin/intelFPGA_pro/23.4/quartus/sopc_builder/bin -I /home/sam-admin/intelFPGA_pro/23.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/sam-admin/intelFPGA_pro/23.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/sam-admin/intelFPGA_pro/23.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_top_pio_1_altera_avalon_pio_1923_wzj3fvy --dir=/tmp/alt9733_15866433853305593025.dir/0002_pio_1_gen/ --quartus_dir=/home/sam-admin/intelFPGA_pro/23.4/quartus --verilog --config=/tmp/alt9733_15866433853305593025.dir/0002_pio_1_gen//qsys_top_pio_1_altera_avalon_pio_1923_wzj3fvy_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'qsys_top_pio_1_altera_avalon_pio_1923_wzj3fvy'
Info: qsys_top_pio_1: Done "qsys_top_pio_1" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
