{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636672172364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636672172365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 17:09:32 2021 " "Processing started: Thu Nov 11 17:09:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636672172365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672172365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dut -c dut " "Command: quartus_map --read_settings_files=on --write_settings_files=off dut -c dut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672172365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636672172673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636672172673 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" booth_8x8_radix_4_exact.sv(48) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(48) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "two booth_8x8_radix_4_exact.sv(49) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(49): identifier \"two\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "zero booth_8x8_radix_4_exact.sv(49) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(49): identifier \"zero\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "xs booth_8x8_radix_4_exact.sv(49) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(49): identifier \"xs\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"1\";  expecting an identifier booth_8x8_radix_4_exact.sv(49) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(49) near text: \"1\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pp booth_8x8_radix_4_exact.sv(49) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(49): identifier \"pp\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" booth_8x8_radix_4_exact.sv(49) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(49) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "two booth_8x8_radix_4_exact.sv(51) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(51): identifier \"two\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "zero booth_8x8_radix_4_exact.sv(51) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(51): identifier \"zero\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "xs booth_8x8_radix_4_exact.sv(51) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(51): identifier \"xs\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pp booth_8x8_radix_4_exact.sv(51) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(51): identifier \"pp\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" booth_8x8_radix_4_exact.sv(51) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(51) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" booth_8x8_radix_4_exact.sv(54) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(54) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" booth_8x8_radix_4_exact.sv(57) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(57) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "zero booth_8x8_radix_4_exact.sv(58) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(58): identifier \"zero\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "xs booth_8x8_radix_4_exact.sv(58) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(58): identifier \"xs\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pp booth_8x8_radix_4_exact.sv(58) " "Verilog HDL Declaration error at booth_8x8_radix_4_exact.sv(58): identifier \"pp\" is already declared in the present scope" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" booth_8x8_radix_4_exact.sv(58) " "Verilog HDL syntax error at booth_8x8_radix_4_exact.sv(58) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636672178455 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "booth_8x8_radix_4_exact booth_8x8_radix_4_exact.sv(1) " "Ignored design unit \"booth_8x8_radix_4_exact\" at booth_8x8_radix_4_exact.sv(1) due to previous errors" {  } { { "booth_8x8_radix_4_exact.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/booth_8x8_radix_4_exact.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1636672178456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_8x8_radix_4_exact.sv 0 0 " "Found 0 design units, including 0 entities, in source file booth_8x8_radix_4_exact.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672178456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/fa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636672178458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672178458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.sv 1 1 " "Found 1 design units, including 1 entities, in source file ha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "ha.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-provided/ha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636672178459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672178459 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636672178504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 11 17:09:38 2021 " "Processing ended: Thu Nov 11 17:09:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636672178504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636672178504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636672178504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636672178504 ""}
