|vv
CLOCK_50 => CLOCK_50.IN4
CLOCK_27 => CLOCK_27.IN1
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_VS => TD_VS.IN1
TD_RESET <= Video_In:vin.TD_RESET
I2C_SCLK <= avconf:avc.I2C_SCLK
I2C_SDAT <> avconf:avc.I2C_SDAT


|vv|VGA_PLL:pll
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|vv|VGA_PLL:pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vv|Video_In:vin
CLOCK_50 => CLOCK_50.IN5
CLOCK_27 => CLOCK_27.IN2
reset => reset.IN6
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
waitrequest => waitrequest.IN1
TD_RESET <= <VCC>
x[0] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[1] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[2] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[3] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[4] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[5] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[6] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[7] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
x[8] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[0] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[1] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[2] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[3] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[4] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[5] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[6] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
y[7] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.address
red[0] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
red[1] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
red[2] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
red[3] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
red[4] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[0] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[1] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[2] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[3] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[4] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
green[5] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
blue[0] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
blue[1] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
blue[2] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
blue[3] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
blue[4] <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.writedata
pixel_en <= Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer.write


|vv|Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder
clk => active_odd_line[1].CLK
clk => active_odd_line[2].CLK
clk => active_odd_line[3].CLK
clk => active_odd_line[4].CLK
clk => active_odd_line[5].CLK
clk => active_odd_line[6].CLK
clk => active_even_line[1].CLK
clk => active_even_line[2].CLK
clk => active_even_line[3].CLK
clk => active_even_line[4].CLK
clk => active_even_line[5].CLK
clk => active_even_line[6].CLK
clk => possible_active_video_code.CLK
clk => video_shift_reg[1][0].CLK
clk => video_shift_reg[1][1].CLK
clk => video_shift_reg[1][2].CLK
clk => video_shift_reg[1][3].CLK
clk => video_shift_reg[1][4].CLK
clk => video_shift_reg[1][5].CLK
clk => video_shift_reg[1][6].CLK
clk => video_shift_reg[1][7].CLK
clk => video_shift_reg[2][0].CLK
clk => video_shift_reg[2][1].CLK
clk => video_shift_reg[2][2].CLK
clk => video_shift_reg[2][3].CLK
clk => video_shift_reg[2][4].CLK
clk => video_shift_reg[2][5].CLK
clk => video_shift_reg[2][6].CLK
clk => video_shift_reg[2][7].CLK
clk => video_shift_reg[3][0].CLK
clk => video_shift_reg[3][1].CLK
clk => video_shift_reg[3][2].CLK
clk => video_shift_reg[3][3].CLK
clk => video_shift_reg[3][4].CLK
clk => video_shift_reg[3][5].CLK
clk => video_shift_reg[3][6].CLK
clk => video_shift_reg[3][7].CLK
clk => video_shift_reg[4][0].CLK
clk => video_shift_reg[4][1].CLK
clk => video_shift_reg[4][2].CLK
clk => video_shift_reg[4][3].CLK
clk => video_shift_reg[4][4].CLK
clk => video_shift_reg[4][5].CLK
clk => video_shift_reg[4][6].CLK
clk => video_shift_reg[4][7].CLK
clk => video_shift_reg[5][0].CLK
clk => video_shift_reg[5][1].CLK
clk => video_shift_reg[5][2].CLK
clk => video_shift_reg[5][3].CLK
clk => video_shift_reg[5][4].CLK
clk => video_shift_reg[5][5].CLK
clk => video_shift_reg[5][6].CLK
clk => video_shift_reg[5][7].CLK
clk => valid_pixel~reg0.CLK
clk => pixel_info[0]~reg0.CLK
clk => pixel_info[1]~reg0.CLK
clk => CrCb[0]~reg0.CLK
clk => CrCb[1]~reg0.CLK
clk => CrCb[2]~reg0.CLK
clk => CrCb[3]~reg0.CLK
clk => CrCb[4]~reg0.CLK
clk => CrCb[5]~reg0.CLK
clk => CrCb[6]~reg0.CLK
clk => CrCb[7]~reg0.CLK
clk => Y[0]~reg0.CLK
clk => Y[1]~reg0.CLK
clk => Y[2]~reg0.CLK
clk => Y[3]~reg0.CLK
clk => Y[4]~reg0.CLK
clk => Y[5]~reg0.CLK
clk => Y[6]~reg0.CLK
clk => Y[7]~reg0.CLK
clk => io_register[0].CLK
clk => io_register[1].CLK
clk => io_register[2].CLK
clk => io_register[3].CLK
clk => io_register[4].CLK
clk => io_register[5].CLK
clk => io_register[6].CLK
clk => io_register[7].CLK
reset => active_even_line.OUTPUTSELECT
reset => active_even_line.OUTPUTSELECT
reset => active_even_line.OUTPUTSELECT
reset => active_even_line.OUTPUTSELECT
reset => active_even_line.OUTPUTSELECT
reset => active_even_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
reset => active_odd_line.OUTPUTSELECT
TD_DATA[0] => io_register[0].DATAIN
TD_DATA[1] => io_register[1].DATAIN
TD_DATA[2] => io_register[2].DATAIN
TD_DATA[3] => io_register[3].DATAIN
TD_DATA[4] => io_register[4].DATAIN
TD_DATA[5] => io_register[5].DATAIN
TD_DATA[6] => io_register[6].DATAIN
TD_DATA[7] => io_register[7].DATAIN
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[0] <= CrCb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[1] <= CrCb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[2] <= CrCb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[3] <= CrCb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[4] <= CrCb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[5] <= CrCb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[6] <= CrCb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrCb[7] <= CrCb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info[0] <= pixel_info[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info[1] <= pixel_info[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_pixel <= valid_pixel~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer
system_clk => system_clk.IN1
video_in_clk => video_in_clk.IN1
reset => ~NO_FANOUT~
Y_in[0] => data_to_fifo[0].IN1
Y_in[1] => data_to_fifo[1].IN1
Y_in[2] => data_to_fifo[2].IN1
Y_in[3] => data_to_fifo[3].IN1
Y_in[4] => data_to_fifo[4].IN1
Y_in[5] => data_to_fifo[5].IN1
Y_in[6] => data_to_fifo[6].IN1
Y_in[7] => data_to_fifo[7].IN1
CrCb_in[0] => data_to_fifo[8].IN1
CrCb_in[1] => data_to_fifo[9].IN1
CrCb_in[2] => data_to_fifo[10].IN1
CrCb_in[3] => data_to_fifo[11].IN1
CrCb_in[4] => data_to_fifo[12].IN1
CrCb_in[5] => data_to_fifo[13].IN1
CrCb_in[6] => data_to_fifo[14].IN1
CrCb_in[7] => data_to_fifo[15].IN1
pixel_info_in[0] => data_to_fifo[16].IN1
pixel_info_in[1] => data_to_fifo[17].IN1
valid_pixel => valid_pixel.IN1
read_buffer => read_buffer.IN1
buffer_has_data <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[0] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[1] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[2] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[3] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[4] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[5] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[6] <= Dual_Clock_FIFO:Video_In_Buffer.q
Y_out[7] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[0] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[1] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[2] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[3] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[4] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[5] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[6] <= Dual_Clock_FIFO:Video_In_Buffer.q
CrCb_out[7] <= Dual_Clock_FIFO:Video_In_Buffer.q
pixel_info_out[0] <= Dual_Clock_FIFO:Video_In_Buffer.q
pixel_info_out[1] <= Dual_Clock_FIFO:Video_In_Buffer.q


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component
data[0] => dcfifo_fje1:auto_generated.data[0]
data[1] => dcfifo_fje1:auto_generated.data[1]
data[2] => dcfifo_fje1:auto_generated.data[2]
data[3] => dcfifo_fje1:auto_generated.data[3]
data[4] => dcfifo_fje1:auto_generated.data[4]
data[5] => dcfifo_fje1:auto_generated.data[5]
data[6] => dcfifo_fje1:auto_generated.data[6]
data[7] => dcfifo_fje1:auto_generated.data[7]
data[8] => dcfifo_fje1:auto_generated.data[8]
data[9] => dcfifo_fje1:auto_generated.data[9]
data[10] => dcfifo_fje1:auto_generated.data[10]
data[11] => dcfifo_fje1:auto_generated.data[11]
data[12] => dcfifo_fje1:auto_generated.data[12]
data[13] => dcfifo_fje1:auto_generated.data[13]
data[14] => dcfifo_fje1:auto_generated.data[14]
data[15] => dcfifo_fje1:auto_generated.data[15]
data[16] => dcfifo_fje1:auto_generated.data[16]
data[17] => dcfifo_fje1:auto_generated.data[17]
q[0] <= dcfifo_fje1:auto_generated.q[0]
q[1] <= dcfifo_fje1:auto_generated.q[1]
q[2] <= dcfifo_fje1:auto_generated.q[2]
q[3] <= dcfifo_fje1:auto_generated.q[3]
q[4] <= dcfifo_fje1:auto_generated.q[4]
q[5] <= dcfifo_fje1:auto_generated.q[5]
q[6] <= dcfifo_fje1:auto_generated.q[6]
q[7] <= dcfifo_fje1:auto_generated.q[7]
q[8] <= dcfifo_fje1:auto_generated.q[8]
q[9] <= dcfifo_fje1:auto_generated.q[9]
q[10] <= dcfifo_fje1:auto_generated.q[10]
q[11] <= dcfifo_fje1:auto_generated.q[11]
q[12] <= dcfifo_fje1:auto_generated.q[12]
q[13] <= dcfifo_fje1:auto_generated.q[13]
q[14] <= dcfifo_fje1:auto_generated.q[14]
q[15] <= dcfifo_fje1:auto_generated.q[15]
q[16] <= dcfifo_fje1:auto_generated.q[16]
q[17] <= dcfifo_fje1:auto_generated.q[17]
rdclk => dcfifo_fje1:auto_generated.rdclk
rdreq => dcfifo_fje1:auto_generated.rdreq
wrclk => dcfifo_fje1:auto_generated.wrclk
wrreq => dcfifo_fje1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_fje1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_fje1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_fje1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_fje1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_fje1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_fje1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_fje1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_fje1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated
data[0] => altsyncram_hku:fifo_ram.data_a[0]
data[1] => altsyncram_hku:fifo_ram.data_a[1]
data[2] => altsyncram_hku:fifo_ram.data_a[2]
data[3] => altsyncram_hku:fifo_ram.data_a[3]
data[4] => altsyncram_hku:fifo_ram.data_a[4]
data[5] => altsyncram_hku:fifo_ram.data_a[5]
data[6] => altsyncram_hku:fifo_ram.data_a[6]
data[7] => altsyncram_hku:fifo_ram.data_a[7]
data[8] => altsyncram_hku:fifo_ram.data_a[8]
data[9] => altsyncram_hku:fifo_ram.data_a[9]
data[10] => altsyncram_hku:fifo_ram.data_a[10]
data[11] => altsyncram_hku:fifo_ram.data_a[11]
data[12] => altsyncram_hku:fifo_ram.data_a[12]
data[13] => altsyncram_hku:fifo_ram.data_a[13]
data[14] => altsyncram_hku:fifo_ram.data_a[14]
data[15] => altsyncram_hku:fifo_ram.data_a[15]
data[16] => altsyncram_hku:fifo_ram.data_a[16]
data[17] => altsyncram_hku:fifo_ram.data_a[17]
q[0] <= altsyncram_hku:fifo_ram.q_b[0]
q[1] <= altsyncram_hku:fifo_ram.q_b[1]
q[2] <= altsyncram_hku:fifo_ram.q_b[2]
q[3] <= altsyncram_hku:fifo_ram.q_b[3]
q[4] <= altsyncram_hku:fifo_ram.q_b[4]
q[5] <= altsyncram_hku:fifo_ram.q_b[5]
q[6] <= altsyncram_hku:fifo_ram.q_b[6]
q[7] <= altsyncram_hku:fifo_ram.q_b[7]
q[8] <= altsyncram_hku:fifo_ram.q_b[8]
q[9] <= altsyncram_hku:fifo_ram.q_b[9]
q[10] <= altsyncram_hku:fifo_ram.q_b[10]
q[11] <= altsyncram_hku:fifo_ram.q_b[11]
q[12] <= altsyncram_hku:fifo_ram.q_b[12]
q[13] <= altsyncram_hku:fifo_ram.q_b[13]
q[14] <= altsyncram_hku:fifo_ram.q_b[14]
q[15] <= altsyncram_hku:fifo_ram.q_b[15]
q[16] <= altsyncram_hku:fifo_ram.q_b[16]
q[17] <= altsyncram_hku:fifo_ram.q_b[17]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_hku:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_1v8:rs_brp.clock
rdclk => dffpipe_1v8:rs_bwp.clock
rdclk => alt_synch_pipe_8u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_51c:wrptr_g1p.clock
wrclk => a_graycounter_41c:wrptr_gp.clock
wrclk => altsyncram_hku:fifo_ram.clock0
wrclk => alt_synch_pipe_9u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_51c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram
address_a[0] => altsyncram_tg91:altsyncram14.address_b[0]
address_a[1] => altsyncram_tg91:altsyncram14.address_b[1]
address_a[2] => altsyncram_tg91:altsyncram14.address_b[2]
address_a[3] => altsyncram_tg91:altsyncram14.address_b[3]
address_a[4] => altsyncram_tg91:altsyncram14.address_b[4]
address_a[5] => altsyncram_tg91:altsyncram14.address_b[5]
address_a[6] => altsyncram_tg91:altsyncram14.address_b[6]
address_a[7] => altsyncram_tg91:altsyncram14.address_b[7]
address_b[0] => altsyncram_tg91:altsyncram14.address_a[0]
address_b[1] => altsyncram_tg91:altsyncram14.address_a[1]
address_b[2] => altsyncram_tg91:altsyncram14.address_a[2]
address_b[3] => altsyncram_tg91:altsyncram14.address_a[3]
address_b[4] => altsyncram_tg91:altsyncram14.address_a[4]
address_b[5] => altsyncram_tg91:altsyncram14.address_a[5]
address_b[6] => altsyncram_tg91:altsyncram14.address_a[6]
address_b[7] => altsyncram_tg91:altsyncram14.address_a[7]
addressstall_b => altsyncram_tg91:altsyncram14.addressstall_a
clock0 => altsyncram_tg91:altsyncram14.clock1
clock1 => altsyncram_tg91:altsyncram14.clock0
data_a[0] => altsyncram_tg91:altsyncram14.data_b[0]
data_a[1] => altsyncram_tg91:altsyncram14.data_b[1]
data_a[2] => altsyncram_tg91:altsyncram14.data_b[2]
data_a[3] => altsyncram_tg91:altsyncram14.data_b[3]
data_a[4] => altsyncram_tg91:altsyncram14.data_b[4]
data_a[5] => altsyncram_tg91:altsyncram14.data_b[5]
data_a[6] => altsyncram_tg91:altsyncram14.data_b[6]
data_a[7] => altsyncram_tg91:altsyncram14.data_b[7]
data_a[8] => altsyncram_tg91:altsyncram14.data_b[8]
data_a[9] => altsyncram_tg91:altsyncram14.data_b[9]
data_a[10] => altsyncram_tg91:altsyncram14.data_b[10]
data_a[11] => altsyncram_tg91:altsyncram14.data_b[11]
data_a[12] => altsyncram_tg91:altsyncram14.data_b[12]
data_a[13] => altsyncram_tg91:altsyncram14.data_b[13]
data_a[14] => altsyncram_tg91:altsyncram14.data_b[14]
data_a[15] => altsyncram_tg91:altsyncram14.data_b[15]
data_a[16] => altsyncram_tg91:altsyncram14.data_b[16]
data_a[17] => altsyncram_tg91:altsyncram14.data_b[17]
q_b[0] <= altsyncram_tg91:altsyncram14.q_a[0]
q_b[1] <= altsyncram_tg91:altsyncram14.q_a[1]
q_b[2] <= altsyncram_tg91:altsyncram14.q_a[2]
q_b[3] <= altsyncram_tg91:altsyncram14.q_a[3]
q_b[4] <= altsyncram_tg91:altsyncram14.q_a[4]
q_b[5] <= altsyncram_tg91:altsyncram14.q_a[5]
q_b[6] <= altsyncram_tg91:altsyncram14.q_a[6]
q_b[7] <= altsyncram_tg91:altsyncram14.q_a[7]
q_b[8] <= altsyncram_tg91:altsyncram14.q_a[8]
q_b[9] <= altsyncram_tg91:altsyncram14.q_a[9]
q_b[10] <= altsyncram_tg91:altsyncram14.q_a[10]
q_b[11] <= altsyncram_tg91:altsyncram14.q_a[11]
q_b[12] <= altsyncram_tg91:altsyncram14.q_a[12]
q_b[13] <= altsyncram_tg91:altsyncram14.q_a[13]
q_b[14] <= altsyncram_tg91:altsyncram14.q_a[14]
q_b[15] <= altsyncram_tg91:altsyncram14.q_a[15]
q_b[16] <= altsyncram_tg91:altsyncram14.q_a[16]
q_b[17] <= altsyncram_tg91:altsyncram14.q_a[17]
wren_a => altsyncram_tg91:altsyncram14.clocken1
wren_a => altsyncram_tg91:altsyncram14.wren_b


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[0] => ram_block15a16.PORTAADDR
address_a[0] => ram_block15a17.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[1] => ram_block15a16.PORTAADDR1
address_a[1] => ram_block15a17.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[2] => ram_block15a16.PORTAADDR2
address_a[2] => ram_block15a17.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[3] => ram_block15a16.PORTAADDR3
address_a[3] => ram_block15a17.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[4] => ram_block15a16.PORTAADDR4
address_a[4] => ram_block15a17.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[5] => ram_block15a16.PORTAADDR5
address_a[5] => ram_block15a17.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[6] => ram_block15a16.PORTAADDR6
address_a[6] => ram_block15a17.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[7] => ram_block15a16.PORTAADDR7
address_a[7] => ram_block15a17.PORTAADDR7
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[0] => ram_block15a16.PORTBADDR
address_b[0] => ram_block15a17.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[1] => ram_block15a16.PORTBADDR1
address_b[1] => ram_block15a17.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[2] => ram_block15a16.PORTBADDR2
address_b[2] => ram_block15a17.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[3] => ram_block15a16.PORTBADDR3
address_b[3] => ram_block15a17.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[4] => ram_block15a16.PORTBADDR4
address_b[4] => ram_block15a17.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[5] => ram_block15a16.PORTBADDR5
address_b[5] => ram_block15a17.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[6] => ram_block15a16.PORTBADDR6
address_b[6] => ram_block15a17.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[7] => ram_block15a16.PORTBADDR7
address_b[7] => ram_block15a17.PORTBADDR7
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
addressstall_a => ram_block15a16.PORTAADDRSTALL
addressstall_a => ram_block15a17.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock0 => ram_block15a16.CLK0
clock0 => ram_block15a17.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clock1 => ram_block15a16.CLK1
clock1 => ram_block15a17.CLK1
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
clocken1 => ram_block15a16.ENA1
clocken1 => ram_block15a17.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_a[16] => ram_block15a16.PORTADATAIN
data_a[17] => ram_block15a17.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
data_b[16] => ram_block15a16.PORTBDATAIN
data_b[17] => ram_block15a17.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_a[16] <= ram_block15a16.PORTADATAOUT
q_a[17] <= ram_block15a17.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
q_b[16] <= ram_block15a16.PORTBDATAOUT
q_b[17] <= ram_block15a17.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_a => ram_block15a16.PORTAWE
wren_a => ram_block15a17.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE
wren_b => ram_block15a16.PORTBRE
wren_b => ram_block15a17.PORTBRE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
clock => dffpipe_2v8:dffpipe18.clock
d[0] => dffpipe_2v8:dffpipe18.d[0]
d[1] => dffpipe_2v8:dffpipe18.d[1]
d[2] => dffpipe_2v8:dffpipe18.d[2]
d[3] => dffpipe_2v8:dffpipe18.d[3]
d[4] => dffpipe_2v8:dffpipe18.d[4]
d[5] => dffpipe_2v8:dffpipe18.d[5]
d[6] => dffpipe_2v8:dffpipe18.d[6]
d[7] => dffpipe_2v8:dffpipe18.d[7]
d[8] => dffpipe_2v8:dffpipe18.d[8]
q[0] <= dffpipe_2v8:dffpipe18.q[0]
q[1] <= dffpipe_2v8:dffpipe18.q[1]
q[2] <= dffpipe_2v8:dffpipe18.q[2]
q[3] <= dffpipe_2v8:dffpipe18.q[3]
q[4] <= dffpipe_2v8:dffpipe18.q[4]
q[5] <= dffpipe_2v8:dffpipe18.q[5]
q[6] <= dffpipe_2v8:dffpipe18.q[6]
q[7] <= dffpipe_2v8:dffpipe18.q[7]
q[8] <= dffpipe_2v8:dffpipe18.q[8]


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
clock => dffpipe_3v8:dffpipe21.clock
d[0] => dffpipe_3v8:dffpipe21.d[0]
d[1] => dffpipe_3v8:dffpipe21.d[1]
d[2] => dffpipe_3v8:dffpipe21.d[2]
d[3] => dffpipe_3v8:dffpipe21.d[3]
d[4] => dffpipe_3v8:dffpipe21.d[4]
d[5] => dffpipe_3v8:dffpipe21.d[5]
d[6] => dffpipe_3v8:dffpipe21.d[6]
d[7] => dffpipe_3v8:dffpipe21.d[7]
d[8] => dffpipe_3v8:dffpipe21.d[8]
q[0] <= dffpipe_3v8:dffpipe21.q[0]
q[1] <= dffpipe_3v8:dffpipe21.q[1]
q[2] <= dffpipe_3v8:dffpipe21.q[2]
q[3] <= dffpipe_3v8:dffpipe21.q[3]
q[4] <= dffpipe_3v8:dffpipe21.q[4]
q[5] <= dffpipe_3v8:dffpipe21.q[5]
q[6] <= dffpipe_3v8:dffpipe21.q[6]
q[7] <= dffpipe_3v8:dffpipe21.q[7]
q[8] <= dffpipe_3v8:dffpipe21.q[8]


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
q[0] <= dffe23a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe23a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe23a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe23a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe23a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe23a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe23a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe23a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe23a[8].DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vv|Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vv|Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter
clk => CrCb_select.CLK
clk => pixel_info_shift_reg[1][0].CLK
clk => pixel_info_shift_reg[1][1].CLK
clk => pixel_info_shift_reg[2][0].CLK
clk => pixel_info_shift_reg[2][1].CLK
clk => CrCb_shift_reg[1][0].CLK
clk => CrCb_shift_reg[1][1].CLK
clk => CrCb_shift_reg[1][2].CLK
clk => CrCb_shift_reg[1][3].CLK
clk => CrCb_shift_reg[1][4].CLK
clk => CrCb_shift_reg[1][5].CLK
clk => CrCb_shift_reg[1][6].CLK
clk => CrCb_shift_reg[1][7].CLK
clk => CrCb_shift_reg[2][0].CLK
clk => CrCb_shift_reg[2][1].CLK
clk => CrCb_shift_reg[2][2].CLK
clk => CrCb_shift_reg[2][3].CLK
clk => CrCb_shift_reg[2][4].CLK
clk => CrCb_shift_reg[2][5].CLK
clk => CrCb_shift_reg[2][6].CLK
clk => CrCb_shift_reg[2][7].CLK
clk => CrCb_shift_reg[3][0].CLK
clk => CrCb_shift_reg[3][1].CLK
clk => CrCb_shift_reg[3][2].CLK
clk => CrCb_shift_reg[3][3].CLK
clk => CrCb_shift_reg[3][4].CLK
clk => CrCb_shift_reg[3][5].CLK
clk => CrCb_shift_reg[3][6].CLK
clk => CrCb_shift_reg[3][7].CLK
clk => Y_shift_reg[1][0].CLK
clk => Y_shift_reg[1][1].CLK
clk => Y_shift_reg[1][2].CLK
clk => Y_shift_reg[1][3].CLK
clk => Y_shift_reg[1][4].CLK
clk => Y_shift_reg[1][5].CLK
clk => Y_shift_reg[1][6].CLK
clk => Y_shift_reg[1][7].CLK
clk => Y_shift_reg[2][0].CLK
clk => Y_shift_reg[2][1].CLK
clk => Y_shift_reg[2][2].CLK
clk => Y_shift_reg[2][3].CLK
clk => Y_shift_reg[2][4].CLK
clk => Y_shift_reg[2][5].CLK
clk => Y_shift_reg[2][6].CLK
clk => Y_shift_reg[2][7].CLK
clk => pixel_en_out~reg0.CLK
clk => pixel_info_out[0]~reg0.CLK
clk => pixel_info_out[1]~reg0.CLK
clk => Cb_out[0]~reg0.CLK
clk => Cb_out[1]~reg0.CLK
clk => Cb_out[2]~reg0.CLK
clk => Cb_out[3]~reg0.CLK
clk => Cb_out[4]~reg0.CLK
clk => Cb_out[5]~reg0.CLK
clk => Cb_out[6]~reg0.CLK
clk => Cb_out[7]~reg0.CLK
clk => Cr_out[0]~reg0.CLK
clk => Cr_out[1]~reg0.CLK
clk => Cr_out[2]~reg0.CLK
clk => Cr_out[3]~reg0.CLK
clk => Cr_out[4]~reg0.CLK
clk => Cr_out[5]~reg0.CLK
clk => Cr_out[6]~reg0.CLK
clk => Cr_out[7]~reg0.CLK
clk => Y_out[0]~reg0.CLK
clk => Y_out[1]~reg0.CLK
clk => Y_out[2]~reg0.CLK
clk => Y_out[3]~reg0.CLK
clk => Y_out[4]~reg0.CLK
clk => Y_out[5]~reg0.CLK
clk => Y_out[6]~reg0.CLK
clk => Y_out[7]~reg0.CLK
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Y_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cr_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => Cb_out.OUTPUTSELECT
reset => pixel_info_out.OUTPUTSELECT
reset => pixel_info_out.OUTPUTSELECT
reset => pixel_en_out.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => Y_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => CrCb_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => CrCb_select.OUTPUTSELECT
Y_in[0] => Y_shift_reg.DATAB
Y_in[1] => Y_shift_reg.DATAB
Y_in[2] => Y_shift_reg.DATAB
Y_in[3] => Y_shift_reg.DATAB
Y_in[4] => Y_shift_reg.DATAB
Y_in[5] => Y_shift_reg.DATAB
Y_in[6] => Y_shift_reg.DATAB
Y_in[7] => Y_shift_reg.DATAB
CrCb_in[0] => CrCb_shift_reg.DATAB
CrCb_in[1] => CrCb_shift_reg.DATAB
CrCb_in[2] => CrCb_shift_reg.DATAB
CrCb_in[3] => CrCb_shift_reg.DATAB
CrCb_in[4] => CrCb_shift_reg.DATAB
CrCb_in[5] => CrCb_shift_reg.DATAB
CrCb_in[6] => CrCb_shift_reg.DATAB
CrCb_in[7] => CrCb_shift_reg.DATAB
pixel_info_in[0] => pixel_info_shift_reg.DATAB
pixel_info_in[1] => pixel_info_shift_reg.DATAB
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Y_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cr_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => Cb_out.OUTPUTSELECT
pixel_en_in => pixel_info_out.OUTPUTSELECT
pixel_en_in => pixel_info_out.OUTPUTSELECT
pixel_en_in => pixel_en_out.DATAA
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => Y_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_shift_reg.OUTPUTSELECT
pixel_en_in => pixel_info_shift_reg.OUTPUTSELECT
pixel_en_in => pixel_info_shift_reg.OUTPUTSELECT
pixel_en_in => pixel_info_shift_reg.OUTPUTSELECT
pixel_en_in => pixel_info_shift_reg.OUTPUTSELECT
pixel_en_in => CrCb_select.OUTPUTSELECT
Y_out[0] <= Y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[1] <= Y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[2] <= Y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[3] <= Y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[4] <= Y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[5] <= Y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[6] <= Y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out[7] <= Y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[0] <= Cr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[1] <= Cr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[2] <= Cr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[3] <= Cr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[4] <= Cr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[5] <= Cr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[6] <= Cr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cr_out[7] <= Cr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[0] <= Cb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[1] <= Cb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[2] <= Cb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[3] <= Cb_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[4] <= Cb_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[5] <= Cb_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[6] <= Cb_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cb_out[7] <= Cb_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[0] <= pixel_info_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[1] <= pixel_info_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_en_out <= pixel_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter
clk => pixel_en_shift_reg[1].CLK
clk => pixel_en_shift_reg[2].CLK
clk => pixel_info_shift_reg[1][0].CLK
clk => pixel_info_shift_reg[1][1].CLK
clk => pixel_info_shift_reg[2][0].CLK
clk => pixel_info_shift_reg[2][1].CLK
clk => Cb_0d392[0].CLK
clk => Cb_0d392[1].CLK
clk => Cb_0d392[2].CLK
clk => Cb_0d392[3].CLK
clk => Cb_0d392[4].CLK
clk => Cb_0d392[5].CLK
clk => Cb_0d392[6].CLK
clk => Cb_0d392[7].CLK
clk => Cb_0d392[8].CLK
clk => Cb_0d392[9].CLK
clk => Cb_0d392[10].CLK
clk => Cb_2d017[0].CLK
clk => Cb_2d017[1].CLK
clk => Cb_2d017[2].CLK
clk => Cb_2d017[3].CLK
clk => Cb_2d017[4].CLK
clk => Cb_2d017[5].CLK
clk => Cb_2d017[6].CLK
clk => Cb_2d017[7].CLK
clk => Cb_2d017[8].CLK
clk => Cb_2d017[9].CLK
clk => Cb_2d017[10].CLK
clk => Cr_1d596[0].CLK
clk => Cr_1d596[1].CLK
clk => Cr_1d596[2].CLK
clk => Cr_1d596[3].CLK
clk => Cr_1d596[4].CLK
clk => Cr_1d596[5].CLK
clk => Cr_1d596[6].CLK
clk => Cr_1d596[7].CLK
clk => Cr_1d596[8].CLK
clk => Cr_1d596[9].CLK
clk => Cr_1d596[10].CLK
clk => Cr_0d813[0].CLK
clk => Cr_0d813[1].CLK
clk => Cr_0d813[2].CLK
clk => Cr_0d813[3].CLK
clk => Cr_0d813[4].CLK
clk => Cr_0d813[5].CLK
clk => Cr_0d813[6].CLK
clk => Cr_0d813[7].CLK
clk => Cr_0d813[8].CLK
clk => Cr_0d813[9].CLK
clk => Cr_0d813[10].CLK
clk => Y_1d1640[0].CLK
clk => Y_1d1640[1].CLK
clk => Y_1d1640[2].CLK
clk => Y_1d1640[3].CLK
clk => Y_1d1640[4].CLK
clk => Y_1d1640[5].CLK
clk => Y_1d1640[6].CLK
clk => Y_1d1640[7].CLK
clk => Y_1d1640[8].CLK
clk => Y_1d1640[9].CLK
clk => Y_1d1640[10].CLK
clk => Cb_sub[0].CLK
clk => Cb_sub[1].CLK
clk => Cb_sub[2].CLK
clk => Cb_sub[3].CLK
clk => Cb_sub[4].CLK
clk => Cb_sub[5].CLK
clk => Cb_sub[6].CLK
clk => Cb_sub[7].CLK
clk => Cb_sub[8].CLK
clk => Cb_sub[9].CLK
clk => Cb_sub[10].CLK
clk => Cr_sub[0].CLK
clk => Cr_sub[1].CLK
clk => Cr_sub[2].CLK
clk => Cr_sub[3].CLK
clk => Cr_sub[4].CLK
clk => Cr_sub[5].CLK
clk => Cr_sub[6].CLK
clk => Cr_sub[7].CLK
clk => Cr_sub[8].CLK
clk => Cr_sub[9].CLK
clk => Cr_sub[10].CLK
clk => Y_sub[0].CLK
clk => Y_sub[1].CLK
clk => Y_sub[2].CLK
clk => Y_sub[3].CLK
clk => Y_sub[4].CLK
clk => Y_sub[5].CLK
clk => Y_sub[6].CLK
clk => Y_sub[7].CLK
clk => Y_sub[8].CLK
clk => Y_sub[9].CLK
clk => Y_sub[10].CLK
clk => pixel_en_out~reg0.CLK
clk => pixel_info_out[0]~reg0.CLK
clk => pixel_info_out[1]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => G[0]~reg0.CLK
clk => G[1]~reg0.CLK
clk => G[2]~reg0.CLK
clk => G[3]~reg0.CLK
clk => G[4]~reg0.CLK
clk => G[5]~reg0.CLK
clk => G[6]~reg0.CLK
clk => G[7]~reg0.CLK
clk => R[0]~reg0.CLK
clk => R[1]~reg0.CLK
clk => R[2]~reg0.CLK
clk => R[3]~reg0.CLK
clk => R[4]~reg0.CLK
clk => R[5]~reg0.CLK
clk => R[6]~reg0.CLK
clk => R[7]~reg0.CLK
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_info_shift_reg.OUTPUTSELECT
reset => pixel_en_shift_reg.OUTPUTSELECT
reset => pixel_en_shift_reg.OUTPUTSELECT
Y[0] => Y_sub.DATAA
Y[1] => Y_sub.DATAA
Y[2] => Y_sub.DATAA
Y[3] => Y_sub.DATAA
Y[4] => Add0.IN8
Y[5] => Add0.IN7
Y[6] => Add0.IN6
Y[7] => Add0.IN5
Cr[0] => Cr_sub.DATAA
Cr[1] => Cr_sub.DATAA
Cr[2] => Cr_sub.DATAA
Cr[3] => Cr_sub.DATAA
Cr[4] => Cr_sub.DATAA
Cr[5] => Cr_sub.DATAA
Cr[6] => Cr_sub.DATAA
Cr[7] => Add1.IN2
Cb[0] => Cb_sub.DATAA
Cb[1] => Cb_sub.DATAA
Cb[2] => Cb_sub.DATAA
Cb[3] => Cb_sub.DATAA
Cb[4] => Cb_sub.DATAA
Cb[5] => Cb_sub.DATAA
Cb[6] => Cb_sub.DATAA
Cb[7] => Add2.IN2
pixel_info_in[0] => pixel_info_shift_reg.DATAA
pixel_info_in[1] => pixel_info_shift_reg.DATAA
pixel_en_in => pixel_en_shift_reg.DATAA
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[0] <= pixel_info_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[1] <= pixel_info_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_en_out <= pixel_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_rpq:auto_generated.result[0]
result[1] <= mult_rpq:auto_generated.result[1]
result[2] <= mult_rpq:auto_generated.result[2]
result[3] <= mult_rpq:auto_generated.result[3]
result[4] <= mult_rpq:auto_generated.result[4]
result[5] <= mult_rpq:auto_generated.result[5]
result[6] <= mult_rpq:auto_generated.result[6]
result[7] <= mult_rpq:auto_generated.result[7]
result[8] <= mult_rpq:auto_generated.result[8]
result[9] <= mult_rpq:auto_generated.result[9]
result[10] <= mult_rpq:auto_generated.result[10]
result[11] <= mult_rpq:auto_generated.result[11]
result[12] <= mult_rpq:auto_generated.result[12]
result[13] <= mult_rpq:auto_generated.result[13]
result[14] <= mult_rpq:auto_generated.result[14]
result[15] <= mult_rpq:auto_generated.result[15]
result[16] <= mult_rpq:auto_generated.result[16]
result[17] <= mult_rpq:auto_generated.result[17]
result[18] <= mult_rpq:auto_generated.result[18]
result[19] <= mult_rpq:auto_generated.result[19]
result[20] <= mult_rpq:auto_generated.result[20]
result[21] <= mult_rpq:auto_generated.result[21]
result[22] <= mult_rpq:auto_generated.result[22]
result[23] <= mult_rpq:auto_generated.result[23]
result[24] <= mult_rpq:auto_generated.result[24]
result[25] <= mult_rpq:auto_generated.result[25]
result[26] <= mult_rpq:auto_generated.result[26]
result[27] <= mult_rpq:auto_generated.result[27]
result[28] <= mult_rpq:auto_generated.result[28]
result[29] <= mult_rpq:auto_generated.result[29]
result[30] <= mult_rpq:auto_generated.result[30]
result[31] <= mult_rpq:auto_generated.result[31]
result[32] <= mult_rpq:auto_generated.result[32]
result[33] <= mult_rpq:auto_generated.result[33]
result[34] <= mult_rpq:auto_generated.result[34]
result[35] <= mult_rpq:auto_generated.result[35]


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_0|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_rpq:auto_generated.result[0]
result[1] <= mult_rpq:auto_generated.result[1]
result[2] <= mult_rpq:auto_generated.result[2]
result[3] <= mult_rpq:auto_generated.result[3]
result[4] <= mult_rpq:auto_generated.result[4]
result[5] <= mult_rpq:auto_generated.result[5]
result[6] <= mult_rpq:auto_generated.result[6]
result[7] <= mult_rpq:auto_generated.result[7]
result[8] <= mult_rpq:auto_generated.result[8]
result[9] <= mult_rpq:auto_generated.result[9]
result[10] <= mult_rpq:auto_generated.result[10]
result[11] <= mult_rpq:auto_generated.result[11]
result[12] <= mult_rpq:auto_generated.result[12]
result[13] <= mult_rpq:auto_generated.result[13]
result[14] <= mult_rpq:auto_generated.result[14]
result[15] <= mult_rpq:auto_generated.result[15]
result[16] <= mult_rpq:auto_generated.result[16]
result[17] <= mult_rpq:auto_generated.result[17]
result[18] <= mult_rpq:auto_generated.result[18]
result[19] <= mult_rpq:auto_generated.result[19]
result[20] <= mult_rpq:auto_generated.result[20]
result[21] <= mult_rpq:auto_generated.result[21]
result[22] <= mult_rpq:auto_generated.result[22]
result[23] <= mult_rpq:auto_generated.result[23]
result[24] <= mult_rpq:auto_generated.result[24]
result[25] <= mult_rpq:auto_generated.result[25]
result[26] <= mult_rpq:auto_generated.result[26]
result[27] <= mult_rpq:auto_generated.result[27]
result[28] <= mult_rpq:auto_generated.result[28]
result[29] <= mult_rpq:auto_generated.result[29]
result[30] <= mult_rpq:auto_generated.result[30]
result[31] <= mult_rpq:auto_generated.result[31]
result[32] <= mult_rpq:auto_generated.result[32]
result[33] <= mult_rpq:auto_generated.result[33]
result[34] <= mult_rpq:auto_generated.result[34]
result[35] <= mult_rpq:auto_generated.result[35]


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_1|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_rpq:auto_generated.result[0]
result[1] <= mult_rpq:auto_generated.result[1]
result[2] <= mult_rpq:auto_generated.result[2]
result[3] <= mult_rpq:auto_generated.result[3]
result[4] <= mult_rpq:auto_generated.result[4]
result[5] <= mult_rpq:auto_generated.result[5]
result[6] <= mult_rpq:auto_generated.result[6]
result[7] <= mult_rpq:auto_generated.result[7]
result[8] <= mult_rpq:auto_generated.result[8]
result[9] <= mult_rpq:auto_generated.result[9]
result[10] <= mult_rpq:auto_generated.result[10]
result[11] <= mult_rpq:auto_generated.result[11]
result[12] <= mult_rpq:auto_generated.result[12]
result[13] <= mult_rpq:auto_generated.result[13]
result[14] <= mult_rpq:auto_generated.result[14]
result[15] <= mult_rpq:auto_generated.result[15]
result[16] <= mult_rpq:auto_generated.result[16]
result[17] <= mult_rpq:auto_generated.result[17]
result[18] <= mult_rpq:auto_generated.result[18]
result[19] <= mult_rpq:auto_generated.result[19]
result[20] <= mult_rpq:auto_generated.result[20]
result[21] <= mult_rpq:auto_generated.result[21]
result[22] <= mult_rpq:auto_generated.result[22]
result[23] <= mult_rpq:auto_generated.result[23]
result[24] <= mult_rpq:auto_generated.result[24]
result[25] <= mult_rpq:auto_generated.result[25]
result[26] <= mult_rpq:auto_generated.result[26]
result[27] <= mult_rpq:auto_generated.result[27]
result[28] <= mult_rpq:auto_generated.result[28]
result[29] <= mult_rpq:auto_generated.result[29]
result[30] <= mult_rpq:auto_generated.result[30]
result[31] <= mult_rpq:auto_generated.result[31]
result[32] <= mult_rpq:auto_generated.result[32]
result[33] <= mult_rpq:auto_generated.result[33]
result[34] <= mult_rpq:auto_generated.result[34]
result[35] <= mult_rpq:auto_generated.result[35]


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_2|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_rpq:auto_generated.result[0]
result[1] <= mult_rpq:auto_generated.result[1]
result[2] <= mult_rpq:auto_generated.result[2]
result[3] <= mult_rpq:auto_generated.result[3]
result[4] <= mult_rpq:auto_generated.result[4]
result[5] <= mult_rpq:auto_generated.result[5]
result[6] <= mult_rpq:auto_generated.result[6]
result[7] <= mult_rpq:auto_generated.result[7]
result[8] <= mult_rpq:auto_generated.result[8]
result[9] <= mult_rpq:auto_generated.result[9]
result[10] <= mult_rpq:auto_generated.result[10]
result[11] <= mult_rpq:auto_generated.result[11]
result[12] <= mult_rpq:auto_generated.result[12]
result[13] <= mult_rpq:auto_generated.result[13]
result[14] <= mult_rpq:auto_generated.result[14]
result[15] <= mult_rpq:auto_generated.result[15]
result[16] <= mult_rpq:auto_generated.result[16]
result[17] <= mult_rpq:auto_generated.result[17]
result[18] <= mult_rpq:auto_generated.result[18]
result[19] <= mult_rpq:auto_generated.result[19]
result[20] <= mult_rpq:auto_generated.result[20]
result[21] <= mult_rpq:auto_generated.result[21]
result[22] <= mult_rpq:auto_generated.result[22]
result[23] <= mult_rpq:auto_generated.result[23]
result[24] <= mult_rpq:auto_generated.result[24]
result[25] <= mult_rpq:auto_generated.result[25]
result[26] <= mult_rpq:auto_generated.result[26]
result[27] <= mult_rpq:auto_generated.result[27]
result[28] <= mult_rpq:auto_generated.result[28]
result[29] <= mult_rpq:auto_generated.result[29]
result[30] <= mult_rpq:auto_generated.result[30]
result[31] <= mult_rpq:auto_generated.result[31]
result[32] <= mult_rpq:auto_generated.result[32]
result[33] <= mult_rpq:auto_generated.result[33]
result[34] <= mult_rpq:auto_generated.result[34]
result[35] <= mult_rpq:auto_generated.result[35]


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_3|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_rpq:auto_generated.result[0]
result[1] <= mult_rpq:auto_generated.result[1]
result[2] <= mult_rpq:auto_generated.result[2]
result[3] <= mult_rpq:auto_generated.result[3]
result[4] <= mult_rpq:auto_generated.result[4]
result[5] <= mult_rpq:auto_generated.result[5]
result[6] <= mult_rpq:auto_generated.result[6]
result[7] <= mult_rpq:auto_generated.result[7]
result[8] <= mult_rpq:auto_generated.result[8]
result[9] <= mult_rpq:auto_generated.result[9]
result[10] <= mult_rpq:auto_generated.result[10]
result[11] <= mult_rpq:auto_generated.result[11]
result[12] <= mult_rpq:auto_generated.result[12]
result[13] <= mult_rpq:auto_generated.result[13]
result[14] <= mult_rpq:auto_generated.result[14]
result[15] <= mult_rpq:auto_generated.result[15]
result[16] <= mult_rpq:auto_generated.result[16]
result[17] <= mult_rpq:auto_generated.result[17]
result[18] <= mult_rpq:auto_generated.result[18]
result[19] <= mult_rpq:auto_generated.result[19]
result[20] <= mult_rpq:auto_generated.result[20]
result[21] <= mult_rpq:auto_generated.result[21]
result[22] <= mult_rpq:auto_generated.result[22]
result[23] <= mult_rpq:auto_generated.result[23]
result[24] <= mult_rpq:auto_generated.result[24]
result[25] <= mult_rpq:auto_generated.result[25]
result[26] <= mult_rpq:auto_generated.result[26]
result[27] <= mult_rpq:auto_generated.result[27]
result[28] <= mult_rpq:auto_generated.result[28]
result[29] <= mult_rpq:auto_generated.result[29]
result[30] <= mult_rpq:auto_generated.result[30]
result[31] <= mult_rpq:auto_generated.result[31]
result[32] <= mult_rpq:auto_generated.result[32]
result[33] <= mult_rpq:auto_generated.result[33]
result[34] <= mult_rpq:auto_generated.result[34]
result[35] <= mult_rpq:auto_generated.result[35]


|vv|Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|lpm_mult:lpm_mult_component_4|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|vv|Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize
clk => keep_pixel.CLK
clk => pixel_en_out~reg0.CLK
clk => pixel_info_out[0]~reg0.CLK
clk => pixel_info_out[1]~reg0.CLK
clk => pixel_data_out[0]~reg0.CLK
clk => pixel_data_out[1]~reg0.CLK
clk => pixel_data_out[2]~reg0.CLK
clk => pixel_data_out[3]~reg0.CLK
clk => pixel_data_out[4]~reg0.CLK
clk => pixel_data_out[5]~reg0.CLK
clk => pixel_data_out[6]~reg0.CLK
clk => pixel_data_out[7]~reg0.CLK
clk => pixel_data_out[8]~reg0.CLK
clk => pixel_data_out[9]~reg0.CLK
clk => pixel_data_out[10]~reg0.CLK
clk => pixel_data_out[11]~reg0.CLK
clk => pixel_data_out[12]~reg0.CLK
clk => pixel_data_out[13]~reg0.CLK
clk => pixel_data_out[14]~reg0.CLK
clk => pixel_data_out[15]~reg0.CLK
reset => keep_pixel.OUTPUTSELECT
pixel_data_in[0] => pixel_data_out[0]~reg0.DATAIN
pixel_data_in[1] => pixel_data_out[1]~reg0.DATAIN
pixel_data_in[2] => pixel_data_out[2]~reg0.DATAIN
pixel_data_in[3] => pixel_data_out[3]~reg0.DATAIN
pixel_data_in[4] => pixel_data_out[4]~reg0.DATAIN
pixel_data_in[5] => pixel_data_out[5]~reg0.DATAIN
pixel_data_in[6] => pixel_data_out[6]~reg0.DATAIN
pixel_data_in[7] => pixel_data_out[7]~reg0.DATAIN
pixel_data_in[8] => pixel_data_out[8]~reg0.DATAIN
pixel_data_in[9] => pixel_data_out[9]~reg0.DATAIN
pixel_data_in[10] => pixel_data_out[10]~reg0.DATAIN
pixel_data_in[11] => pixel_data_out[11]~reg0.DATAIN
pixel_data_in[12] => pixel_data_out[12]~reg0.DATAIN
pixel_data_in[13] => pixel_data_out[13]~reg0.DATAIN
pixel_data_in[14] => pixel_data_out[14]~reg0.DATAIN
pixel_data_in[15] => pixel_data_out[15]~reg0.DATAIN
pixel_info_in[0] => pixel_info_out[0]~reg0.DATAIN
pixel_info_in[1] => pixel_en_out.IN0
pixel_info_in[1] => pixel_info_out[1]~reg0.DATAIN
pixel_en_in => pixel_en_out.IN1
pixel_en_in => pixel_en_out.IN1
pixel_en_in => keep_pixel.OUTPUTSELECT
pixel_data_out[0] <= pixel_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[1] <= pixel_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[2] <= pixel_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[3] <= pixel_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[4] <= pixel_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[5] <= pixel_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[6] <= pixel_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[7] <= pixel_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[8] <= pixel_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[9] <= pixel_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[10] <= pixel_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[11] <= pixel_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[12] <= pixel_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[13] <= pixel_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[14] <= pixel_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data_out[15] <= pixel_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[0] <= pixel_info_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_info_out[1] <= pixel_info_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_en_out <= pixel_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer
clk => clk.IN1
reset => reset.IN1
pixel_data[0] => data_to_fifo[0].IN1
pixel_data[1] => data_to_fifo[1].IN1
pixel_data[2] => data_to_fifo[2].IN1
pixel_data[3] => data_to_fifo[3].IN1
pixel_data[4] => data_to_fifo[4].IN1
pixel_data[5] => data_to_fifo[5].IN1
pixel_data[6] => data_to_fifo[6].IN1
pixel_data[7] => data_to_fifo[7].IN1
pixel_data[8] => data_to_fifo[8].IN1
pixel_data[9] => data_to_fifo[9].IN1
pixel_data[10] => data_to_fifo[10].IN1
pixel_data[11] => data_to_fifo[11].IN1
pixel_data[12] => data_to_fifo[12].IN1
pixel_data[13] => data_to_fifo[13].IN1
pixel_data[14] => data_to_fifo[14].IN1
pixel_data[15] => data_to_fifo[15].IN1
pixel_info[0] => data_to_fifo[16].IN1
pixel_info[1] => data_to_fifo[17].IN1
pixel_en => pixel_en.IN1
waitrequest => read_fifo.IN1
ready_for_data <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= x_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= x_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= x_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= x_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= x_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= x_address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= x_address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= x_address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= x_address[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= y_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= y_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= y_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= y_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= y_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= y_address[5].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= y_address[6].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= y_address[7].DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= Video_In_FIFO:Video_In_FIFO.q
writedata[1] <= Video_In_FIFO:Video_In_FIFO.q
writedata[2] <= Video_In_FIFO:Video_In_FIFO.q
writedata[3] <= Video_In_FIFO:Video_In_FIFO.q
writedata[4] <= Video_In_FIFO:Video_In_FIFO.q
writedata[5] <= Video_In_FIFO:Video_In_FIFO.q
writedata[6] <= Video_In_FIFO:Video_In_FIFO.q
writedata[7] <= Video_In_FIFO:Video_In_FIFO.q
writedata[8] <= Video_In_FIFO:Video_In_FIFO.q
writedata[9] <= Video_In_FIFO:Video_In_FIFO.q
writedata[10] <= Video_In_FIFO:Video_In_FIFO.q
writedata[11] <= Video_In_FIFO:Video_In_FIFO.q
writedata[12] <= Video_In_FIFO:Video_In_FIFO.q
writedata[13] <= Video_In_FIFO:Video_In_FIFO.q
writedata[14] <= Video_In_FIFO:Video_In_FIFO.q
writedata[15] <= Video_In_FIFO:Video_In_FIFO.q
write <= Video_In_FIFO:Video_In_FIFO.empty


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component
data[0] => scfifo_tb31:auto_generated.data[0]
data[1] => scfifo_tb31:auto_generated.data[1]
data[2] => scfifo_tb31:auto_generated.data[2]
data[3] => scfifo_tb31:auto_generated.data[3]
data[4] => scfifo_tb31:auto_generated.data[4]
data[5] => scfifo_tb31:auto_generated.data[5]
data[6] => scfifo_tb31:auto_generated.data[6]
data[7] => scfifo_tb31:auto_generated.data[7]
data[8] => scfifo_tb31:auto_generated.data[8]
data[9] => scfifo_tb31:auto_generated.data[9]
data[10] => scfifo_tb31:auto_generated.data[10]
data[11] => scfifo_tb31:auto_generated.data[11]
data[12] => scfifo_tb31:auto_generated.data[12]
data[13] => scfifo_tb31:auto_generated.data[13]
data[14] => scfifo_tb31:auto_generated.data[14]
data[15] => scfifo_tb31:auto_generated.data[15]
data[16] => scfifo_tb31:auto_generated.data[16]
data[17] => scfifo_tb31:auto_generated.data[17]
q[0] <= scfifo_tb31:auto_generated.q[0]
q[1] <= scfifo_tb31:auto_generated.q[1]
q[2] <= scfifo_tb31:auto_generated.q[2]
q[3] <= scfifo_tb31:auto_generated.q[3]
q[4] <= scfifo_tb31:auto_generated.q[4]
q[5] <= scfifo_tb31:auto_generated.q[5]
q[6] <= scfifo_tb31:auto_generated.q[6]
q[7] <= scfifo_tb31:auto_generated.q[7]
q[8] <= scfifo_tb31:auto_generated.q[8]
q[9] <= scfifo_tb31:auto_generated.q[9]
q[10] <= scfifo_tb31:auto_generated.q[10]
q[11] <= scfifo_tb31:auto_generated.q[11]
q[12] <= scfifo_tb31:auto_generated.q[12]
q[13] <= scfifo_tb31:auto_generated.q[13]
q[14] <= scfifo_tb31:auto_generated.q[14]
q[15] <= scfifo_tb31:auto_generated.q[15]
q[16] <= scfifo_tb31:auto_generated.q[16]
q[17] <= scfifo_tb31:auto_generated.q[17]
wrreq => scfifo_tb31:auto_generated.wrreq
rdreq => scfifo_tb31:auto_generated.rdreq
clock => scfifo_tb31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tb31:auto_generated.sclr
empty <= scfifo_tb31:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_tb31:auto_generated.usedw[0]
usedw[1] <= scfifo_tb31:auto_generated.usedw[1]
usedw[2] <= scfifo_tb31:auto_generated.usedw[2]
usedw[3] <= scfifo_tb31:auto_generated.usedw[3]
usedw[4] <= scfifo_tb31:auto_generated.usedw[4]
usedw[5] <= scfifo_tb31:auto_generated.usedw[5]
usedw[6] <= scfifo_tb31:auto_generated.usedw[6]
usedw[7] <= scfifo_tb31:auto_generated.usedw[7]


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated
clock => a_dpfifo_g331:dpfifo.clock
data[0] => a_dpfifo_g331:dpfifo.data[0]
data[1] => a_dpfifo_g331:dpfifo.data[1]
data[2] => a_dpfifo_g331:dpfifo.data[2]
data[3] => a_dpfifo_g331:dpfifo.data[3]
data[4] => a_dpfifo_g331:dpfifo.data[4]
data[5] => a_dpfifo_g331:dpfifo.data[5]
data[6] => a_dpfifo_g331:dpfifo.data[6]
data[7] => a_dpfifo_g331:dpfifo.data[7]
data[8] => a_dpfifo_g331:dpfifo.data[8]
data[9] => a_dpfifo_g331:dpfifo.data[9]
data[10] => a_dpfifo_g331:dpfifo.data[10]
data[11] => a_dpfifo_g331:dpfifo.data[11]
data[12] => a_dpfifo_g331:dpfifo.data[12]
data[13] => a_dpfifo_g331:dpfifo.data[13]
data[14] => a_dpfifo_g331:dpfifo.data[14]
data[15] => a_dpfifo_g331:dpfifo.data[15]
data[16] => a_dpfifo_g331:dpfifo.data[16]
data[17] => a_dpfifo_g331:dpfifo.data[17]
empty <= a_dpfifo_g331:dpfifo.empty
q[0] <= a_dpfifo_g331:dpfifo.q[0]
q[1] <= a_dpfifo_g331:dpfifo.q[1]
q[2] <= a_dpfifo_g331:dpfifo.q[2]
q[3] <= a_dpfifo_g331:dpfifo.q[3]
q[4] <= a_dpfifo_g331:dpfifo.q[4]
q[5] <= a_dpfifo_g331:dpfifo.q[5]
q[6] <= a_dpfifo_g331:dpfifo.q[6]
q[7] <= a_dpfifo_g331:dpfifo.q[7]
q[8] <= a_dpfifo_g331:dpfifo.q[8]
q[9] <= a_dpfifo_g331:dpfifo.q[9]
q[10] <= a_dpfifo_g331:dpfifo.q[10]
q[11] <= a_dpfifo_g331:dpfifo.q[11]
q[12] <= a_dpfifo_g331:dpfifo.q[12]
q[13] <= a_dpfifo_g331:dpfifo.q[13]
q[14] <= a_dpfifo_g331:dpfifo.q[14]
q[15] <= a_dpfifo_g331:dpfifo.q[15]
q[16] <= a_dpfifo_g331:dpfifo.q[16]
q[17] <= a_dpfifo_g331:dpfifo.q[17]
rdreq => a_dpfifo_g331:dpfifo.rreq
sclr => a_dpfifo_g331:dpfifo.sclr
usedw[0] <= a_dpfifo_g331:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_g331:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_g331:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_g331:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_g331:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_g331:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_g331:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_g331:dpfifo.usedw[7]
wrreq => a_dpfifo_g331:dpfifo.wreq


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo
clock => altsyncram_9d81:FIFOram.clock0
clock => cntr_e5b:rd_ptr_msb.clock
clock => cntr_r57:usedw_counter.clock
clock => cntr_f5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9d81:FIFOram.data_a[0]
data[1] => altsyncram_9d81:FIFOram.data_a[1]
data[2] => altsyncram_9d81:FIFOram.data_a[2]
data[3] => altsyncram_9d81:FIFOram.data_a[3]
data[4] => altsyncram_9d81:FIFOram.data_a[4]
data[5] => altsyncram_9d81:FIFOram.data_a[5]
data[6] => altsyncram_9d81:FIFOram.data_a[6]
data[7] => altsyncram_9d81:FIFOram.data_a[7]
data[8] => altsyncram_9d81:FIFOram.data_a[8]
data[9] => altsyncram_9d81:FIFOram.data_a[9]
data[10] => altsyncram_9d81:FIFOram.data_a[10]
data[11] => altsyncram_9d81:FIFOram.data_a[11]
data[12] => altsyncram_9d81:FIFOram.data_a[12]
data[13] => altsyncram_9d81:FIFOram.data_a[13]
data[14] => altsyncram_9d81:FIFOram.data_a[14]
data[15] => altsyncram_9d81:FIFOram.data_a[15]
data[16] => altsyncram_9d81:FIFOram.data_a[16]
data[17] => altsyncram_9d81:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9d81:FIFOram.q_b[0]
q[1] <= altsyncram_9d81:FIFOram.q_b[1]
q[2] <= altsyncram_9d81:FIFOram.q_b[2]
q[3] <= altsyncram_9d81:FIFOram.q_b[3]
q[4] <= altsyncram_9d81:FIFOram.q_b[4]
q[5] <= altsyncram_9d81:FIFOram.q_b[5]
q[6] <= altsyncram_9d81:FIFOram.q_b[6]
q[7] <= altsyncram_9d81:FIFOram.q_b[7]
q[8] <= altsyncram_9d81:FIFOram.q_b[8]
q[9] <= altsyncram_9d81:FIFOram.q_b[9]
q[10] <= altsyncram_9d81:FIFOram.q_b[10]
q[11] <= altsyncram_9d81:FIFOram.q_b[11]
q[12] <= altsyncram_9d81:FIFOram.q_b[12]
q[13] <= altsyncram_9d81:FIFOram.q_b[13]
q[14] <= altsyncram_9d81:FIFOram.q_b[14]
q[15] <= altsyncram_9d81:FIFOram.q_b[15]
q[16] <= altsyncram_9d81:FIFOram.q_b[16]
q[17] <= altsyncram_9d81:FIFOram.q_b[17]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_e5b:rd_ptr_msb.sclr
sclr => cntr_r57:usedw_counter.sclr
sclr => cntr_f5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_r57:usedw_counter.q[0]
usedw[1] <= cntr_r57:usedw_counter.q[1]
usedw[2] <= cntr_r57:usedw_counter.q[2]
usedw[3] <= cntr_r57:usedw_counter.q[3]
usedw[4] <= cntr_r57:usedw_counter.q[4]
usedw[5] <= cntr_r57:usedw_counter.q[5]
usedw[6] <= cntr_r57:usedw_counter.q[6]
usedw[7] <= cntr_r57:usedw_counter.q[7]
wreq => valid_wreq.IN0


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cmpr_3o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cmpr_3o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_r57:usedw_counter
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|vv|Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|vv|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|vv|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN1
clock_25 => clock_25.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC


|vv|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_ddg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ddg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ddg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ddg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_ddg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ddg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ddg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ddg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ddg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ddg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ddg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ddg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ddg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ddg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ddg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ddg1:auto_generated.address_a[11]
address_a[12] => altsyncram_ddg1:auto_generated.address_a[12]
address_a[13] => altsyncram_ddg1:auto_generated.address_a[13]
address_a[14] => altsyncram_ddg1:auto_generated.address_a[14]
address_a[15] => altsyncram_ddg1:auto_generated.address_a[15]
address_a[16] => altsyncram_ddg1:auto_generated.address_a[16]
address_b[0] => altsyncram_ddg1:auto_generated.address_b[0]
address_b[1] => altsyncram_ddg1:auto_generated.address_b[1]
address_b[2] => altsyncram_ddg1:auto_generated.address_b[2]
address_b[3] => altsyncram_ddg1:auto_generated.address_b[3]
address_b[4] => altsyncram_ddg1:auto_generated.address_b[4]
address_b[5] => altsyncram_ddg1:auto_generated.address_b[5]
address_b[6] => altsyncram_ddg1:auto_generated.address_b[6]
address_b[7] => altsyncram_ddg1:auto_generated.address_b[7]
address_b[8] => altsyncram_ddg1:auto_generated.address_b[8]
address_b[9] => altsyncram_ddg1:auto_generated.address_b[9]
address_b[10] => altsyncram_ddg1:auto_generated.address_b[10]
address_b[11] => altsyncram_ddg1:auto_generated.address_b[11]
address_b[12] => altsyncram_ddg1:auto_generated.address_b[12]
address_b[13] => altsyncram_ddg1:auto_generated.address_b[13]
address_b[14] => altsyncram_ddg1:auto_generated.address_b[14]
address_b[15] => altsyncram_ddg1:auto_generated.address_b[15]
address_b[16] => altsyncram_ddg1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ddg1:auto_generated.clock0
clock1 => altsyncram_ddg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_ddg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ddg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ddg1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated
address_a[0] => altsyncram_d7r1:altsyncram1.address_b[0]
address_a[1] => altsyncram_d7r1:altsyncram1.address_b[1]
address_a[2] => altsyncram_d7r1:altsyncram1.address_b[2]
address_a[3] => altsyncram_d7r1:altsyncram1.address_b[3]
address_a[4] => altsyncram_d7r1:altsyncram1.address_b[4]
address_a[5] => altsyncram_d7r1:altsyncram1.address_b[5]
address_a[6] => altsyncram_d7r1:altsyncram1.address_b[6]
address_a[7] => altsyncram_d7r1:altsyncram1.address_b[7]
address_a[8] => altsyncram_d7r1:altsyncram1.address_b[8]
address_a[9] => altsyncram_d7r1:altsyncram1.address_b[9]
address_a[10] => altsyncram_d7r1:altsyncram1.address_b[10]
address_a[11] => altsyncram_d7r1:altsyncram1.address_b[11]
address_a[12] => altsyncram_d7r1:altsyncram1.address_b[12]
address_a[13] => altsyncram_d7r1:altsyncram1.address_b[13]
address_a[14] => altsyncram_d7r1:altsyncram1.address_b[14]
address_a[15] => altsyncram_d7r1:altsyncram1.address_b[15]
address_a[16] => altsyncram_d7r1:altsyncram1.address_b[16]
address_b[0] => altsyncram_d7r1:altsyncram1.address_a[0]
address_b[1] => altsyncram_d7r1:altsyncram1.address_a[1]
address_b[2] => altsyncram_d7r1:altsyncram1.address_a[2]
address_b[3] => altsyncram_d7r1:altsyncram1.address_a[3]
address_b[4] => altsyncram_d7r1:altsyncram1.address_a[4]
address_b[5] => altsyncram_d7r1:altsyncram1.address_a[5]
address_b[6] => altsyncram_d7r1:altsyncram1.address_a[6]
address_b[7] => altsyncram_d7r1:altsyncram1.address_a[7]
address_b[8] => altsyncram_d7r1:altsyncram1.address_a[8]
address_b[9] => altsyncram_d7r1:altsyncram1.address_a[9]
address_b[10] => altsyncram_d7r1:altsyncram1.address_a[10]
address_b[11] => altsyncram_d7r1:altsyncram1.address_a[11]
address_b[12] => altsyncram_d7r1:altsyncram1.address_a[12]
address_b[13] => altsyncram_d7r1:altsyncram1.address_a[13]
address_b[14] => altsyncram_d7r1:altsyncram1.address_a[14]
address_b[15] => altsyncram_d7r1:altsyncram1.address_a[15]
address_b[16] => altsyncram_d7r1:altsyncram1.address_a[16]
clock0 => altsyncram_d7r1:altsyncram1.clock1
clock1 => altsyncram_d7r1:altsyncram1.clock0
data_a[0] => altsyncram_d7r1:altsyncram1.data_b[0]
data_a[1] => altsyncram_d7r1:altsyncram1.data_b[1]
data_a[2] => altsyncram_d7r1:altsyncram1.data_b[2]
q_b[0] <= altsyncram_d7r1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_d7r1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_d7r1:altsyncram1.q_a[2]
wren_a => altsyncram_d7r1:altsyncram1.clocken1
wren_a => altsyncram_d7r1:altsyncram1.wren_b


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[9] => ram_block2a32.PORTAADDR9
address_a[9] => ram_block2a33.PORTAADDR9
address_a[9] => ram_block2a34.PORTAADDR9
address_a[9] => ram_block2a35.PORTAADDR9
address_a[9] => ram_block2a36.PORTAADDR9
address_a[9] => ram_block2a37.PORTAADDR9
address_a[9] => ram_block2a38.PORTAADDR9
address_a[9] => ram_block2a39.PORTAADDR9
address_a[9] => ram_block2a40.PORTAADDR9
address_a[9] => ram_block2a41.PORTAADDR9
address_a[9] => ram_block2a42.PORTAADDR9
address_a[9] => ram_block2a43.PORTAADDR9
address_a[9] => ram_block2a44.PORTAADDR9
address_a[9] => ram_block2a45.PORTAADDR9
address_a[9] => ram_block2a46.PORTAADDR9
address_a[9] => ram_block2a47.PORTAADDR9
address_a[9] => ram_block2a48.PORTAADDR9
address_a[9] => ram_block2a49.PORTAADDR9
address_a[9] => ram_block2a50.PORTAADDR9
address_a[9] => ram_block2a51.PORTAADDR9
address_a[9] => ram_block2a52.PORTAADDR9
address_a[9] => ram_block2a53.PORTAADDR9
address_a[9] => ram_block2a54.PORTAADDR9
address_a[9] => ram_block2a55.PORTAADDR9
address_a[9] => ram_block2a56.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[10] => ram_block2a32.PORTAADDR10
address_a[10] => ram_block2a33.PORTAADDR10
address_a[10] => ram_block2a34.PORTAADDR10
address_a[10] => ram_block2a35.PORTAADDR10
address_a[10] => ram_block2a36.PORTAADDR10
address_a[10] => ram_block2a37.PORTAADDR10
address_a[10] => ram_block2a38.PORTAADDR10
address_a[10] => ram_block2a39.PORTAADDR10
address_a[10] => ram_block2a40.PORTAADDR10
address_a[10] => ram_block2a41.PORTAADDR10
address_a[10] => ram_block2a42.PORTAADDR10
address_a[10] => ram_block2a43.PORTAADDR10
address_a[10] => ram_block2a44.PORTAADDR10
address_a[10] => ram_block2a45.PORTAADDR10
address_a[10] => ram_block2a46.PORTAADDR10
address_a[10] => ram_block2a47.PORTAADDR10
address_a[10] => ram_block2a48.PORTAADDR10
address_a[10] => ram_block2a49.PORTAADDR10
address_a[10] => ram_block2a50.PORTAADDR10
address_a[10] => ram_block2a51.PORTAADDR10
address_a[10] => ram_block2a52.PORTAADDR10
address_a[10] => ram_block2a53.PORTAADDR10
address_a[10] => ram_block2a54.PORTAADDR10
address_a[10] => ram_block2a55.PORTAADDR10
address_a[10] => ram_block2a56.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[11] => ram_block2a32.PORTAADDR11
address_a[11] => ram_block2a33.PORTAADDR11
address_a[11] => ram_block2a34.PORTAADDR11
address_a[11] => ram_block2a35.PORTAADDR11
address_a[11] => ram_block2a36.PORTAADDR11
address_a[11] => ram_block2a37.PORTAADDR11
address_a[11] => ram_block2a38.PORTAADDR11
address_a[11] => ram_block2a39.PORTAADDR11
address_a[11] => ram_block2a40.PORTAADDR11
address_a[11] => ram_block2a41.PORTAADDR11
address_a[11] => ram_block2a42.PORTAADDR11
address_a[11] => ram_block2a43.PORTAADDR11
address_a[11] => ram_block2a44.PORTAADDR11
address_a[11] => ram_block2a45.PORTAADDR11
address_a[11] => ram_block2a46.PORTAADDR11
address_a[11] => ram_block2a47.PORTAADDR11
address_a[11] => ram_block2a48.PORTAADDR11
address_a[11] => ram_block2a49.PORTAADDR11
address_a[11] => ram_block2a50.PORTAADDR11
address_a[11] => ram_block2a51.PORTAADDR11
address_a[11] => ram_block2a52.PORTAADDR11
address_a[11] => ram_block2a53.PORTAADDR11
address_a[11] => ram_block2a54.PORTAADDR11
address_a[11] => ram_block2a55.PORTAADDR11
address_a[11] => ram_block2a56.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_tpa:decode3.data[0]
address_a[12] => decode_tpa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_tpa:decode3.data[1]
address_a[13] => decode_tpa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_tpa:decode3.data[2]
address_a[14] => decode_tpa:decode_a.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_tpa:decode3.data[3]
address_a[15] => decode_tpa:decode_a.data[3]
address_a[16] => address_reg_a[4].DATAIN
address_a[16] => decode_tpa:decode3.data[4]
address_a[16] => decode_tpa:decode_a.data[4]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_tpa:decode4.data[0]
address_b[12] => decode_tpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_tpa:decode4.data[1]
address_b[13] => decode_tpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_tpa:decode4.data[2]
address_b[14] => decode_tpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_tpa:decode4.data[3]
address_b[15] => decode_tpa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_tpa:decode4.data[4]
address_b[16] => decode_tpa:decode_b.data[4]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a51.PORTADATAIN
data_a[0] => ram_block2a54.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a22.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[1] => ram_block2a28.PORTADATAIN
data_a[1] => ram_block2a31.PORTADATAIN
data_a[1] => ram_block2a34.PORTADATAIN
data_a[1] => ram_block2a37.PORTADATAIN
data_a[1] => ram_block2a40.PORTADATAIN
data_a[1] => ram_block2a43.PORTADATAIN
data_a[1] => ram_block2a46.PORTADATAIN
data_a[1] => ram_block2a49.PORTADATAIN
data_a[1] => ram_block2a52.PORTADATAIN
data_a[1] => ram_block2a55.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a23.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[2] => ram_block2a29.PORTADATAIN
data_a[2] => ram_block2a32.PORTADATAIN
data_a[2] => ram_block2a35.PORTADATAIN
data_a[2] => ram_block2a38.PORTADATAIN
data_a[2] => ram_block2a41.PORTADATAIN
data_a[2] => ram_block2a44.PORTADATAIN
data_a[2] => ram_block2a47.PORTADATAIN
data_a[2] => ram_block2a50.PORTADATAIN
data_a[2] => ram_block2a53.PORTADATAIN
data_a[2] => ram_block2a56.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a51.PORTBDATAIN
data_b[0] => ram_block2a54.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a16.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a22.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[1] => ram_block2a28.PORTBDATAIN
data_b[1] => ram_block2a31.PORTBDATAIN
data_b[1] => ram_block2a34.PORTBDATAIN
data_b[1] => ram_block2a37.PORTBDATAIN
data_b[1] => ram_block2a40.PORTBDATAIN
data_b[1] => ram_block2a43.PORTBDATAIN
data_b[1] => ram_block2a46.PORTBDATAIN
data_b[1] => ram_block2a49.PORTBDATAIN
data_b[1] => ram_block2a52.PORTBDATAIN
data_b[1] => ram_block2a55.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a17.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a23.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[2] => ram_block2a29.PORTBDATAIN
data_b[2] => ram_block2a32.PORTBDATAIN
data_b[2] => ram_block2a35.PORTBDATAIN
data_b[2] => ram_block2a38.PORTBDATAIN
data_b[2] => ram_block2a41.PORTBDATAIN
data_b[2] => ram_block2a44.PORTBDATAIN
data_b[2] => ram_block2a47.PORTBDATAIN
data_b[2] => ram_block2a50.PORTBDATAIN
data_b[2] => ram_block2a53.PORTBDATAIN
data_b[2] => ram_block2a56.PORTBDATAIN
q_a[0] <= mux_8kb:mux5.result[0]
q_a[1] <= mux_8kb:mux5.result[1]
q_a[2] <= mux_8kb:mux5.result[2]
q_b[0] <= mux_8kb:mux6.result[0]
q_b[1] <= mux_8kb:mux6.result[1]
q_b[2] <= mux_8kb:mux6.result[2]
wren_a => decode_tpa:decode3.enable
wren_b => decode_tpa:decode4.enable


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode3
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0
eq[0] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode883w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1076w[3].DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode4
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0
eq[0] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode883w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1076w[3].DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0
eq[0] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode883w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1076w[3].DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_b
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0
eq[0] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode883w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode964w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1076w[3].DB_MAX_OUTPUT_PORT_TYPE


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|vv|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|vv|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>


|vv|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


