{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.373333",
   "Default View_TopLeft":"-568,-319",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "PinnedBlocks":"/xadc_wiz_0|/xadc_read_0|/axis_red_pitaya_adc_0|/Prozessing_System|/Calculation|/data_aquisition|/axis_red_pitaya_dac_0|",
   "PinnedPorts":"",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2200 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2200 -y 110 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -60 -y 830 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -60 -y 850 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -60 -y 870 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -60 -y 890 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -60 -y 910 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -60 -y 190 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -60 -y 210 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 6 -x 2200 -y -280 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 6 -x 2200 -y -300 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 6 -x 2200 -y 130 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 6 -x 2200 -y 630 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 6 -x 2200 -y 650 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 6 -x 2200 -y 670 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 6 -x 2200 -y 690 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -60 -y 600 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -60 -y 620 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 6 -x 2200 -y 710 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 6 -x 2200 -y -260 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 6 -x 2200 -y 550 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 6 -x 2200 -y -240 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 6 -x 2200 -y 530 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x 150 -y 600 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 1 -x 150 -y 900 -defaultsOSRD
preplace inst xadc_read_0 -pg 1 -lvl 2 -x 510 -y 900 -defaultsOSRD
preplace inst Prozessing_System -pg 1 -lvl 1 -x 150 -y 190 -defaultsOSRD
preplace inst data_aquisition -pg 1 -lvl 4 -x 1352 -y 670 -defaultsOSRD
preplace inst Calculation -pg 1 -lvl 3 -x 920 -y 670 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 5 -x 1700 -y 670 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 NJ 190
preplace netloc adc_clk_n_i_1 1 0 1 NJ 210
preplace netloc rst_0_peripheral_aresetn 1 0 4 -20 760 290 720 640 790 1110
preplace netloc pll_0_clk_out1 1 0 5 -30 520 310 660 650 780 1100 780 1520
preplace netloc slice_7_dout 1 1 2 N 250 640
preplace netloc slice_9_dout 1 1 2 N 270 630
preplace netloc feedback_combined_0_trig_out 1 3 3 1070 550 N 550 1820
preplace netloc adc_dat_a_i_1 1 0 1 NJ 600
preplace netloc adc_dat_b_i_1 1 0 1 NJ 620
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 5 320 130 N 130 N 130 N 130 N
preplace netloc slice_0_dout 1 1 3 N 290 N 290 1090
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 5 1 N 630
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 5 1 N 650
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 5 1 N 710
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 5 1 N 670
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 5 1 N 690
preplace netloc Prozessing_System_locked 1 1 4 NJ 190 NJ 190 N 190 1510
preplace netloc Prozessing_System_clk_out2 1 1 4 NJ 230 NJ 230 N 230 1500
preplace netloc fb_cfg_M_AXIS 1 1 2 N 150 650
preplace netloc Vp_Vn_1 1 0 1 NJ 830
preplace netloc Vaux0_1 1 0 1 NJ 850
preplace netloc rate_0_M_AXIS 1 1 3 310 140 N 140 1110
preplace netloc Vaux9_1 1 0 1 NJ 910
preplace netloc conv_0_M_AXIS 1 0 5 -40 770 N 770 N 770 N 770 1490
preplace netloc ps_0_FIXED_IO 1 1 5 N 110 N 110 N 110 N 110 N
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 2 300 640 N
preplace netloc xadc_wiz_0_M_AXIS 1 1 1 280 850n
preplace netloc ps_0_DDR 1 1 5 N 90 N 90 N 90 N 90 N
preplace netloc ch1_mem_fb_split_M00_AXIS 1 3 1 1060 620n
preplace netloc Vaux8_1 1 0 1 NJ 890
preplace netloc Vaux1_1 1 0 1 NJ 870
preplace netloc ch1_output_dac_mem_split_M00_AXIS 1 3 1 1100 640n
preplace netloc Calculation_M_AXIS 1 3 2 1080 560 1490
levelinfo -pg 1 -60 150 510 920 1352 1700 2200
pagesize -pg 1 -db -bbox -sgen -230 -320 2360 2270
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10",
   ""da_clkrst_cnt"":"3"
}
