Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/marku/Documents/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7c9fc049a41a40c399373ab862186b87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eight_bit_substractor_sim_behav xil_defaultlib.eight_bit_substractor_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bits_adder
Compiling module xil_defaultlib.eight_bit_substractor
Compiling module xil_defaultlib.eight_bit_substractor_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eight_bit_substractor_sim_behav
