Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 12 20:30:49 2025
| Host         : Nani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_topmodule_timing_summary_routed.rpt -pb adder_topmodule_timing_summary_routed.pb -rpx adder_topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (131)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: go (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller1/FSM_onehot_present_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (131)
--------------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  147          inf        0.000                      0                  147           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath1/o_sum_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.301ns  (logic 3.052ns (57.581%)  route 2.249ns (42.419%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[15]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath1/o_sum_reg[15]/Q
                         net (fo=1, routed)           2.249     2.705    o_sum_OBUF[15]
    L18                  OBUF (Prop_obuf_I_O)         2.596     5.301 r  o_sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.301    o_sum[15]
    L18                                                               r  o_sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.171ns  (logic 3.068ns (59.329%)  route 2.103ns (40.671%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[14]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath1/o_sum_reg[14]/Q
                         net (fo=1, routed)           2.103     2.559    o_sum_OBUF[14]
    K18                  OBUF (Prop_obuf_I_O)         2.612     5.171 r  o_sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.171    o_sum[14]
    K18                                                               r  o_sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.143ns  (logic 3.052ns (59.351%)  route 2.091ns (40.649%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[10]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath1/o_sum_reg[10]/Q
                         net (fo=1, routed)           2.091     2.547    o_sum_OBUF[10]
    R19                  OBUF (Prop_obuf_I_O)         2.596     5.143 r  o_sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.143    o_sum[10]
    R19                                                               r  o_sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.143ns  (logic 3.051ns (59.335%)  route 2.091ns (40.665%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[12]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath1/o_sum_reg[12]/Q
                         net (fo=1, routed)           2.091     2.547    o_sum_OBUF[12]
    N19                  OBUF (Prop_obuf_I_O)         2.595     5.143 r  o_sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.143    o_sum[12]
    N19                                                               r  o_sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 3.206ns (62.622%)  route 1.914ns (37.378%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[9]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[9]/Q
                         net (fo=1, routed)           1.914     2.333    o_sum_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         2.787     5.119 r  o_sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.119    o_sum[9]
    M19                                                               r  o_sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.102ns  (logic 3.216ns (63.031%)  route 1.886ns (36.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[8]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[8]/Q
                         net (fo=1, routed)           1.886     2.305    o_sum_OBUF[8]
    L17                  OBUF (Prop_obuf_I_O)         2.797     5.102 r  o_sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.102    o_sum[8]
    L17                                                               r  o_sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.055ns  (logic 3.181ns (62.919%)  route 1.874ns (37.081%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[5]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[5]/Q
                         net (fo=1, routed)           1.874     2.293    o_sum_OBUF[5]
    P17                  OBUF (Prop_obuf_I_O)         2.762     5.055 r  o_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.055    o_sum[5]
    P17                                                               r  o_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 3.177ns (62.988%)  route 1.867ns (37.012%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[6]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[6]/Q
                         net (fo=1, routed)           1.867     2.286    o_sum_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         2.758     5.044 r  o_sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.044    o_sum[6]
    N17                                                               r  o_sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.014ns  (logic 3.201ns (63.838%)  route 1.813ns (36.162%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[4]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[4]/Q
                         net (fo=1, routed)           1.813     2.232    o_sum_OBUF[4]
    P18                  OBUF (Prop_obuf_I_O)         2.782     5.014 r  o_sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.014    o_sum[4]
    P18                                                               r  o_sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/o_sum_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 3.184ns (63.585%)  route 1.824ns (36.415%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  datapath1/o_sum_reg[3]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  datapath1/o_sum_reg[3]/Q
                         net (fo=1, routed)           1.824     2.243    o_sum_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         2.765     5.008 r  o_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.008    o_sum[3]
    R18                                                               r  o_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath1/sum_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  datapath1/sum_reg[10]/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[10]/Q
                         net (fo=2, routed)           0.069     0.210    datapath1/D[5]
    SLICE_X0Y19          FDRE                                         r  datapath1/o_sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.799%)  route 0.126ns (47.201%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE                         0.000     0.000 r  datapath1/sum_reg[7]/C
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[7]/Q
                         net (fo=2, routed)           0.126     0.267    datapath1/D[2]
    SLICE_X0Y19          FDRE                                         r  datapath1/o_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE                         0.000     0.000 r  datapath1/sum_reg[5]/C
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[5]/Q
                         net (fo=2, routed)           0.127     0.268    datapath1/D[0]
    SLICE_X0Y20          FDRE                                         r  datapath1/o_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  datapath1/sum_reg[11]/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[11]/Q
                         net (fo=2, routed)           0.130     0.271    datapath1/D[6]
    SLICE_X0Y19          FDRE                                         r  datapath1/o_sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  datapath1/sum_reg[15]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[15]/Q
                         net (fo=2, routed)           0.131     0.272    datapath1/D[10]
    SLICE_X0Y20          FDRE                                         r  datapath1/o_sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller1/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller1/bsel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.201%)  route 0.152ns (51.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  controller1/FSM_onehot_present_state_reg[5]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller1/FSM_onehot_present_state_reg[5]/Q
                         net (fo=4, routed)           0.152     0.293    controller1/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X0Y18          LDCE                                         r  controller1/bsel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.622%)  route 0.175ns (55.378%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  datapath1/sum_reg[3]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[3]/Q
                         net (fo=2, routed)           0.175     0.316    datapath1/sum_reg[3]
    SLICE_X0Y19          FDRE                                         r  datapath1/o_sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.581%)  route 0.183ns (56.419%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  datapath1/sum_reg[1]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    datapath1/sum_reg[1]
    SLICE_X0Y19          FDRE                                         r  datapath1/o_sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.500%)  route 0.183ns (56.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  datapath1/sum_reg[13]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[13]/Q
                         net (fo=2, routed)           0.183     0.324    datapath1/D[8]
    SLICE_X0Y20          FDRE                                         r  datapath1/o_sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath1/sum_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath1/o_sum_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.389%)  route 0.184ns (56.611%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  datapath1/sum_reg[12]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath1/sum_reg[12]/Q
                         net (fo=2, routed)           0.184     0.325    datapath1/D[7]
    SLICE_X0Y20          FDRE                                         r  datapath1/o_sum_reg[12]/D
  -------------------------------------------------------------------    -------------------





