// Seed: 2659994488
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic id_4;
  tri   id_5 = -1'b0 - ~id_2;
  tri1  id_6 = -1 - 1;
  assign id_2[1] = -1 + id_6 ? -1'h0 : -1 ? 1 : id_4;
  id_7 :
  assert property (@(posedge 1'h0 == id_1) id_6)
  else $clog2(33);
  ;
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input logic [7:0] id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_10
  );
  input wire id_2;
  inout wire id_1;
  assign id_7 = id_8;
  assign id_11[-1] = id_4[id_5>1];
  wire id_13;
  logic id_14 = id_5, id_15 = -1;
endmodule
