INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_twinkle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/led_twinkle/led_twinkle.srcs/sim_1/new/tb_led_twinkle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led_twinkle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/led_twinkle/led_twinkle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
