# SystemVerilog_Development_Course
Course examples and exercises about HDL for FPGA development
