{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 10:35:35 2016 " "Info: Processing started: Mon Feb 29 10:35:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prac4 -c prac4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prac4 -c prac4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cop2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cop2-xx " "Info: Found design unit 1: cop2-xx" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cop2 " "Info: Found entity 1: cop2" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"0\" cop2.vhd(14) " "Error (10482): VHDL error at cop2.vhd(14): object \"\"0\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 14 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"2\" cop2.vhd(16) " "Error (10482): VHDL error at cop2.vhd(16): object \"\"2\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"4\" cop2.vhd(18) " "Error (10482): VHDL error at cop2.vhd(18): object \"\"4\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 18 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"6\" cop2.vhd(20) " "Error (10482): VHDL error at cop2.vhd(20): object \"\"6\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"8\" cop2.vhd(22) " "Error (10482): VHDL error at cop2.vhd(22): object \"\"8\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"a\" cop2.vhd(24) " "Error (10482): VHDL error at cop2.vhd(24): object \"\"a\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"c\" cop2.vhd(26) " "Error (10482): VHDL error at cop2.vhd(26): object \"\"c\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 26 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "\"e\" cop2.vhd(28) " "Error (10482): VHDL error at cop2.vhd(28): object \"\"e\"\" is used but not declared" {  } { { "cop2.vhd" "" { Text "F:/prac4/cop2.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 29 10:35:40 2016 " "Error: Processing ended: Mon Feb 29 10:35:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
