
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001be  00800200  00006be8  00006c7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006be8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000847  008003be  008003be  00006e3a  2**0
                  ALLOC
  3 .stab         000134f4  00000000  00000000  00006e3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009bf8  00000000  00000000  0001a330  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00023f28  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  00023f39  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  00025099  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  0002610b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00026128  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 13 03 	jmp	0x626	; 0x626 <__ctors_end>
       4:	0c 94 4c 2f 	jmp	0x5e98	; 0x5e98 <__vector_1>
       8:	0c 94 7e 2f 	jmp	0x5efc	; 0x5efc <__vector_2>
       c:	0c 94 b0 2f 	jmp	0x5f60	; 0x5f60 <__vector_3>
      10:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      14:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      18:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      1c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      20:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      24:	0c 94 1a 2f 	jmp	0x5e34	; 0x5e34 <__vector_9>
      28:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      2c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      30:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      34:	0c 94 79 2d 	jmp	0x5af2	; 0x5af2 <__vector_13>
      38:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      3c:	0c 94 79 2d 	jmp	0x5af2	; 0x5af2 <__vector_13>
      40:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      44:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      48:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      4c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      50:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      54:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      58:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      5c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      60:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      64:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      68:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      6c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      70:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      74:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      78:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      7c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      80:	0c 94 ac 2d 	jmp	0x5b58	; 0x5b58 <__vector_32>
      84:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      88:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      8c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      90:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      94:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      98:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      9c:	0c 94 20 06 	jmp	0xc40	; 0xc40 <__vector_39>
      a0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      ac:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      bc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      cc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      dc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e4:	0c 94 bb 10 	jmp	0x2176	; 0x2176 <__vector_57>
      e8:	0c 94 ac 10 	jmp	0x2158	; 0x2158 <__vector_58>
      ec:	0c 94 7c 10 	jmp	0x20f8	; 0x20f8 <__vector_59>
      f0:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__vector_60>
      f4:	0c 94 6d 10 	jmp	0x20da	; 0x20da <__vector_61>
      f8:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__vector_62>
      fc:	0c 94 4f 10 	jmp	0x209e	; 0x209e <__vector_63>
     100:	0c 94 40 10 	jmp	0x2080	; 0x2080 <__vector_64>
     104:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     108:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     10c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     110:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     114:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     118:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     11c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     120:	e0 12       	cpse	r14, r16
     122:	ed 12       	cpse	r14, r29
     124:	fa 12       	cpse	r15, r26
     126:	07 13       	cpse	r16, r23
     128:	14 13       	cpse	r17, r20
     12a:	21 13       	cpse	r18, r17
     12c:	2e 13       	cpse	r18, r30
     12e:	51 13       	cpse	r21, r17
     130:	5f 13       	cpse	r21, r31
     132:	6d 13       	cpse	r22, r29
     134:	7b 13       	cpse	r23, r27
     136:	89 13       	cpse	r24, r25
     138:	97 13       	cpse	r25, r23
     13a:	a5 13       	cpse	r26, r21
     13c:	c8 13       	cpse	r28, r24
     13e:	ca 13       	cpse	r28, r26
     140:	cc 13       	cpse	r28, r28
     142:	ce 13       	cpse	r28, r30
     144:	d0 13       	cpse	r29, r16
     146:	d2 13       	cpse	r29, r18
     148:	d4 13       	cpse	r29, r20
     14a:	f3 13       	cpse	r31, r19
     14c:	16 14       	cp	r1, r6
     14e:	3a 14       	cp	r3, r10
     150:	5d 14       	cp	r5, r13
     152:	80 14       	cp	r8, r0
     154:	a3 14       	cp	r10, r3
     156:	c6 14       	cp	r12, r6
     158:	00 15       	cp	r16, r0
     15a:	0d 15       	cp	r16, r13
     15c:	1a 15       	cp	r17, r10
     15e:	27 15       	cp	r18, r7
     160:	34 15       	cp	r19, r4
     162:	41 15       	cp	r20, r1
     164:	4e 15       	cp	r20, r14
     166:	67 15       	cp	r22, r7
     168:	74 15       	cp	r23, r4
     16a:	81 15       	cp	r24, r1
     16c:	8e 15       	cp	r24, r14
     16e:	9b 15       	cp	r25, r11
     170:	a8 15       	cp	r26, r8
     172:	b5 15       	cp	r27, r5
     174:	d2 1c       	adc	r13, r2
     176:	d8 1c       	adc	r13, r8
     178:	db 1c       	adc	r13, r11
     17a:	de 1c       	adc	r13, r14
     17c:	e1 1c       	adc	r14, r1
     17e:	e4 1c       	adc	r14, r4
     180:	ea 1c       	adc	r14, r10
     182:	e7 1c       	adc	r14, r7
     184:	ed 1c       	adc	r14, r13
     186:	f0 1c       	adc	r15, r0
     188:	f3 1c       	adc	r15, r3
     18a:	fc 1c       	adc	r15, r12
     18c:	ff 1c       	adc	r15, r15
     18e:	02 1d       	adc	r16, r2
     190:	05 1d       	adc	r16, r5
     192:	f9 1c       	adc	r15, r9
     194:	cf 1c       	adc	r12, r15
     196:	d5 1c       	adc	r13, r5
     198:	08 1d       	adc	r16, r8
     19a:	0b 1d       	adc	r16, r11
     19c:	f6 1c       	adc	r15, r6
     19e:	cc 1c       	adc	r12, r12
     1a0:	f4 1d       	adc	r31, r4
     1a2:	f7 1d       	adc	r31, r7
     1a4:	02 1e       	adc	r0, r18
     1a6:	07 1e       	adc	r0, r23
     1a8:	0e 1e       	adc	r0, r30
     1aa:	17 1e       	adc	r1, r23
     1ac:	1a 1e       	adc	r1, r26
     1ae:	1f 1e       	adc	r1, r31
     1b0:	26 1e       	adc	r2, r22
     1b2:	2f 1e       	adc	r2, r31

000001b4 <__trampolines_end>:
     1b4:	43 6f       	ori	r20, 0xF3	; 243
     1b6:	75 6c       	ori	r23, 0xC5	; 197
     1b8:	64 20       	and	r6, r4
     1ba:	6e 6f       	ori	r22, 0xFE	; 254
     1bc:	74 20       	and	r7, r4
     1be:	61 64       	ori	r22, 0x41	; 65
     1c0:	64 20       	and	r6, r4
     1c2:	73 6c       	ori	r23, 0xC3	; 195
     1c4:	6f 74       	andi	r22, 0x4F	; 79
     1c6:	21 0d       	add	r18, r1
     1c8:	0a 00       	.word	0x000a	; ????

000001ca <__c.3563>:
     1ca:	4e 61 6e 6f 2d 52 4b 20 56 65 72 73 69 6f 6e 20     Nano-RK Version 
	...

000001db <__c.3553>:
     1db:	41 70 70 20 74 78 5f 62 75 66 20 53 65 6e 74 0a     App tx_buf Sent.
	...

000001ec <__c.3777>:
     1ec:	46 61 69 6c 65 64 20 74 6f 20 72 65 67 69 73 74     Failed to regist
     1fc:	65 72 20 73 69 67 6e 61 6c 0d 0a 00                 er signal...

00000208 <__c.3747>:
     208:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     218:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     228:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

00000234 <__c.3745>:
     234:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     244:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     254:	61 69 6c 65 64 0d 0a 00                             ailed...

0000025c <__c.3743>:
     25c:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     26c:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     27c:	61 69 6c 65 64 0d 0a 00                             ailed...

00000284 <__c.3718>:
     284:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     294:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     2a4:	0d 0a 00                                            ...

000002a7 <__c.3716>:
     2a7:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     2b7:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     2c7:	74 0d 0a 00                                         t...

000002cb <__c.3341>:
     2cb:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2db:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002e8 <__c.3336>:
     2e8:	0d 0a 00                                            ...

000002eb <__c.3334>:
     2eb:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2fb:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000308 <__c.3332>:
     308:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     318:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000321 <__c.3330>:
     321:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     331:	3a 20 00                                            : .

00000334 <__c.3328>:
     334:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000344 <__c.3326>:
     344:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     354:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

0000035f <__c.3324>:
     35f:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000370 <__c.3322>:
     370:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     380:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000391 <__c.3320>:
     391:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     3a1:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

000003ac <__c.3318>:
     3ac:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000003b7 <__c.3420>:
     3b7:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000003be <__c.3417>:
     3be:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000003cd <__c.3414>:
     3cd:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003de <__c.3411>:
     3de:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3ee:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003f9 <__c.3408>:
     3f9:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     409:	20 53 69 67 6e 61 6c 00                              Signal.

00000411 <__c.3405>:
     411:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     421:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000431 <__c.3402>:
     431:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     441:	72 6f 72 00                                         ror.

00000445 <__c.3399>:
     445:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000456 <__c.3396>:
     456:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     466:	61 72 74 00                                         art.

0000046a <__c.3393>:
     46a:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000479 <__c.3390>:
     479:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     489:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000494 <__c.3387>:
     494:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000004a0 <__c.3384>:
     4a0:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     4b0:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     4c0:	20 6f 6b 3f 00                                       ok?.

000004c5 <__c.3381>:
     4c5:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     4d5:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004e3 <__c.3378>:
     4e3:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4f3:	72 74 00                                            rt.

000004f6 <__c.3375>:
     4f6:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     506:	49 44 00                                            ID.

00000509 <__c.3372>:
     509:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     519:	20 57 61 6b 65 75 70 00                              Wakeup.

00000521 <__c.3369>:
     521:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     531:	6c 61 74 65 64 00                                   lated.

00000537 <__c.3366>:
     537:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     547:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000552 <__c.3363>:
     552:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     562:	69 6e 74 65 72 00                                   inter.

00000568 <__c.3360>:
     568:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     578:	6c 6f 77 00                                         low.

0000057c <__c.3357>:
     57c:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     58c:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     59c:	6e 6f 75 67 68 21 00                                nough!.

000005a3 <__c.3353>:
     5a3:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     5b3:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     5c3:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     5d3:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005df <__c.3350>:
     5df:	29 3a 20 00                                         ): .

000005e3 <__c.3348>:
     5e3:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005ef <__c.3341>:
     5ef:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000005ff <__c.3249>:
     5ff:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000060e <__c.2228>:
     60e:	45 46 47 65 66 67 00                                EFGefg.

00000615 <__c.2222>:
     615:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.
	...

00000626 <__ctors_end>:
     626:	11 24       	eor	r1, r1
     628:	1f be       	out	0x3f, r1	; 63
     62a:	cf ef       	ldi	r28, 0xFF	; 255
     62c:	d1 e4       	ldi	r29, 0x41	; 65
     62e:	de bf       	out	0x3e, r29	; 62
     630:	cd bf       	out	0x3d, r28	; 61

00000632 <__do_copy_data>:
     632:	13 e0       	ldi	r17, 0x03	; 3
     634:	a0 e0       	ldi	r26, 0x00	; 0
     636:	b2 e0       	ldi	r27, 0x02	; 2
     638:	e8 ee       	ldi	r30, 0xE8	; 232
     63a:	fb e6       	ldi	r31, 0x6B	; 107
     63c:	00 e0       	ldi	r16, 0x00	; 0
     63e:	0b bf       	out	0x3b, r16	; 59
     640:	02 c0       	rjmp	.+4      	; 0x646 <__do_copy_data+0x14>
     642:	07 90       	elpm	r0, Z+
     644:	0d 92       	st	X+, r0
     646:	ae 3b       	cpi	r26, 0xBE	; 190
     648:	b1 07       	cpc	r27, r17
     64a:	d9 f7       	brne	.-10     	; 0x642 <__do_copy_data+0x10>

0000064c <__do_clear_bss>:
     64c:	1c e0       	ldi	r17, 0x0C	; 12
     64e:	ae eb       	ldi	r26, 0xBE	; 190
     650:	b3 e0       	ldi	r27, 0x03	; 3
     652:	01 c0       	rjmp	.+2      	; 0x656 <.do_clear_bss_start>

00000654 <.do_clear_bss_loop>:
     654:	1d 92       	st	X+, r1

00000656 <.do_clear_bss_start>:
     656:	a5 30       	cpi	r26, 0x05	; 5
     658:	b1 07       	cpc	r27, r17
     65a:	e1 f7       	brne	.-8      	; 0x654 <.do_clear_bss_loop>
     65c:	0e 94 c5 30 	call	0x618a	; 0x618a <main>
     660:	0c 94 f2 35 	jmp	0x6be4	; 0x6be4 <_exit>

00000664 <__bad_interrupt>:
     664:	0c 94 6f 2d 	jmp	0x5ade	; 0x5ade <__vector_default>

00000668 <task_imu>:
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = sequenceNo++;

    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     668:	86 ea       	ldi	r24, 0xA6	; 166
     66a:	e8 2e       	mov	r14, r24
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     66c:	92 e3       	ldi	r25, 0x32	; 50
     66e:	d9 2e       	mov	r13, r25
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     670:	27 ea       	ldi	r18, 0xA7	; 167
     672:	c2 2e       	mov	r12, r18

    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     674:	30 ed       	ldi	r19, 0xD0	; 208
     676:	b3 2e       	mov	r11, r19
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     678:	4d e1       	ldi	r20, 0x1D	; 29
     67a:	a4 2e       	mov	r10, r20
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     67c:	51 ed       	ldi	r21, 0xD1	; 209
     67e:	95 2e       	mov	r9, r21

    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     680:	6c e3       	ldi	r22, 0x3C	; 60
     682:	86 2e       	mov	r8, r22
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     684:	73 e0       	ldi	r23, 0x03	; 3
     686:	77 2e       	mov	r7, r23
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     688:	ed e3       	ldi	r30, 0x3D	; 61
     68a:	6e 2e       	mov	r6, r30
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }
    packetReady = true;
     68c:	ff 24       	eor	r15, r15
     68e:	f3 94       	inc	r15
void task_imu(){
  unsigned int i;
  unsigned int count;
  
  while(1){
    packetReady = false;
     690:	10 92 15 06 	sts	0x0615, r1
    i = 0;
    tx_buf[i++] = sequenceNo++;
     694:	80 91 b5 06 	lds	r24, 0x06B5
     698:	90 91 b6 06 	lds	r25, 0x06B6
     69c:	9c 01       	movw	r18, r24
     69e:	2f 5f       	subi	r18, 0xFF	; 255
     6a0:	3f 4f       	sbci	r19, 0xFF	; 255
     6a2:	30 93 b6 06 	sts	0x06B6, r19
     6a6:	20 93 b5 06 	sts	0x06B5, r18
     6aa:	80 93 ba 08 	sts	0x08BA, r24

    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     6ae:	e0 92 a4 06 	sts	0x06A4, r14
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     6b2:	d0 92 a5 06 	sts	0x06A5, r13
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     6b6:	62 e0       	ldi	r22, 0x02	; 2
     6b8:	84 ea       	ldi	r24, 0xA4	; 164
     6ba:	96 e0       	ldi	r25, 0x06	; 6
     6bc:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     6c0:	c0 92 a4 06 	sts	0x06A4, r12
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     6c4:	67 e0       	ldi	r22, 0x07	; 7
     6c6:	84 ea       	ldi	r24, 0xA4	; 164
     6c8:	96 e0       	ldi	r25, 0x06	; 6
     6ca:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>
  unsigned int count;
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = sequenceNo++;
     6ce:	81 e0       	ldi	r24, 0x01	; 1
     6d0:	90 e0       	ldi	r25, 0x00	; 0
    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     6d2:	ec 01       	movw	r28, r24
     6d4:	21 96       	adiw	r28, 0x01	; 1
     6d6:	fc 01       	movw	r30, r24
     6d8:	ec 55       	subi	r30, 0x5C	; 92
     6da:	f9 4f       	sbci	r31, 0xF9	; 249
     6dc:	20 81       	ld	r18, Z
     6de:	fc 01       	movw	r30, r24
     6e0:	e6 54       	subi	r30, 0x46	; 70
     6e2:	f7 4f       	sbci	r31, 0xF7	; 247
     6e4:	20 83       	st	Z, r18
     6e6:	ce 01       	movw	r24, r28

    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ADXL_SIZE; count++){
     6e8:	c7 30       	cpi	r28, 0x07	; 7
     6ea:	d1 05       	cpc	r29, r1
     6ec:	91 f7       	brne	.-28     	; 0x6d2 <task_imu+0x6a>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     6ee:	b0 92 a4 06 	sts	0x06A4, r11
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     6f2:	a0 92 a5 06 	sts	0x06A5, r10
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     6f6:	62 e0       	ldi	r22, 0x02	; 2
     6f8:	84 ea       	ldi	r24, 0xA4	; 164
     6fa:	96 e0       	ldi	r25, 0x06	; 6
     6fc:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     700:	90 92 a4 06 	sts	0x06A4, r9
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     704:	67 e0       	ldi	r22, 0x07	; 7
     706:	84 ea       	ldi	r24, 0xA4	; 164
     708:	96 e0       	ldi	r25, 0x06	; 6
     70a:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     70e:	8e 01       	movw	r16, r28
     710:	0f 5f       	subi	r16, 0xFF	; 255
     712:	1f 4f       	sbci	r17, 0xFF	; 255
     714:	fe 01       	movw	r30, r28
     716:	e2 56       	subi	r30, 0x62	; 98
     718:	f9 4f       	sbci	r31, 0xF9	; 249
     71a:	80 81       	ld	r24, Z
     71c:	c6 54       	subi	r28, 0x46	; 70
     71e:	d7 4f       	sbci	r29, 0xF7	; 247
     720:	88 83       	st	Y, r24
     722:	e8 01       	movw	r28, r16

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < ITG3200_SIZE; count++){
     724:	0d 30       	cpi	r16, 0x0D	; 13
     726:	11 05       	cpc	r17, r1
     728:	91 f7       	brne	.-28     	; 0x70e <task_imu+0xa6>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     72a:	80 92 a4 06 	sts	0x06A4, r8
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     72e:	70 92 a5 06 	sts	0x06A5, r7
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     732:	62 e0       	ldi	r22, 0x02	; 2
     734:	84 ea       	ldi	r24, 0xA4	; 164
     736:	96 e0       	ldi	r25, 0x06	; 6
     738:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     73c:	60 92 a4 06 	sts	0x06A4, r6
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     740:	67 e0       	ldi	r22, 0x07	; 7
     742:	84 ea       	ldi	r24, 0xA4	; 164
     744:	96 e0       	ldi	r25, 0x06	; 6
     746:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>
     74a:	f8 01       	movw	r30, r16
     74c:	e8 56       	subi	r30, 0x68	; 104
     74e:	f9 4f       	sbci	r31, 0xF9	; 249

    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     750:	80 81       	ld	r24, Z
     752:	f8 01       	movw	r30, r16
     754:	e6 54       	subi	r30, 0x46	; 70
     756:	f7 4f       	sbci	r31, 0xF7	; 247
     758:	80 83       	st	Z, r24
     75a:	0f 5f       	subi	r16, 0xFF	; 255
     75c:	1f 4f       	sbci	r17, 0xFF	; 255

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);

    for (count = 0; count < HMC5843_SIZE; count++){
     75e:	03 31       	cpi	r16, 0x13	; 19
     760:	11 05       	cpc	r17, r1
     762:	99 f7       	brne	.-26     	; 0x74a <task_imu+0xe2>
      tx_buf[i++] = i2c_buf[count+1];
    }
    packetReady = true;
     764:	f0 92 15 06 	sts	0x0615, r15
    nrk_wait_until_next_period();
     768:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
  }
     76c:	91 cf       	rjmp	.-222    	; 0x690 <task_imu+0x28>

0000076e <tx_task>:
{
  int8_t v;
  uint8_t len, cnt;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     76e:	0e 94 75 25 	call	0x4aea	; 0x4aea <nrk_get_pid>
     772:	1f 92       	push	r1
     774:	8f 93       	push	r24
     776:	88 e6       	ldi	r24, 0x68	; 104
     778:	92 e0       	ldi	r25, 0x02	; 2
     77a:	9f 93       	push	r25
     77c:	8f 93       	push	r24
     77e:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>

  while (!tdma_started() && !packetReady)
     782:	0f 90       	pop	r0
     784:	0f 90       	pop	r0
     786:	0f 90       	pop	r0
     788:	0f 90       	pop	r0
     78a:	0e 94 76 09 	call	0x12ec	; 0x12ec <tdma_started>
     78e:	81 11       	cpse	r24, r1
     790:	07 c0       	rjmp	.+14     	; 0x7a0 <tx_task+0x32>
     792:	80 91 15 06 	lds	r24, 0x0615
     796:	81 11       	cpse	r24, r1
     798:	03 c0       	rjmp	.+6      	; 0x7a0 <tx_task+0x32>
    nrk_wait_until_next_period ();
     79a:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
     79e:	f5 cf       	rjmp	.-22     	; 0x78a <tx_task+0x1c>
     7a0:	c0 e0       	ldi	r28, 0x00	; 0
  cnt = 0;

  while (1) {
    nrk_led_clr(GREEN_LED);

    sprintf (tx_buf, "Node MAC: %u cnt: %d\n", mac_address, cnt);
     7a2:	89 e7       	ldi	r24, 0x79	; 121
     7a4:	e8 2e       	mov	r14, r24
     7a6:	82 e0       	ldi	r24, 0x02	; 2
     7a8:	f8 2e       	mov	r15, r24
     7aa:	0a eb       	ldi	r16, 0xBA	; 186
     7ac:	18 e0       	ldi	r17, 0x08	; 8
    nrk_wait_until_next_period ();

  cnt = 0;

  while (1) {
    nrk_led_clr(GREEN_LED);
     7ae:	81 e0       	ldi	r24, 0x01	; 1
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>

    sprintf (tx_buf, "Node MAC: %u cnt: %d\n", mac_address, cnt);
     7b6:	1f 92       	push	r1
     7b8:	cf 93       	push	r28
     7ba:	80 91 b8 06 	lds	r24, 0x06B8
     7be:	8f 93       	push	r24
     7c0:	80 91 b7 06 	lds	r24, 0x06B7
     7c4:	8f 93       	push	r24
     7c6:	ff 92       	push	r15
     7c8:	ef 92       	push	r14
     7ca:	1f 93       	push	r17
     7cc:	0f 93       	push	r16
     7ce:	0e 94 fe 33 	call	0x67fc	; 0x67fc <sprintf>
    cnt++;
     7d2:	cf 5f       	subi	r28, 0xFF	; 255
    len = strlen (tx_buf) + 1;
     7d4:	f8 01       	movw	r30, r16
     7d6:	01 90       	ld	r0, Z+
     7d8:	00 20       	and	r0, r0
     7da:	e9 f7       	brne	.-6      	; 0x7d6 <tx_task+0x68>
     7dc:	31 97       	sbiw	r30, 0x01	; 1
     7de:	ea 5b       	subi	r30, 0xBA	; 186
     7e0:	f8 40       	sbci	r31, 0x08	; 8
     7e2:	41 e0       	ldi	r20, 0x01	; 1
     7e4:	4e 0f       	add	r20, r30

    v = tdma_send (&tx_tdma_fd, &tx_buf, len, TDMA_BLOCKING);
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	6a eb       	ldi	r22, 0xBA	; 186
     7ea:	78 e0       	ldi	r23, 0x08	; 8
     7ec:	83 e9       	ldi	r24, 0x93	; 147
     7ee:	97 e0       	ldi	r25, 0x07	; 7
     7f0:	0e 94 41 07 	call	0xe82	; 0xe82 <tdma_send>
    if (v == NRK_OK) {
     7f4:	2d b7       	in	r18, 0x3d	; 61
     7f6:	3e b7       	in	r19, 0x3e	; 62
     7f8:	28 5f       	subi	r18, 0xF8	; 248
     7fa:	3f 4f       	sbci	r19, 0xFF	; 255
     7fc:	0f b6       	in	r0, 0x3f	; 63
     7fe:	f8 94       	cli
     800:	3e bf       	out	0x3e, r19	; 62
     802:	0f be       	out	0x3f, r0	; 63
     804:	2d bf       	out	0x3d, r18	; 61
     806:	81 30       	cpi	r24, 0x01	; 1
     808:	41 f4       	brne	.+16     	; 0x81a <tx_task+0xac>
      nrk_led_set(GREEN_LED);
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
      nrk_kprintf (PSTR ("App tx_buf Sent\n"));
     812:	8b ed       	ldi	r24, 0xDB	; 219
     814:	91 e0       	ldi	r25, 0x01	; 1
     816:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    }
    nrk_wait_until_next_period();
     81a:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
  }
     81e:	c7 cf       	rjmp	.-114    	; 0x7ae <tx_task+0x40>

00000820 <rx_task>:
}

void rx_task ()
{
     820:	cf 93       	push	r28
     822:	df 93       	push	r29
     824:	1f 92       	push	r1
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
  int8_t v;
  uint8_t len, i;


  cnt = 0;
  nrk_kprintf (PSTR ("Nano-RK Version "));
     82a:	8a ec       	ldi	r24, 0xCA	; 202
     82c:	91 e0       	ldi	r25, 0x01	; 1
     82e:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
  printf ("%d\r\n", NRK_VERSION);
     832:	1f 92       	push	r1
     834:	85 e6       	ldi	r24, 0x65	; 101
     836:	8f 93       	push	r24
     838:	8f ea       	ldi	r24, 0xAF	; 175
     83a:	92 e0       	ldi	r25, 0x02	; 2
     83c:	9f 93       	push	r25
     83e:	8f 93       	push	r24
     840:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>


  printf ("RX Task PID=%u\r\n", nrk_get_pid ());
     844:	0e 94 75 25 	call	0x4aea	; 0x4aea <nrk_get_pid>
     848:	1f 92       	push	r1
     84a:	8f 93       	push	r24
     84c:	8f e8       	ldi	r24, 0x8F	; 143
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	9f 93       	push	r25
     852:	8f 93       	push	r24
     854:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>

  // // setup a software watch dog timer
  // nrk_sw_wdt_init(0, &t, NULL);
  // nrk_sw_wdt_start(0);

  mac_address = 1;
     858:	81 e0       	ldi	r24, 0x01	; 1
     85a:	90 e0       	ldi	r25, 0x00	; 0
     85c:	90 93 b8 06 	sts	0x06B8, r25
     860:	80 93 b7 06 	sts	0x06B7, r24

  tdma_init (TDMA_CLIENT, 13, mac_address);
     864:	41 e0       	ldi	r20, 0x01	; 1
     866:	50 e0       	ldi	r21, 0x00	; 0
     868:	6d e0       	ldi	r22, 0x0D	; 13
     86a:	82 e0       	ldi	r24, 0x02	; 2
     86c:	0e 94 b9 08 	call	0x1172	; 0x1172 <tdma_init>


  while (!tdma_started ())
     870:	0f b6       	in	r0, 0x3f	; 63
     872:	f8 94       	cli
     874:	de bf       	out	0x3e, r29	; 62
     876:	0f be       	out	0x3f, r0	; 63
     878:	cd bf       	out	0x3d, r28	; 61
     87a:	0e 94 76 09 	call	0x12ec	; 0x12ec <tdma_started>
     87e:	81 11       	cpse	r24, r1
     880:	03 c0       	rjmp	.+6      	; 0x888 <rx_task+0x68>
    nrk_wait_until_next_period ();
     882:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
     886:	f9 cf       	rjmp	.-14     	; 0x87a <rx_task+0x5a>

  v = tdma_tx_slot_add (mac_address);
     888:	80 91 b7 06 	lds	r24, 0x06B7
     88c:	90 91 b8 06 	lds	r25, 0x06B8
     890:	0e 94 ff 06 	call	0xdfe	; 0xdfe <tdma_tx_slot_add>

  if (v != NRK_OK)
     894:	81 30       	cpi	r24, 0x01	; 1
     896:	21 f0       	breq	.+8      	; 0x8a0 <rx_task+0x80>
    nrk_kprintf (PSTR ("Could not add slot!\r\n"));
     898:	84 eb       	ldi	r24, 0xB4	; 180
     89a:	91 e0       	ldi	r25, 0x01	; 1
     89c:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    nrk_led_clr(BLUE_LED);
    // Update watchdog timer
    // nrk_sw_wdt_update(0);
    v = tdma_recv (&rx_tdma_fd, &rx_buf, &len, TDMA_BLOCKING);
    if (v == NRK_OK) {
      printf ("src: %u\r\nrssi: %d\r\n", rx_tdma_fd.src, rx_tdma_fd.rssi);
     8a0:	80 ea       	ldi	r24, 0xA0	; 160
     8a2:	e8 2e       	mov	r14, r24
     8a4:	82 e0       	ldi	r24, 0x02	; 2
     8a6:	f8 2e       	mov	r15, r24
      printf ("slot: %u\r\n", rx_tdma_fd.slot);
     8a8:	94 eb       	ldi	r25, 0xB4	; 180
     8aa:	c9 2e       	mov	r12, r25
     8ac:	92 e0       	ldi	r25, 0x02	; 2
     8ae:	d9 2e       	mov	r13, r25
      printf ("cycle len: %u\r\n", rx_tdma_fd.cycle_size);
     8b0:	2f eb       	ldi	r18, 0xBF	; 191
     8b2:	a2 2e       	mov	r10, r18
     8b4:	22 e0       	ldi	r18, 0x02	; 2
     8b6:	b2 2e       	mov	r11, r18
      printf ("len: %u\r\npayload: ", len);
     8b8:	3f ec       	ldi	r19, 0xCF	; 207
     8ba:	83 2e       	mov	r8, r19
     8bc:	32 e0       	ldi	r19, 0x02	; 2
     8be:	93 2e       	mov	r9, r19

  if (v != NRK_OK)
    nrk_kprintf (PSTR ("Could not add slot!\r\n"));

  while (1) {
    nrk_led_clr(BLUE_LED);
     8c0:	83 e0       	ldi	r24, 0x03	; 3
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
    // Update watchdog timer
    // nrk_sw_wdt_update(0);
    v = tdma_recv (&rx_tdma_fd, &rx_buf, &len, TDMA_BLOCKING);
     8c8:	20 e0       	ldi	r18, 0x00	; 0
     8ca:	ae 01       	movw	r20, r28
     8cc:	4f 5f       	subi	r20, 0xFF	; 255
     8ce:	5f 4f       	sbci	r21, 0xFF	; 255
     8d0:	65 ea       	ldi	r22, 0xA5	; 165
     8d2:	77 e0       	ldi	r23, 0x07	; 7
     8d4:	86 ec       	ldi	r24, 0xC6	; 198
     8d6:	99 e0       	ldi	r25, 0x09	; 9
     8d8:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <tdma_recv>
    if (v == NRK_OK) {
     8dc:	81 30       	cpi	r24, 0x01	; 1
     8de:	09 f0       	breq	.+2      	; 0x8e2 <rx_task+0xc2>
     8e0:	46 c0       	rjmp	.+140    	; 0x96e <rx_task+0x14e>
      printf ("src: %u\r\nrssi: %d\r\n", rx_tdma_fd.src, rx_tdma_fd.rssi);
     8e2:	80 91 d4 09 	lds	r24, 0x09D4
     8e6:	8f 93       	push	r24
     8e8:	80 91 d3 09 	lds	r24, 0x09D3
     8ec:	8f 93       	push	r24
     8ee:	80 91 ce 09 	lds	r24, 0x09CE
     8f2:	8f 93       	push	r24
     8f4:	80 91 cd 09 	lds	r24, 0x09CD
     8f8:	8f 93       	push	r24
     8fa:	ff 92       	push	r15
     8fc:	ef 92       	push	r14
     8fe:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
      printf ("slot: %u\r\n", rx_tdma_fd.slot);
     902:	80 91 c7 09 	lds	r24, 0x09C7
     906:	8f 93       	push	r24
     908:	80 91 c6 09 	lds	r24, 0x09C6
     90c:	8f 93       	push	r24
     90e:	df 92       	push	r13
     910:	cf 92       	push	r12
     912:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
      printf ("cycle len: %u\r\n", rx_tdma_fd.cycle_size);
     916:	80 91 c9 09 	lds	r24, 0x09C9
     91a:	8f 93       	push	r24
     91c:	80 91 c8 09 	lds	r24, 0x09C8
     920:	8f 93       	push	r24
     922:	bf 92       	push	r11
     924:	af 92       	push	r10
     926:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
      printf ("len: %u\r\npayload: ", len);
     92a:	89 81       	ldd	r24, Y+1	; 0x01
     92c:	1f 92       	push	r1
     92e:	8f 93       	push	r24
     930:	9f 92       	push	r9
     932:	8f 92       	push	r8
     934:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
      for (i = 0; i < len; i++)
     938:	0f b6       	in	r0, 0x3f	; 63
     93a:	f8 94       	cli
     93c:	de bf       	out	0x3e, r29	; 62
     93e:	0f be       	out	0x3f, r0	; 63
     940:	cd bf       	out	0x3d, r28	; 61
     942:	10 e0       	ldi	r17, 0x00	; 0
     944:	89 81       	ldd	r24, Y+1	; 0x01
     946:	18 17       	cp	r17, r24
     948:	50 f4       	brcc	.+20     	; 0x95e <rx_task+0x13e>
        printf ("%c", rx_buf[i]);
     94a:	e1 2f       	mov	r30, r17
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	eb 55       	subi	r30, 0x5B	; 91
     950:	f8 4f       	sbci	r31, 0xF8	; 248
     952:	80 81       	ld	r24, Z
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	0e 94 c8 33 	call	0x6790	; 0x6790 <putchar>
    if (v == NRK_OK) {
      printf ("src: %u\r\nrssi: %d\r\n", rx_tdma_fd.src, rx_tdma_fd.rssi);
      printf ("slot: %u\r\n", rx_tdma_fd.slot);
      printf ("cycle len: %u\r\n", rx_tdma_fd.cycle_size);
      printf ("len: %u\r\npayload: ", len);
      for (i = 0; i < len; i++)
     95a:	1f 5f       	subi	r17, 0xFF	; 255
     95c:	f3 cf       	rjmp	.-26     	; 0x944 <rx_task+0x124>
        printf ("%c", rx_buf[i]);
      printf ("\r\n");
     95e:	84 e0       	ldi	r24, 0x04	; 4
     960:	93 e0       	ldi	r25, 0x03	; 3
     962:	0e 94 ce 33 	call	0x679c	; 0x679c <puts>
      nrk_led_set(BLUE_LED);
     966:	83 e0       	ldi	r24, 0x03	; 3
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
    }

     nrk_wait_until_next_period();
     96e:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
  }
     972:	a6 cf       	rjmp	.-180    	; 0x8c0 <rx_task+0xa0>

00000974 <TWI_Act_On_Failure_In_Last_Transmission>:
uint16_t mac_address;



unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     974:	cf 93       	push	r28
     976:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     978:	88 34       	cpi	r24, 0x48	; 72
     97a:	11 f0       	breq	.+4      	; 0x980 <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     97c:	80 32       	cpi	r24, 0x20	; 32
     97e:	11 f4       	brne	.+4      	; 0x984 <TWI_Act_On_Failure_In_Last_Transmission+0x10>
    TWI_Start_Transceiver();
     980:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <TWI_Start_Transceiver>
}
printf("%c \n",TWIerrorMsg);
     984:	1f 92       	push	r1
     986:	cf 93       	push	r28
     988:	82 ee       	ldi	r24, 0xE2	; 226
     98a:	92 e0       	ldi	r25, 0x02	; 2
     98c:	9f 93       	push	r25
     98e:	8f 93       	push	r24
     990:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    
  return TWIerrorMsg; 
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	0f 90       	pop	r0
     99a:	0f 90       	pop	r0
}
     99c:	8c 2f       	mov	r24, r28
     99e:	cf 91       	pop	r28
     9a0:	08 95       	ret

000009a2 <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     9a2:	e4 ea       	ldi	r30, 0xA4	; 164
     9a4:	f6 e0       	ldi	r31, 0x06	; 6
     9a6:	80 ed       	ldi	r24, 0xD0	; 208
     9a8:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     9aa:	86 e1       	ldi	r24, 0x16	; 22
     9ac:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     9ae:	8b e1       	ldi	r24, 0x1B	; 27
     9b0:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9b2:	63 e0       	ldi	r22, 0x03	; 3
     9b4:	cf 01       	movw	r24, r30
     9b6:	0c 94 da 05 	jmp	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

000009ba <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     9ba:	e4 ea       	ldi	r30, 0xA4	; 164
     9bc:	f6 e0       	ldi	r31, 0x06	; 6
     9be:	8c e3       	ldi	r24, 0x3C	; 60
     9c0:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     9c2:	82 e0       	ldi	r24, 0x02	; 2
     9c4:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     9c6:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9c8:	63 e0       	ldi	r22, 0x03	; 3
     9ca:	cf 01       	movw	r24, r30
     9cc:	0c 94 da 05 	jmp	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

000009d0 <init_adxl345>:
}


void init_adxl345() {
     9d0:	0f 93       	push	r16
     9d2:	1f 93       	push	r17
     9d4:	cf 93       	push	r28
     9d6:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9d8:	c4 ea       	ldi	r28, 0xA4	; 164
     9da:	d6 e0       	ldi	r29, 0x06	; 6
     9dc:	16 ea       	ldi	r17, 0xA6	; 166
     9de:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     9e0:	0d e2       	ldi	r16, 0x2D	; 45
     9e2:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     9e4:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9e6:	63 e0       	ldi	r22, 0x03	; 3
     9e8:	ce 01       	movw	r24, r28
     9ea:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9ee:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     9f0:	88 e3       	ldi	r24, 0x38	; 56
     9f2:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     9f4:	80 e8       	ldi	r24, 0x80	; 128
     9f6:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     9f8:	63 e0       	ldi	r22, 0x03	; 3
     9fa:	ce 01       	movw	r24, r28
     9fc:	0e 94 da 05 	call	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>


  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     a00:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     a02:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     a04:	88 e0       	ldi	r24, 0x08	; 8
     a06:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     a08:	63 e0       	ldi	r22, 0x03	; 3
     a0a:	ce 01       	movw	r24, r28
}
     a0c:	df 91       	pop	r29
     a0e:	cf 91       	pop	r28
     a10:	1f 91       	pop	r17
     a12:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     a14:	0c 94 da 05 	jmp	0xbb4	; 0xbb4 <TWI_Start_Transceiver_With_Data>

00000a18 <nrk_create_taskset>:



void
nrk_create_taskset()
{
     a18:	8f 92       	push	r8
     a1a:	9f 92       	push	r9
     a1c:	af 92       	push	r10
     a1e:	bf 92       	push	r11
     a20:	cf 92       	push	r12
     a22:	df 92       	push	r13
     a24:	ef 92       	push	r14
     a26:	ff 92       	push	r15
     a28:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, task_imu);
     a2a:	64 e3       	ldi	r22, 0x34	; 52
     a2c:	73 e0       	ldi	r23, 0x03	; 3
     a2e:	8a eb       	ldi	r24, 0xBA	; 186
     a30:	96 e0       	ldi	r25, 0x06	; 6
     a32:	0e 94 20 30 	call	0x6040	; 0x6040 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     a36:	40 e8       	ldi	r20, 0x80	; 128
     a38:	50 e0       	ldi	r21, 0x00	; 0
     a3a:	65 e1       	ldi	r22, 0x15	; 21
     a3c:	78 e0       	ldi	r23, 0x08	; 8
     a3e:	8a eb       	ldi	r24, 0xBA	; 186
     a40:	96 e0       	ldi	r25, 0x06	; 6
     a42:	0e 94 24 30 	call	0x6048	; 0x6048 <nrk_task_set_stk>
  TaskOne.prio = 1;
     a46:	ea eb       	ldi	r30, 0xBA	; 186
     a48:	f6 e0       	ldi	r31, 0x06	; 6
     a4a:	c1 e0       	ldi	r28, 0x01	; 1
     a4c:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     a4e:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     a50:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     a52:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     a54:	13 86       	std	Z+11, r1	; 0x0b
     a56:	14 86       	std	Z+12, r1	; 0x0c
     a58:	15 86       	std	Z+13, r1	; 0x0d
     a5a:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 250 * NANOS_PER_MS;
     a5c:	80 e8       	ldi	r24, 0x80	; 128
     a5e:	c8 2e       	mov	r12, r24
     a60:	82 eb       	ldi	r24, 0xB2	; 178
     a62:	d8 2e       	mov	r13, r24
     a64:	86 ee       	ldi	r24, 0xE6	; 230
     a66:	e8 2e       	mov	r14, r24
     a68:	8e e0       	ldi	r24, 0x0E	; 14
     a6a:	f8 2e       	mov	r15, r24
     a6c:	c7 86       	std	Z+15, r12	; 0x0f
     a6e:	d0 8a       	std	Z+16, r13	; 0x10
     a70:	e1 8a       	std	Z+17, r14	; 0x11
     a72:	f2 8a       	std	Z+18, r15	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     a74:	13 8a       	std	Z+19, r1	; 0x13
     a76:	14 8a       	std	Z+20, r1	; 0x14
     a78:	15 8a       	std	Z+21, r1	; 0x15
     a7a:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 30 * NANOS_PER_MS;
     a7c:	80 e8       	ldi	r24, 0x80	; 128
     a7e:	93 ec       	ldi	r25, 0xC3	; 195
     a80:	a9 ec       	ldi	r26, 0xC9	; 201
     a82:	b1 e0       	ldi	r27, 0x01	; 1
     a84:	87 8b       	std	Z+23, r24	; 0x17
     a86:	90 8f       	std	Z+24, r25	; 0x18
     a88:	a1 8f       	std	Z+25, r26	; 0x19
     a8a:	b2 8f       	std	Z+26, r27	; 0x1a
  TaskOne.offset.secs = 1;
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	83 8f       	std	Z+27, r24	; 0x1b
     a96:	94 8f       	std	Z+28, r25	; 0x1c
     a98:	a5 8f       	std	Z+29, r26	; 0x1d
     a9a:	b6 8f       	std	Z+30, r27	; 0x1e
  TaskOne.offset.nano_secs= 0;
     a9c:	17 8e       	std	Z+31, r1	; 0x1f
     a9e:	10 a2       	std	Z+32, r1	; 0x20
     aa0:	11 a2       	std	Z+33, r1	; 0x21
     aa2:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     aa4:	cf 01       	movw	r24, r30
     aa6:	0e 94 3a 23 	call	0x4674	; 0x4674 <nrk_activate_task>

  nrk_task_set_entry_function (&rx_task_info, rx_task);
     aaa:	60 e1       	ldi	r22, 0x10	; 16
     aac:	74 e0       	ldi	r23, 0x04	; 4
     aae:	80 e7       	ldi	r24, 0x70	; 112
     ab0:	97 e0       	ldi	r25, 0x07	; 7
     ab2:	0e 94 20 30 	call	0x6040	; 0x6040 <nrk_task_set_entry_function>
  nrk_task_set_stk (&rx_task_info, rx_task_stack, NRK_APP_STACKSIZE);
     ab6:	40 e8       	ldi	r20, 0x80	; 128
     ab8:	50 e0       	ldi	r21, 0x00	; 0
     aba:	6c ee       	ldi	r22, 0xEC	; 236
     abc:	76 e0       	ldi	r23, 0x06	; 6
     abe:	80 e7       	ldi	r24, 0x70	; 112
     ac0:	97 e0       	ldi	r25, 0x07	; 7
     ac2:	0e 94 24 30 	call	0x6048	; 0x6048 <nrk_task_set_stk>
  rx_task_info.prio = 1;
     ac6:	e0 e7       	ldi	r30, 0x70	; 112
     ac8:	f7 e0       	ldi	r31, 0x07	; 7
     aca:	c0 87       	std	Z+8, r28	; 0x08
  rx_task_info.FirstActivation = TRUE;
     acc:	c7 83       	std	Z+7, r28	; 0x07
  rx_task_info.Type = BASIC_TASK;
     ace:	c1 87       	std	Z+9, r28	; 0x09
  rx_task_info.SchType = PREEMPTIVE;
     ad0:	c2 87       	std	Z+10, r28	; 0x0a
  rx_task_info.period.secs = 0;
     ad2:	13 86       	std	Z+11, r1	; 0x0b
     ad4:	14 86       	std	Z+12, r1	; 0x0c
     ad6:	15 86       	std	Z+13, r1	; 0x0d
     ad8:	16 86       	std	Z+14, r1	; 0x0e
  rx_task_info.period.nano_secs = 250 * NANOS_PER_MS;
     ada:	c7 86       	std	Z+15, r12	; 0x0f
     adc:	d0 8a       	std	Z+16, r13	; 0x10
     ade:	e1 8a       	std	Z+17, r14	; 0x11
     ae0:	f2 8a       	std	Z+18, r15	; 0x12
  rx_task_info.cpu_reserve.secs = 0;
     ae2:	13 8a       	std	Z+19, r1	; 0x13
     ae4:	14 8a       	std	Z+20, r1	; 0x14
     ae6:	15 8a       	std	Z+21, r1	; 0x15
     ae8:	16 8a       	std	Z+22, r1	; 0x16
  rx_task_info.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
     aea:	81 2c       	mov	r8, r1
     aec:	91 ee       	ldi	r25, 0xE1	; 225
     aee:	99 2e       	mov	r9, r25
     af0:	95 ef       	ldi	r25, 0xF5	; 245
     af2:	a9 2e       	mov	r10, r25
     af4:	95 e0       	ldi	r25, 0x05	; 5
     af6:	b9 2e       	mov	r11, r25
     af8:	87 8a       	std	Z+23, r8	; 0x17
     afa:	90 8e       	std	Z+24, r9	; 0x18
     afc:	a1 8e       	std	Z+25, r10	; 0x19
     afe:	b2 8e       	std	Z+26, r11	; 0x1a
  rx_task_info.offset.secs = 0;
     b00:	13 8e       	std	Z+27, r1	; 0x1b
     b02:	14 8e       	std	Z+28, r1	; 0x1c
     b04:	15 8e       	std	Z+29, r1	; 0x1d
     b06:	16 8e       	std	Z+30, r1	; 0x1e
  rx_task_info.offset.nano_secs = 0;
     b08:	17 8e       	std	Z+31, r1	; 0x1f
     b0a:	10 a2       	std	Z+32, r1	; 0x20
     b0c:	11 a2       	std	Z+33, r1	; 0x21
     b0e:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&rx_task_info);
     b10:	cf 01       	movw	r24, r30
     b12:	0e 94 3a 23 	call	0x4674	; 0x4674 <nrk_activate_task>

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     b16:	67 eb       	ldi	r22, 0xB7	; 183
     b18:	73 e0       	ldi	r23, 0x03	; 3
     b1a:	87 e9       	ldi	r24, 0x97	; 151
     b1c:	98 e0       	ldi	r25, 0x08	; 8
     b1e:	0e 94 20 30 	call	0x6040	; 0x6040 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     b22:	40 e8       	ldi	r20, 0x80	; 128
     b24:	50 e0       	ldi	r21, 0x00	; 0
     b26:	64 e2       	ldi	r22, 0x24	; 36
     b28:	76 e0       	ldi	r23, 0x06	; 6
     b2a:	87 e9       	ldi	r24, 0x97	; 151
     b2c:	98 e0       	ldi	r25, 0x08	; 8
     b2e:	0e 94 24 30 	call	0x6048	; 0x6048 <nrk_task_set_stk>
  tx_task_info.prio = 1;
     b32:	e7 e9       	ldi	r30, 0x97	; 151
     b34:	f8 e0       	ldi	r31, 0x08	; 8
     b36:	c0 87       	std	Z+8, r28	; 0x08
  tx_task_info.FirstActivation = TRUE;
     b38:	c7 83       	std	Z+7, r28	; 0x07
  tx_task_info.Type = BASIC_TASK;
     b3a:	c1 87       	std	Z+9, r28	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     b3c:	c2 87       	std	Z+10, r28	; 0x0a
  tx_task_info.period.secs = 0;
     b3e:	13 86       	std	Z+11, r1	; 0x0b
     b40:	14 86       	std	Z+12, r1	; 0x0c
     b42:	15 86       	std	Z+13, r1	; 0x0d
     b44:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 250 * NANOS_PER_MS;
     b46:	c7 86       	std	Z+15, r12	; 0x0f
     b48:	d0 8a       	std	Z+16, r13	; 0x10
     b4a:	e1 8a       	std	Z+17, r14	; 0x11
     b4c:	f2 8a       	std	Z+18, r15	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     b4e:	13 8a       	std	Z+19, r1	; 0x13
     b50:	14 8a       	std	Z+20, r1	; 0x14
     b52:	15 8a       	std	Z+21, r1	; 0x15
     b54:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
     b56:	87 8a       	std	Z+23, r8	; 0x17
     b58:	90 8e       	std	Z+24, r9	; 0x18
     b5a:	a1 8e       	std	Z+25, r10	; 0x19
     b5c:	b2 8e       	std	Z+26, r11	; 0x1a
  tx_task_info.offset.secs = 0;
     b5e:	13 8e       	std	Z+27, r1	; 0x1b
     b60:	14 8e       	std	Z+28, r1	; 0x1c
     b62:	15 8e       	std	Z+29, r1	; 0x1d
     b64:	16 8e       	std	Z+30, r1	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     b66:	17 8e       	std	Z+31, r1	; 0x1f
     b68:	10 a2       	std	Z+32, r1	; 0x20
     b6a:	11 a2       	std	Z+33, r1	; 0x21
     b6c:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     b6e:	cf 01       	movw	r24, r30
     b70:	0e 94 3a 23 	call	0x4674	; 0x4674 <nrk_activate_task>

  tdma_task_config ();
}
     b74:	cf 91       	pop	r28
     b76:	ff 90       	pop	r15
     b78:	ef 90       	pop	r14
     b7a:	df 90       	pop	r13
     b7c:	cf 90       	pop	r12
     b7e:	bf 90       	pop	r11
     b80:	af 90       	pop	r10
     b82:	9f 90       	pop	r9
     b84:	8f 90       	pop	r8
  tx_task_info.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
  tx_task_info.offset.secs = 0;
  tx_task_info.offset.nano_secs = 0;
  nrk_activate_task (&tx_task_info);

  tdma_task_config ();
     b86:	0c 94 28 0d 	jmp	0x1a50	; 0x1a50 <tdma_task_config>

00000b8a <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     b8a:	8a e0       	ldi	r24, 0x0A	; 10
     b8c:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     b90:	8f ef       	ldi	r24, 0xFF	; 255
     b92:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	80 93 bc 00 	sts	0x00BC, r24
     b9c:	08 95       	ret

00000b9e <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     b9e:	80 91 bc 00 	lds	r24, 0x00BC

}
     ba2:	81 70       	andi	r24, 0x01	; 1
     ba4:	08 95       	ret

00000ba6 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     ba6:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     baa:	80 fd       	sbrc	r24, 0
     bac:	fc cf       	rjmp	.-8      	; 0xba6 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     bae:	80 91 00 02 	lds	r24, 0x0200
     bb2:	08 95       	ret

00000bb4 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     bb4:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     bb8:	20 fd       	sbrc	r18, 0
     bba:	fc cf       	rjmp	.-8      	; 0xbb4 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     bbc:	60 93 c0 03 	sts	0x03C0, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     bc0:	fc 01       	movw	r30, r24
     bc2:	20 81       	ld	r18, Z
     bc4:	20 93 c1 03 	sts	0x03C1, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     bc8:	20 ff       	sbrs	r18, 0
     bca:	09 c0       	rjmp	.+18     	; 0xbde <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     bcc:	10 92 be 03 	sts	0x03BE, r1
  TWI_state         = TWI_NO_STATE ;
     bd0:	88 ef       	ldi	r24, 0xF8	; 248
     bd2:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     bd6:	85 ea       	ldi	r24, 0xA5	; 165
     bd8:	80 93 bc 00 	sts	0x00BC, r24
     bdc:	08 95       	ret
     bde:	fc 01       	movw	r30, r24
     be0:	31 96       	adiw	r30, 0x01	; 1
     be2:	21 ec       	ldi	r18, 0xC1	; 193
     be4:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     be6:	d9 01       	movw	r26, r18
     be8:	11 96       	adiw	r26, 0x01	; 1
     bea:	8a 2f       	mov	r24, r26
     bec:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     bee:	86 17       	cp	r24, r22
     bf0:	68 f7       	brcc	.-38     	; 0xbcc <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     bf2:	81 91       	ld	r24, Z+
     bf4:	8c 93       	st	X, r24
     bf6:	f8 cf       	rjmp	.-16     	; 0xbe8 <TWI_Start_Transceiver_With_Data+0x34>

00000bf8 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     bf8:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     bfc:	80 fd       	sbrc	r24, 0
     bfe:	fc cf       	rjmp	.-8      	; 0xbf8 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     c00:	10 92 be 03 	sts	0x03BE, r1
  TWI_state         = TWI_NO_STATE ;
     c04:	88 ef       	ldi	r24, 0xF8	; 248
     c06:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     c0a:	85 ea       	ldi	r24, 0xA5	; 165
     c0c:	80 93 bc 00 	sts	0x00BC, r24
     c10:	08 95       	ret

00000c12 <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     c12:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     c16:	20 fd       	sbrc	r18, 0
     c18:	fc cf       	rjmp	.-8      	; 0xc12 <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     c1a:	20 91 be 03 	lds	r18, 0x03BE
     c1e:	20 fd       	sbrc	r18, 0
     c20:	04 c0       	rjmp	.+8      	; 0xc2a <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     c22:	80 91 be 03 	lds	r24, 0x03BE
     c26:	81 70       	andi	r24, 0x01	; 1
     c28:	08 95       	ret
     c2a:	21 ec       	ldi	r18, 0xC1	; 193
     c2c:	33 e0       	ldi	r19, 0x03	; 3
     c2e:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     c30:	d9 01       	movw	r26, r18
     c32:	8a 2f       	mov	r24, r26
     c34:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     c36:	86 17       	cp	r24, r22
     c38:	a0 f7       	brcc	.-24     	; 0xc22 <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     c3a:	8d 91       	ld	r24, X+
     c3c:	81 93       	st	Z+, r24
     c3e:	f9 cf       	rjmp	.-14     	; 0xc32 <TWI_Get_Data_From_Transceiver+0x20>

00000c40 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     c40:	1f 92       	push	r1
     c42:	0f 92       	push	r0
     c44:	0f b6       	in	r0, 0x3f	; 63
     c46:	0f 92       	push	r0
     c48:	11 24       	eor	r1, r1
     c4a:	0b b6       	in	r0, 0x3b	; 59
     c4c:	0f 92       	push	r0
     c4e:	2f 93       	push	r18
     c50:	3f 93       	push	r19
     c52:	8f 93       	push	r24
     c54:	9f 93       	push	r25
     c56:	ef 93       	push	r30
     c58:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     c5a:	80 91 b9 00 	lds	r24, 0x00B9
     c5e:	88 32       	cpi	r24, 0x28	; 40
     c60:	01 f1       	breq	.+64     	; 0xca2 <__vector_39+0x62>
     c62:	40 f4       	brcc	.+16     	; 0xc74 <__vector_39+0x34>
     c64:	80 31       	cpi	r24, 0x10	; 16
     c66:	d9 f0       	breq	.+54     	; 0xc9e <__vector_39+0x5e>
     c68:	88 31       	cpi	r24, 0x18	; 24
     c6a:	d9 f0       	breq	.+54     	; 0xca2 <__vector_39+0x62>
     c6c:	88 30       	cpi	r24, 0x08	; 8
     c6e:	09 f0       	breq	.+2      	; 0xc72 <__vector_39+0x32>
     c70:	4a c0       	rjmp	.+148    	; 0xd06 <__vector_39+0xc6>
     c72:	15 c0       	rjmp	.+42     	; 0xc9e <__vector_39+0x5e>
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 f1       	breq	.+100    	; 0xcdc <__vector_39+0x9c>
     c78:	28 f4       	brcc	.+10     	; 0xc84 <__vector_39+0x44>
     c7a:	88 33       	cpi	r24, 0x38	; 56
     c7c:	09 f0       	breq	.+2      	; 0xc80 <__vector_39+0x40>
     c7e:	43 c0       	rjmp	.+134    	; 0xd06 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c80:	85 ea       	ldi	r24, 0xA5	; 165
     c82:	46 c0       	rjmp	.+140    	; 0xd10 <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     c84:	80 35       	cpi	r24, 0x50	; 80
     c86:	f1 f0       	breq	.+60     	; 0xcc4 <__vector_39+0x84>
     c88:	88 35       	cpi	r24, 0x58	; 88
     c8a:	e9 f5       	brne	.+122    	; 0xd06 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     c8c:	80 91 bb 00 	lds	r24, 0x00BB
     c90:	e0 91 bf 03 	lds	r30, 0x03BF
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	ef 53       	subi	r30, 0x3F	; 63
     c98:	fc 4f       	sbci	r31, 0xFC	; 252
     c9a:	80 83       	st	Z, r24
     c9c:	2d c0       	rjmp	.+90     	; 0xcf8 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c9e:	10 92 bf 03 	sts	0x03BF, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     ca2:	e0 91 bf 03 	lds	r30, 0x03BF
     ca6:	80 91 c0 03 	lds	r24, 0x03C0
     caa:	e8 17       	cp	r30, r24
     cac:	28 f5       	brcc	.+74     	; 0xcf8 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	8e 0f       	add	r24, r30
     cb2:	80 93 bf 03 	sts	0x03BF, r24
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	ef 53       	subi	r30, 0x3F	; 63
     cba:	fc 4f       	sbci	r31, 0xFC	; 252
     cbc:	80 81       	ld	r24, Z
     cbe:	80 93 bb 00 	sts	0x00BB, r24
     cc2:	18 c0       	rjmp	.+48     	; 0xcf4 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     cc4:	e0 91 bf 03 	lds	r30, 0x03BF
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	8e 0f       	add	r24, r30
     ccc:	80 93 bf 03 	sts	0x03BF, r24
     cd0:	80 91 bb 00 	lds	r24, 0x00BB
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	ef 53       	subi	r30, 0x3F	; 63
     cd8:	fc 4f       	sbci	r31, 0xFC	; 252
     cda:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cdc:	20 91 bf 03 	lds	r18, 0x03BF
     ce0:	30 e0       	ldi	r19, 0x00	; 0
     ce2:	80 91 c0 03 	lds	r24, 0x03C0
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	01 97       	sbiw	r24, 0x01	; 1
     cea:	28 17       	cp	r18, r24
     cec:	39 07       	cpc	r19, r25
     cee:	14 f4       	brge	.+4      	; 0xcf4 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf0:	85 ec       	ldi	r24, 0xC5	; 197
     cf2:	0e c0       	rjmp	.+28     	; 0xd10 <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf4:	85 e8       	ldi	r24, 0x85	; 133
     cf6:	0c c0       	rjmp	.+24     	; 0xd10 <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     cf8:	80 91 be 03 	lds	r24, 0x03BE
     cfc:	81 60       	ori	r24, 0x01	; 1
     cfe:	80 93 be 03 	sts	0x03BE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d02:	84 e9       	ldi	r24, 0x94	; 148
     d04:	05 c0       	rjmp	.+10     	; 0xd10 <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d06:	80 91 b9 00 	lds	r24, 0x00B9
     d0a:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d0e:	84 e0       	ldi	r24, 0x04	; 4
     d10:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     d14:	ff 91       	pop	r31
     d16:	ef 91       	pop	r30
     d18:	9f 91       	pop	r25
     d1a:	8f 91       	pop	r24
     d1c:	3f 91       	pop	r19
     d1e:	2f 91       	pop	r18
     d20:	0f 90       	pop	r0
     d22:	0b be       	out	0x3b, r0	; 59
     d24:	0f 90       	pop	r0
     d26:	0f be       	out	0x3f, r0	; 63
     d28:	0f 90       	pop	r0
     d2a:	1f 90       	pop	r1
     d2c:	18 95       	reti

00000d2e <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;

  if (tdma_rx_buf_empty != 1) {
     d2e:	80 91 f6 03 	lds	r24, 0x03F6
     d32:	81 30       	cpi	r24, 0x01	; 1
     d34:	99 f0       	breq	.+38     	; 0xd5c <_tdma_rx_master+0x2e>
    rf_rx_off();
     d36:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <rf_rx_off>
    rf_rx_on();
     d3a:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <rf_rx_on>
    cnt++;
     d3e:	80 91 cb 03 	lds	r24, 0x03CB
     d42:	8f 5f       	subi	r24, 0xFF	; 255
     d44:	80 93 cb 03 	sts	0x03CB, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
     d48:	83 30       	cpi	r24, 0x03	; 3
     d4a:	30 f0       	brcs	.+12     	; 0xd58 <_tdma_rx_master+0x2a>
     d4c:	10 92 f6 03 	sts	0x03F6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     d50:	80 91 2b 09 	lds	r24, 0x092B
     d54:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nrk_event_signal>
	}
    return NRK_ERROR;
     d58:	8f ef       	ldi	r24, 0xFF	; 255
     d5a:	08 95       	ret
    }
cnt=0;
     d5c:	10 92 cb 03 	sts	0x03CB, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
     d60:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <rf_rx_packet_nonblock>
      if (v == 1) {
     d64:	81 30       	cpi	r24, 0x01	; 1
     d66:	91 f5       	brne	.+100    	; 0xdcc <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     d68:	60 91 1b 06 	lds	r22, 0x061B
     d6c:	6d 30       	cpi	r22, 0x0D	; 13
     d6e:	6c f1       	brlt	.+90     	; 0xdca <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
     d70:	80 91 01 04 	lds	r24, 0x0401
     d74:	81 11       	cpse	r24, r1
     d76:	07 c0       	rjmp	.+14     	; 0xd86 <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
     d78:	10 92 f6 03 	sts	0x03F6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     d7c:	80 91 2b 09 	lds	r24, 0x092B
     d80:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nrk_event_signal>
     d84:	22 c0       	rjmp	.+68     	; 0xdca <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
     d86:	80 91 1d 06 	lds	r24, 0x061D
     d8a:	90 91 1e 06 	lds	r25, 0x061E
     d8e:	0e 94 1d 12 	call	0x243a	; 0x243a <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     d92:	80 91 1d 06 	lds	r24, 0x061D
     d96:	90 91 1e 06 	lds	r25, 0x061E
     d9a:	20 91 1b 06 	lds	r18, 0x061B
     d9e:	82 0f       	add	r24, r18
     da0:	91 1d       	adc	r25, r1
     da2:	27 fd       	sbrc	r18, 7
     da4:	9a 95       	dec	r25
     da6:	fc 01       	movw	r30, r24
     da8:	31 97       	sbiw	r30, 0x01	; 1
     daa:	20 81       	ld	r18, Z
     dac:	2a 3c       	cpi	r18, 0xCA	; 202
     dae:	a1 f6       	brne	.-88     	; 0xd58 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     db0:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     db2:	20 81       	ld	r18, Z
     db4:	2e 3f       	cpi	r18, 0xFE	; 254
     db6:	81 f6       	brne	.-96     	; 0xd58 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     db8:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     dba:	20 81       	ld	r18, Z
     dbc:	2e 3b       	cpi	r18, 0xBE	; 190
     dbe:	61 f6       	brne	.-104    	; 0xd58 <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
     dc0:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     dc2:	80 81       	ld	r24, Z
     dc4:	8f 3e       	cpi	r24, 0xEF	; 239
     dc6:	c1 f2       	breq	.-80     	; 0xd78 <_tdma_rx_master+0x4a>
     dc8:	c7 cf       	rjmp	.-114    	; 0xd58 <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     dca:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
     dcc:	08 95       	ret

00000dce <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     dce:	08 95       	ret

00000dd0 <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     dd0:	0c 94 ac 11 	jmp	0x2358	; 0x2358 <aes_setkey>

00000dd4 <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     dd4:	81 e0       	ldi	r24, 0x01	; 1
     dd6:	80 93 01 04 	sts	0x0401, r24
     dda:	08 95       	ret

00000ddc <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	80 93 01 04 	sts	0x0401, r24
     de2:	08 95       	ret

00000de4 <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     de4:	80 91 ce 03 	lds	r24, 0x03CE
     de8:	08 95       	ret

00000dea <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     dea:	00 97       	sbiw	r24, 0x00	; 0
     dec:	31 f0       	breq	.+12     	; 0xdfa <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     dee:	90 93 cd 03 	sts	0x03CD, r25
     df2:	80 93 cc 03 	sts	0x03CC, r24
return NRK_OK;
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     dfa:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     dfc:	08 95       	ret

00000dfe <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     dfe:	90 93 04 04 	sts	0x0404, r25
     e02:	80 93 03 04 	sts	0x0403, r24
  tdma_tx_slots = 1;
     e06:	81 e0       	ldi	r24, 0x01	; 1
     e08:	80 93 02 04 	sts	0x0402, r24
  return NRK_OK;
}
     e0c:	08 95       	ret

00000e0e <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     e0e:	8f ef       	ldi	r24, 0xFF	; 255
     e10:	08 95       	ret

00000e12 <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	08 95       	ret

00000e18 <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     e18:	80 32       	cpi	r24, 0x20	; 32
     e1a:	20 f4       	brcc	.+8      	; 0xe24 <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     e1c:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <rf_tx_power>
  return NRK_OK;
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     e24:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     e26:	08 95       	ret

00000e28 <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     e28:	8b 31       	cpi	r24, 0x1B	; 27
     e2a:	68 f4       	brcc	.+26     	; 0xe46 <tdma_set_channel+0x1e>
     e2c:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     e2e:	80 93 f4 03 	sts	0x03F4, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     e32:	24 e1       	ldi	r18, 0x14	; 20
     e34:	32 e1       	ldi	r19, 0x12	; 18
     e36:	40 e2       	ldi	r20, 0x20	; 32
     e38:	54 e2       	ldi	r21, 0x24	; 36
     e3a:	88 e1       	ldi	r24, 0x18	; 24
     e3c:	96 e0       	ldi	r25, 0x06	; 6
     e3e:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <rf_init>
  return NRK_OK;
     e42:	81 e0       	ldi	r24, 0x01	; 1
     e44:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     e46:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     e48:	08 95       	ret

00000e4a <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     e4a:	90 93 fc 03 	sts	0x03FC, r25
     e4e:	80 93 fb 03 	sts	0x03FB, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     e52:	ea ed       	ldi	r30, 0xDA	; 218
     e54:	f3 e0       	ldi	r31, 0x03	; 3
     e56:	dc 01       	movw	r26, r24
     e58:	20 e4       	ldi	r18, 0x40	; 64
     e5a:	32 e4       	ldi	r19, 0x42	; 66
     e5c:	4f e0       	ldi	r20, 0x0F	; 15
     e5e:	50 e0       	ldi	r21, 0x00	; 0
     e60:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
     e64:	64 83       	std	Z+4, r22	; 0x04
     e66:	75 83       	std	Z+5, r23	; 0x05
     e68:	86 83       	std	Z+6, r24	; 0x06
     e6a:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     e6c:	10 82       	st	Z, r1
     e6e:	11 82       	std	Z+1, r1	; 0x01
     e70:	12 82       	std	Z+2, r1	; 0x02
     e72:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	08 95       	ret

00000e78 <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     e78:	90 93 fa 03 	sts	0x03FA, r25
     e7c:	80 93 f9 03 	sts	0x03F9, r24
}
     e80:	08 95       	ret

00000e82 <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     e82:	cf 92       	push	r12
     e84:	df 92       	push	r13
     e86:	ef 92       	push	r14
     e88:	ff 92       	push	r15
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
     e8e:	00 d0       	rcall	.+0      	; 0xe90 <tdma_send+0xe>
     e90:	cd b7       	in	r28, 0x3d	; 61
     e92:	de b7       	in	r29, 0x3e	; 62
     e94:	6c 01       	movw	r12, r24
     e96:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     e98:	80 91 fd 03 	lds	r24, 0x03FD
     e9c:	81 30       	cpi	r24, 0x01	; 1
     e9e:	09 f4       	brne	.+2      	; 0xea2 <tdma_send+0x20>
     ea0:	8d c0       	rjmp	.+282    	; 0xfbc <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     ea2:	44 23       	and	r20, r20
     ea4:	09 f4       	brne	.+2      	; 0xea8 <tdma_send+0x26>
     ea6:	8a c0       	rjmp	.+276    	; 0xfbc <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     ea8:	61 15       	cp	r22, r1
     eaa:	71 05       	cpc	r23, r1
     eac:	09 f4       	brne	.+2      	; 0xeb0 <tdma_send+0x2e>
     eae:	86 c0       	rjmp	.+268    	; 0xfbc <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     eb0:	c1 14       	cp	r12, r1
     eb2:	d1 04       	cpc	r13, r1
     eb4:	09 f4       	brne	.+2      	; 0xeb8 <tdma_send+0x36>
     eb6:	82 c0       	rjmp	.+260    	; 0xfbc <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     eb8:	21 11       	cpse	r18, r1
     eba:	08 c0       	rjmp	.+16     	; 0xecc <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     ebc:	80 91 2c 09 	lds	r24, 0x092C
     ec0:	2a 83       	std	Y+2, r18	; 0x02
     ec2:	49 83       	std	Y+1, r20	; 0x01
     ec4:	0e 94 47 20 	call	0x408e	; 0x408e <nrk_signal_register>
     ec8:	49 81       	ldd	r20, Y+1	; 0x01
     eca:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	80 93 fd 03 	sts	0x03FD, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     ed2:	8b e7       	ldi	r24, 0x7B	; 123
     ed4:	94 e0       	ldi	r25, 0x04	; 4
     ed6:	90 93 e1 06 	sts	0x06E1, r25
     eda:	80 93 e0 06 	sts	0x06E0, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     ede:	f6 01       	movw	r30, r12
     ee0:	81 81       	ldd	r24, Z+1	; 0x01
     ee2:	80 93 7c 04 	sts	0x047C, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     ee6:	80 81       	ld	r24, Z
     ee8:	80 93 7b 04 	sts	0x047B, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     eec:	85 81       	ldd	r24, Z+5	; 0x05
     eee:	96 81       	ldd	r25, Z+6	; 0x06
     ef0:	90 93 7e 04 	sts	0x047E, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     ef4:	80 93 7d 04 	sts	0x047D, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     ef8:	80 91 00 04 	lds	r24, 0x0400
     efc:	80 93 80 04 	sts	0x0480, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     f00:	10 92 7f 04 	sts	0x047F, r1
  fd->seq_num++;
     f04:	81 85       	ldd	r24, Z+9	; 0x09
     f06:	92 85       	ldd	r25, Z+10	; 0x0a
     f08:	01 96       	adiw	r24, 0x01	; 1
     f0a:	92 87       	std	Z+10, r25	; 0x0a
     f0c:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     f0e:	90 93 82 04 	sts	0x0482, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     f12:	80 93 81 04 	sts	0x0481, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     f16:	83 81       	ldd	r24, Z+3	; 0x03
     f18:	80 93 84 04 	sts	0x0484, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     f1c:	82 81       	ldd	r24, Z+2	; 0x02
     f1e:	80 93 83 04 	sts	0x0483, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     f22:	30 91 fe 03 	lds	r19, 0x03FE
     f26:	f0 e1       	ldi	r31, 0x10	; 16
     f28:	3f 9f       	mul	r19, r31
     f2a:	c0 01       	movw	r24, r0
     f2c:	11 24       	eor	r1, r1
     f2e:	83 2b       	or	r24, r19
     f30:	80 93 85 04 	sts	0x0485, r24
     f34:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     f36:	f7 01       	movw	r30, r14
     f38:	8c e0       	ldi	r24, 0x0C	; 12
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	3e 2f       	mov	r19, r30
     f3e:	35 1b       	sub	r19, r21
     f40:	34 17       	cp	r19, r20
     f42:	50 f4       	brcc	.+20     	; 0xf58 <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     f44:	31 91       	ld	r19, Z+
     f46:	a0 91 e0 06 	lds	r26, 0x06E0
     f4a:	b0 91 e1 06 	lds	r27, 0x06E1
     f4e:	a8 0f       	add	r26, r24
     f50:	b9 1f       	adc	r27, r25
     f52:	3c 93       	st	X, r19
     f54:	01 96       	adiw	r24, 0x01	; 1
     f56:	f2 cf       	rjmp	.-28     	; 0xf3c <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     f58:	44 5f       	subi	r20, 0xF4	; 244
     f5a:	40 93 df 06 	sts	0x06DF, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     f5e:	21 11       	cpse	r18, r1
     f60:	2b c0       	rjmp	.+86     	; 0xfb8 <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	a0 e0       	ldi	r26, 0x00	; 0
     f68:	b0 e0       	ldi	r27, 0x00	; 0
     f6a:	bc 01       	movw	r22, r24
     f6c:	cd 01       	movw	r24, r26
     f6e:	00 90 2c 09 	lds	r0, 0x092C
     f72:	04 c0       	rjmp	.+8      	; 0xf7c <tdma_send+0xfa>
     f74:	66 0f       	add	r22, r22
     f76:	77 1f       	adc	r23, r23
     f78:	88 1f       	adc	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	d2 f7       	brpl	.-12     	; 0xf74 <tdma_send+0xf2>
     f80:	0e 94 ea 20 	call	0x41d4	; 0x41d4 <nrk_event_wait>
     f84:	6b 01       	movw	r12, r22
     f86:	7c 01       	movw	r14, r24
    if (mask == 0)
     f88:	61 15       	cp	r22, r1
     f8a:	71 05       	cpc	r23, r1
     f8c:	81 05       	cpc	r24, r1
     f8e:	91 05       	cpc	r25, r1
     f90:	21 f4       	brne	.+8      	; 0xf9a <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     f92:	87 ea       	ldi	r24, 0xA7	; 167
     f94:	92 e0       	ldi	r25, 0x02	; 2
     f96:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     f9a:	00 90 2c 09 	lds	r0, 0x092C
     f9e:	04 c0       	rjmp	.+8      	; 0xfa8 <tdma_send+0x126>
     fa0:	f6 94       	lsr	r15
     fa2:	e7 94       	ror	r14
     fa4:	d7 94       	ror	r13
     fa6:	c7 94       	ror	r12
     fa8:	0a 94       	dec	r0
     faa:	d2 f7       	brpl	.-12     	; 0xfa0 <tdma_send+0x11e>
     fac:	c0 fc       	sbrc	r12, 0
     fae:	04 c0       	rjmp	.+8      	; 0xfb8 <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     fb0:	84 e8       	ldi	r24, 0x84	; 132
     fb2:	92 e0       	ldi	r25, 0x02	; 2
     fb4:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    return NRK_OK;
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	01 c0       	rjmp	.+2      	; 0xfbe <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     fbc:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     fbe:	0f 90       	pop	r0
     fc0:	0f 90       	pop	r0
     fc2:	df 91       	pop	r29
     fc4:	cf 91       	pop	r28
     fc6:	ff 90       	pop	r15
     fc8:	ef 90       	pop	r14
     fca:	df 90       	pop	r13
     fcc:	cf 90       	pop	r12
     fce:	08 95       	ret

00000fd0 <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     fd0:	8f 92       	push	r8
     fd2:	9f 92       	push	r9
     fd4:	af 92       	push	r10
     fd6:	bf 92       	push	r11
     fd8:	cf 92       	push	r12
     fda:	df 92       	push	r13
     fdc:	ef 92       	push	r14
     fde:	ff 92       	push	r15
     fe0:	0f 93       	push	r16
     fe2:	1f 93       	push	r17
     fe4:	cf 93       	push	r28
     fe6:	df 93       	push	r29
     fe8:	1f 92       	push	r1
     fea:	cd b7       	in	r28, 0x3d	; 61
     fec:	de b7       	in	r29, 0x3e	; 62
     fee:	4c 01       	movw	r8, r24
     ff0:	8b 01       	movw	r16, r22
     ff2:	5a 01       	movw	r10, r20
     ff4:	80 91 f6 03 	lds	r24, 0x03F6
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     ff8:	21 11       	cpse	r18, r1
     ffa:	1c c0       	rjmp	.+56     	; 0x1034 <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     ffc:	81 30       	cpi	r24, 0x01	; 1
     ffe:	f1 f4       	brne	.+60     	; 0x103c <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
    1000:	80 91 2b 09 	lds	r24, 0x092B
    1004:	29 83       	std	Y+1, r18	; 0x01
    1006:	0e 94 47 20 	call	0x408e	; 0x408e <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	a0 e0       	ldi	r26, 0x00	; 0
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	bc 01       	movw	r22, r24
    1014:	cd 01       	movw	r24, r26
    1016:	00 90 2b 09 	lds	r0, 0x092B
    101a:	04 c0       	rjmp	.+8      	; 0x1024 <tdma_recv+0x54>
    101c:	66 0f       	add	r22, r22
    101e:	77 1f       	adc	r23, r23
    1020:	88 1f       	adc	r24, r24
    1022:	99 1f       	adc	r25, r25
    1024:	0a 94       	dec	r0
    1026:	d2 f7       	brpl	.-12     	; 0x101c <tdma_recv+0x4c>
    1028:	0e 94 ea 20 	call	0x41d4	; 0x41d4 <nrk_event_wait>
    102c:	6b 01       	movw	r12, r22
    102e:	7c 01       	movw	r14, r24
    1030:	29 81       	ldd	r18, Y+1	; 0x01
    1032:	04 c0       	rjmp	.+8      	; 0x103c <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
    1034:	81 30       	cpi	r24, 0x01	; 1
    1036:	11 f4       	brne	.+4      	; 0x103c <tdma_recv+0x6c>
    return NRK_ERROR;
    1038:	8f ef       	ldi	r24, 0xFF	; 255
    103a:	7c c0       	rjmp	.+248    	; 0x1134 <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    103c:	80 91 1b 06 	lds	r24, 0x061B
    1040:	8c 30       	cpi	r24, 0x0C	; 12
    1042:	d4 f3       	brlt	.-12     	; 0x1038 <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
    1044:	8c 50       	subi	r24, 0x0C	; 12
    1046:	d5 01       	movw	r26, r10
    1048:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
    104a:	80 e0       	ldi	r24, 0x00	; 0
    104c:	f5 01       	movw	r30, r10
    104e:	90 81       	ld	r25, Z
    1050:	89 17       	cp	r24, r25
    1052:	78 f4       	brcc	.+30     	; 0x1072 <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
    1054:	48 2f       	mov	r20, r24
    1056:	50 e0       	ldi	r21, 0x00	; 0
    1058:	e0 91 1d 06 	lds	r30, 0x061D
    105c:	f0 91 1e 06 	lds	r31, 0x061E
    1060:	e4 0f       	add	r30, r20
    1062:	f5 1f       	adc	r31, r21
    1064:	94 85       	ldd	r25, Z+12	; 0x0c
    1066:	f8 01       	movw	r30, r16
    1068:	e4 0f       	add	r30, r20
    106a:	f5 1f       	adc	r31, r21
    106c:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
    106e:	8f 5f       	subi	r24, 0xFF	; 255
    1070:	ed cf       	rjmp	.-38     	; 0x104c <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
    1072:	80 91 20 06 	lds	r24, 0x0620
    1076:	99 27       	eor	r25, r25
    1078:	87 fd       	sbrc	r24, 7
    107a:	90 95       	com	r25
    107c:	d4 01       	movw	r26, r8
    107e:	1e 96       	adiw	r26, 0x0e	; 14
    1080:	9c 93       	st	X, r25
    1082:	8e 93       	st	-X, r24
    1084:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
    1086:	80 91 21 06 	lds	r24, 0x0621
    108a:	1f 96       	adiw	r26, 0x0f	; 15
    108c:	8c 93       	st	X, r24
    108e:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
    1090:	80 91 22 06 	lds	r24, 0x0622
    1094:	50 96       	adiw	r26, 0x10	; 16
    1096:	8c 93       	st	X, r24
    1098:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
    109a:	80 91 23 06 	lds	r24, 0x0623
    109e:	51 96       	adiw	r26, 0x11	; 17
    10a0:	8c 93       	st	X, r24
    10a2:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    10a4:	e0 91 1d 06 	lds	r30, 0x061D
    10a8:	f0 91 1e 06 	lds	r31, 0x061E
    10ac:	85 81       	ldd	r24, Z+5	; 0x05
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	98 2f       	mov	r25, r24
    10b2:	88 27       	eor	r24, r24
    10b4:	34 81       	ldd	r19, Z+4	; 0x04
    10b6:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    10b8:	18 96       	adiw	r26, 0x08	; 8
    10ba:	9c 93       	st	X, r25
    10bc:	8e 93       	st	-X, r24
    10be:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    10c0:	83 81       	ldd	r24, Z+3	; 0x03
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	98 2f       	mov	r25, r24
    10c6:	88 27       	eor	r24, r24
    10c8:	32 81       	ldd	r19, Z+2	; 0x02
    10ca:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    10cc:	16 96       	adiw	r26, 0x06	; 6
    10ce:	9c 93       	st	X, r25
    10d0:	8e 93       	st	-X, r24
    10d2:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    10d4:	81 81       	ldd	r24, Z+1	; 0x01
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	98 2f       	mov	r25, r24
    10da:	88 27       	eor	r24, r24
    10dc:	30 81       	ld	r19, Z
    10de:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    10e0:	11 96       	adiw	r26, 0x01	; 1
    10e2:	9c 93       	st	X, r25
    10e4:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
    10e6:	87 81       	ldd	r24, Z+7	; 0x07
    10e8:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    10ea:	98 2f       	mov	r25, r24
    10ec:	88 27       	eor	r24, r24
    10ee:	36 81       	ldd	r19, Z+6	; 0x06
    10f0:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    10f2:	1a 96       	adiw	r26, 0x0a	; 10
    10f4:	9c 93       	st	X, r25
    10f6:	8e 93       	st	-X, r24
    10f8:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
    10fa:	81 85       	ldd	r24, Z+9	; 0x09
    10fc:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    10fe:	98 2f       	mov	r25, r24
    1100:	88 27       	eor	r24, r24
    1102:	30 85       	ldd	r19, Z+8	; 0x08
    1104:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    1106:	13 96       	adiw	r26, 0x03	; 3
    1108:	9c 93       	st	X, r25
    110a:	8e 93       	st	-X, r24
    110c:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
    110e:	82 85       	ldd	r24, Z+10	; 0x0a
    1110:	1c 96       	adiw	r26, 0x0c	; 12
    1112:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
    1114:	21 11       	cpse	r18, r1
    1116:	0b c0       	rjmp	.+22     	; 0x112e <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
    1118:	00 90 2b 09 	lds	r0, 0x092B
    111c:	04 c0       	rjmp	.+8      	; 0x1126 <tdma_recv+0x156>
    111e:	f6 94       	lsr	r15
    1120:	e7 94       	ror	r14
    1122:	d7 94       	ror	r13
    1124:	c7 94       	ror	r12
    1126:	0a 94       	dec	r0
    1128:	d2 f7       	brpl	.-12     	; 0x111e <tdma_recv+0x14e>
    112a:	c0 fe       	sbrs	r12, 0
    112c:	85 cf       	rjmp	.-246    	; 0x1038 <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	80 93 f6 03 	sts	0x03F6, r24
  return NRK_OK;

}
    1134:	0f 90       	pop	r0
    1136:	df 91       	pop	r29
    1138:	cf 91       	pop	r28
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	ff 90       	pop	r15
    1140:	ef 90       	pop	r14
    1142:	df 90       	pop	r13
    1144:	cf 90       	pop	r12
    1146:	bf 90       	pop	r11
    1148:	af 90       	pop	r10
    114a:	9f 90       	pop	r9
    114c:	8f 90       	pop	r8
    114e:	08 95       	ret

00001150 <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    1150:	00 97       	sbiw	r24, 0x00	; 0
    1152:	51 f0       	breq	.+20     	; 0x1168 <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
    1154:	90 93 1e 06 	sts	0x061E, r25
    1158:	80 93 1d 06 	sts	0x061D, r24
  tdma_rfRxInfo.max_length = size;
    115c:	60 93 1c 06 	sts	0x061C, r22
  tdma_rx_buf_empty = 1;
    1160:	81 e0       	ldi	r24, 0x01	; 1
    1162:	80 93 f6 03 	sts	0x03F6, r24
  return NRK_OK;
    1166:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
    1168:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
    116a:	08 95       	ret

0000116c <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
    116c:	80 93 fe 03 	sts	0x03FE, r24
    1170:	08 95       	ret

00001172 <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
    1172:	0f 93       	push	r16
    1174:	1f 93       	push	r17
    1176:	cf 93       	push	r28
    1178:	df 93       	push	r29
    117a:	16 2f       	mov	r17, r22
    117c:	d4 2f       	mov	r29, r20
    117e:	05 2f       	mov	r16, r21
  tx_reserve = -1;
    1180:	9f ef       	ldi	r25, 0xFF	; 255
    1182:	90 93 d1 03 	sts	0x03D1, r25
  tdma_rx_failure_cnt = 0;
    1186:	10 92 d0 03 	sts	0x03D0, r1
    118a:	10 92 cf 03 	sts	0x03CF, r1
  tdma_mode = mode;
    118e:	80 93 ff 03 	sts	0x03FF, r24
  tdma_tx_slots = 0;
    1192:	10 92 02 04 	sts	0x0402, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
    1196:	83 e0       	ldi	r24, 0x03	; 3
    1198:	80 93 fe 03 	sts	0x03FE, r24
  sync_status=0;
    119c:	10 92 ce 03 	sts	0x03CE, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
    11a0:	80 e0       	ldi	r24, 0x00	; 0
    11a2:	94 e0       	ldi	r25, 0x04	; 4
    11a4:	90 93 fa 03 	sts	0x03FA, r25
    11a8:	80 93 f9 03 	sts	0x03F9, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
    11ac:	80 e8       	ldi	r24, 0x80	; 128
    11ae:	96 e9       	ldi	r25, 0x96	; 150
    11b0:	a8 e9       	ldi	r26, 0x98	; 152
    11b2:	b0 e0       	ldi	r27, 0x00	; 0
    11b4:	80 93 de 03 	sts	0x03DE, r24
    11b8:	90 93 df 03 	sts	0x03DF, r25
    11bc:	a0 93 e0 03 	sts	0x03E0, r26
    11c0:	b0 93 e1 03 	sts	0x03E1, r27
  _tdma_slot_time.secs = 0;
    11c4:	10 92 da 03 	sts	0x03DA, r1
    11c8:	10 92 db 03 	sts	0x03DB, r1
    11cc:	10 92 dc 03 	sts	0x03DC, r1
    11d0:	10 92 dd 03 	sts	0x03DD, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
    11d4:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <nrk_signal_create>
    11d8:	c8 2f       	mov	r28, r24
    11da:	80 93 2b 09 	sts	0x092B, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
    11de:	8f 3f       	cpi	r24, 0xFF	; 255
    11e0:	19 f4       	brne	.+6      	; 0x11e8 <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
    11e2:	8c e5       	ldi	r24, 0x5C	; 92
    11e4:	92 e0       	ldi	r25, 0x02	; 2
    11e6:	09 c0       	rjmp	.+18     	; 0x11fa <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
    11e8:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <nrk_signal_create>
    11ec:	c8 2f       	mov	r28, r24
    11ee:	80 93 2c 09 	sts	0x092C, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
    11f2:	8f 3f       	cpi	r24, 0xFF	; 255
    11f4:	69 f4       	brne	.+26     	; 0x1210 <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
    11f6:	84 e3       	ldi	r24, 0x34	; 52
    11f8:	92 e0       	ldi	r25, 0x02	; 2
    11fa:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    11fe:	e0 91 98 0b 	lds	r30, 0x0B98
    1202:	f0 91 99 0b 	lds	r31, 0x0B99
    1206:	60 85       	ldd	r22, Z+8	; 0x08
    1208:	8e e0       	ldi	r24, 0x0E	; 14
    120a:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
    return NRK_ERROR;
    120e:	2d c0       	rjmp	.+90     	; 0x126a <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
    1210:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <nrk_signal_create>
    1214:	c8 2f       	mov	r28, r24
    1216:	80 93 c5 09 	sts	0x09C5, r24
  if (tdma_enable_signal == NRK_ERROR) {
    121a:	8f 3f       	cpi	r24, 0xFF	; 255
    121c:	19 f4       	brne	.+6      	; 0x1224 <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
    121e:	88 e0       	ldi	r24, 0x08	; 8
    1220:	92 e0       	ldi	r25, 0x02	; 2
    1222:	eb cf       	rjmp	.-42     	; 0x11fa <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
    1224:	8b e0       	ldi	r24, 0x0B	; 11
    1226:	94 e0       	ldi	r25, 0x04	; 4
    1228:	90 93 1e 06 	sts	0x061E, r25
    122c:	80 93 1d 06 	sts	0x061D, r24
  tdma_rfRxInfo.max_length = size;
    1230:	80 e7       	ldi	r24, 0x70	; 112
    1232:	80 93 1c 06 	sts	0x061C, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
    1236:	c1 e0       	ldi	r28, 0x01	; 1
    1238:	c0 93 f6 03 	sts	0x03F6, r28
  tx_data_ready = 0;
    123c:	10 92 fd 03 	sts	0x03FD, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
    1240:	2d 2f       	mov	r18, r29
    1242:	30 2f       	mov	r19, r16
    1244:	4f ef       	ldi	r20, 0xFF	; 255
    1246:	5f ef       	ldi	r21, 0xFF	; 255
    1248:	61 2f       	mov	r22, r17
    124a:	88 e1       	ldi	r24, 0x18	; 24
    124c:	96 e0       	ldi	r25, 0x06	; 6
    124e:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <rf_init>
  tdma_chan = chan;
    1252:	10 93 f4 03 	sts	0x03F4, r17
  tdma_my_mac = my_mac;
    1256:	d0 93 00 04 	sts	0x0400, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
    125a:	83 ed       	ldi	r24, 0xD3	; 211
    125c:	9f ef       	ldi	r25, 0xFF	; 255
    125e:	0e 94 ca 10 	call	0x2194	; 0x2194 <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
    1262:	c0 93 f5 03 	sts	0x03F5, r28
  tdma_is_enabled = 1;
    1266:	c0 93 f3 03 	sts	0x03F3, r28
  return NRK_OK;
}
    126a:	8c 2f       	mov	r24, r28
    126c:	df 91       	pop	r29
    126e:	cf 91       	pop	r28
    1270:	1f 91       	pop	r17
    1272:	0f 91       	pop	r16
    1274:	08 95       	ret

00001276 <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
    1276:	80 91 2b 09 	lds	r24, 0x092B
    127a:	0e 94 47 20 	call	0x408e	; 0x408e <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
    127e:	80 91 2b 09 	lds	r24, 0x092B
    1282:	08 95       	ret

00001284 <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
    1284:	80 91 2c 09 	lds	r24, 0x092C
    1288:	0e 94 47 20 	call	0x408e	; 0x408e <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
    128c:	80 91 2c 09 	lds	r24, 0x092C
    1290:	08 95       	ret

00001292 <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
    1292:	20 91 f6 03 	lds	r18, 0x03F6
    1296:	21 30       	cpi	r18, 0x01	; 1
    1298:	39 f4       	brne	.+14     	; 0x12a8 <tdma_rx_pkt_get+0x16>
    *len = 0;
    129a:	fc 01       	movw	r30, r24
    129c:	10 82       	st	Z, r1
    *rssi = 0;
    129e:	fb 01       	movw	r30, r22
    12a0:	10 82       	st	Z, r1
    return NULL;
    12a2:	80 e0       	ldi	r24, 0x00	; 0
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
    12a8:	20 91 1b 06 	lds	r18, 0x061B
    12ac:	fc 01       	movw	r30, r24
    12ae:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
    12b0:	80 91 20 06 	lds	r24, 0x0620
    12b4:	fb 01       	movw	r30, r22
    12b6:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
    12b8:	80 91 1d 06 	lds	r24, 0x061D
    12bc:	90 91 1e 06 	lds	r25, 0x061E
}
    12c0:	08 95       	ret

000012c2 <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    12c2:	81 e0       	ldi	r24, 0x01	; 1
    12c4:	80 93 f6 03 	sts	0x03F6, r24
return NRK_OK;
}
    12c8:	08 95       	ret

000012ca <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    12ca:	10 92 f3 03 	sts	0x03F3, r1
  rf_power_down ();
    12ce:	0c 94 73 0d 	jmp	0x1ae6	; 0x1ae6 <rf_power_down>

000012d2 <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    12d2:	81 e0       	ldi	r24, 0x01	; 1
    12d4:	80 93 f3 03 	sts	0x03F3, r24
  rf_power_up ();
    12d8:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    12dc:	80 91 c5 09 	lds	r24, 0x09C5
    12e0:	0c 94 79 20 	jmp	0x40f2	; 0x40f2 <nrk_event_signal>

000012e4 <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	80 93 0e 06 	sts	0x060E, r24
    12ea:	08 95       	ret

000012ec <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    12ec:	80 91 f5 03 	lds	r24, 0x03F5
}
    12f0:	08 95       	ret

000012f2 <_tdma_rx>:
  return v;
}


int8_t _tdma_rx ()
{
    12f2:	cf 93       	push	r28
    12f4:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    12f6:	80 91 f6 03 	lds	r24, 0x03F6
    12fa:	81 30       	cpi	r24, 0x01	; 1
    12fc:	11 f0       	breq	.+4      	; 0x1302 <_tdma_rx+0x10>
    return NRK_ERROR;
    12fe:	8f ef       	ldi	r24, 0xFF	; 255
    1300:	40 c0       	rjmp	.+128    	; 0x1382 <_tdma_rx+0x90>
    1302:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1304:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <rf_rx_packet_nonblock>
    1308:	c8 2f       	mov	r28, r24
      if (v == 1) {
    130a:	81 30       	cpi	r24, 0x01	; 1
    130c:	89 f5       	brne	.+98     	; 0x1370 <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    130e:	60 91 1b 06 	lds	r22, 0x061B
    1312:	6d 30       	cpi	r22, 0x0D	; 13
    1314:	ac f1       	brlt	.+106    	; 0x1380 <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    1316:	80 91 01 04 	lds	r24, 0x0401
    131a:	81 11       	cpse	r24, r1
    131c:	07 c0       	rjmp	.+14     	; 0x132c <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    131e:	10 92 f6 03 	sts	0x03F6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1322:	80 91 2b 09 	lds	r24, 0x092B
    1326:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nrk_event_signal>
    132a:	2a c0       	rjmp	.+84     	; 0x1380 <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    132c:	80 91 1d 06 	lds	r24, 0x061D
    1330:	90 91 1e 06 	lds	r25, 0x061E
    1334:	0e 94 1d 12 	call	0x243a	; 0x243a <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1338:	80 91 1d 06 	lds	r24, 0x061D
    133c:	90 91 1e 06 	lds	r25, 0x061E
    1340:	20 91 1b 06 	lds	r18, 0x061B
    1344:	82 0f       	add	r24, r18
    1346:	91 1d       	adc	r25, r1
    1348:	27 fd       	sbrc	r18, 7
    134a:	9a 95       	dec	r25
    134c:	fc 01       	movw	r30, r24
    134e:	31 97       	sbiw	r30, 0x01	; 1
    1350:	20 81       	ld	r18, Z
    1352:	2a 3c       	cpi	r18, 0xCA	; 202
    1354:	a1 f6       	brne	.-88     	; 0x12fe <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1356:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1358:	20 81       	ld	r18, Z
    135a:	2e 3f       	cpi	r18, 0xFE	; 254
    135c:	81 f6       	brne	.-96     	; 0x12fe <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    135e:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1360:	20 81       	ld	r18, Z
    1362:	2e 3b       	cpi	r18, 0xBE	; 190
    1364:	61 f6       	brne	.-104    	; 0x12fe <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    1366:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1368:	80 81       	ld	r24, Z
    136a:	8f 3e       	cpi	r24, 0xEF	; 239
    136c:	c1 f2       	breq	.-80     	; 0x131e <_tdma_rx+0x2c>
    136e:	c7 cf       	rjmp	.-114    	; 0x12fe <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    1370:	84 e6       	ldi	r24, 0x64	; 100
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	0e 94 1e 2c 	call	0x583c	; 0x583c <nrk_spin_wait_us>
    1378:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    137a:	21 f6       	brne	.-120    	; 0x1304 <_tdma_rx+0x12>
    137c:	8c 2f       	mov	r24, r28
    137e:	01 c0       	rjmp	.+2      	; 0x1382 <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1380:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    1382:	df 91       	pop	r29
    1384:	cf 91       	pop	r28
    1386:	08 95       	ret

00001388 <_tdma_tx>:


int8_t _tdma_tx ()
{
    1388:	0f 93       	push	r16
    138a:	1f 93       	push	r17
    138c:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    138e:	90 91 01 04 	lds	r25, 0x0401
    1392:	99 23       	and	r25, r25
    1394:	09 f4       	brne	.+2      	; 0x1398 <_tdma_tx+0x10>
    1396:	43 c0       	rjmp	.+134    	; 0x141e <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    1398:	20 91 df 06 	lds	r18, 0x06DF
    139c:	84 e0       	ldi	r24, 0x04	; 4
    139e:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    13a0:	38 2f       	mov	r19, r24
    13a2:	3f 70       	andi	r19, 0x0F	; 15
    13a4:	31 f0       	breq	.+12     	; 0x13b2 <_tdma_tx+0x2a>
    13a6:	87 ff       	sbrs	r24, 7
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <_tdma_tx+0x26>
    13aa:	83 e1       	ldi	r24, 0x13	; 19
    13ac:	82 0f       	add	r24, r18
    13ae:	80 7f       	andi	r24, 0xF0	; 240
    13b0:	80 5f       	subi	r24, 0xF0	; 240
    13b2:	80 93 df 06 	sts	0x06DF, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    13b6:	80 91 df 06 	lds	r24, 0x06DF
    13ba:	e0 91 e0 06 	lds	r30, 0x06E0
    13be:	f0 91 e1 06 	lds	r31, 0x06E1
    13c2:	e8 0f       	add	r30, r24
    13c4:	f1 1d       	adc	r31, r1
    13c6:	87 fd       	sbrc	r24, 7
    13c8:	fa 95       	dec	r31
    13ca:	31 97       	sbiw	r30, 0x01	; 1
    13cc:	8a ec       	ldi	r24, 0xCA	; 202
    13ce:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    13d0:	80 91 df 06 	lds	r24, 0x06DF
    13d4:	e0 91 e0 06 	lds	r30, 0x06E0
    13d8:	f0 91 e1 06 	lds	r31, 0x06E1
    13dc:	e8 0f       	add	r30, r24
    13de:	f1 1d       	adc	r31, r1
    13e0:	87 fd       	sbrc	r24, 7
    13e2:	fa 95       	dec	r31
    13e4:	32 97       	sbiw	r30, 0x02	; 2
    13e6:	8e ef       	ldi	r24, 0xFE	; 254
    13e8:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    13ea:	80 91 df 06 	lds	r24, 0x06DF
    13ee:	e0 91 e0 06 	lds	r30, 0x06E0
    13f2:	f0 91 e1 06 	lds	r31, 0x06E1
    13f6:	e8 0f       	add	r30, r24
    13f8:	f1 1d       	adc	r31, r1
    13fa:	87 fd       	sbrc	r24, 7
    13fc:	fa 95       	dec	r31
    13fe:	33 97       	sbiw	r30, 0x03	; 3
    1400:	8e eb       	ldi	r24, 0xBE	; 190
    1402:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    1404:	80 91 df 06 	lds	r24, 0x06DF
    1408:	e0 91 e0 06 	lds	r30, 0x06E0
    140c:	f0 91 e1 06 	lds	r31, 0x06E1
    1410:	e8 0f       	add	r30, r24
    1412:	f1 1d       	adc	r31, r1
    1414:	87 fd       	sbrc	r24, 7
    1416:	fa 95       	dec	r31
    1418:	34 97       	sbiw	r30, 0x04	; 4
    141a:	8f ee       	ldi	r24, 0xEF	; 239
    141c:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    141e:	60 91 df 06 	lds	r22, 0x06DF
    1422:	06 2f       	mov	r16, r22
    1424:	11 27       	eor	r17, r17
    1426:	07 fd       	sbrc	r16, 7
    1428:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    142a:	e0 91 e0 06 	lds	r30, 0x06E0
    142e:	f0 91 e1 06 	lds	r31, 0x06E1
    1432:	c0 e0       	ldi	r28, 0x00	; 0
    1434:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1436:	24 2f       	mov	r18, r20
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	20 17       	cp	r18, r16
    143c:	31 07       	cpc	r19, r17
    143e:	3c f4       	brge	.+14     	; 0x144e <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    1440:	2e 0f       	add	r18, r30
    1442:	3f 1f       	adc	r19, r31
    1444:	d9 01       	movw	r26, r18
    1446:	8c 91       	ld	r24, X
    1448:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    144a:	4f 5f       	subi	r20, 0xFF	; 255
    144c:	f4 cf       	rjmp	.-24     	; 0x1436 <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    144e:	99 23       	and	r25, r25
    1450:	19 f0       	breq	.+6      	; 0x1458 <_tdma_tx+0xd0>
    1452:	cf 01       	movw	r24, r30
    1454:	0e 94 ce 11 	call	0x239c	; 0x239c <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    1458:	e0 91 df 06 	lds	r30, 0x06DF
    145c:	ff 27       	eor	r31, r31
    145e:	e7 fd       	sbrc	r30, 7
    1460:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    1462:	e6 57       	subi	r30, 0x76	; 118
    1464:	fe 4f       	sbci	r31, 0xFE	; 254
    1466:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    1468:	8d ed       	ldi	r24, 0xDD	; 221
    146a:	96 e0       	ldi	r25, 0x06	; 6
    146c:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    1470:	10 92 fd 03 	sts	0x03FD, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    1474:	80 91 2c 09 	lds	r24, 0x092C
    1478:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    147c:	81 e0       	ldi	r24, 0x01	; 1
    147e:	cf 91       	pop	r28
    1480:	1f 91       	pop	r17
    1482:	0f 91       	pop	r16
    1484:	08 95       	ret

00001486 <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    1486:	cf 93       	push	r28
    1488:	df 93       	push	r29
    148a:	00 d0       	rcall	.+0      	; 0x148c <tdma_nw_task+0x6>
    148c:	cd b7       	in	r28, 0x3d	; 61
    148e:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    1490:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    1494:	80 91 f5 03 	lds	r24, 0x03F5
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    1498:	88 23       	and	r24, r24
    149a:	d1 f3       	breq	.-12     	; 0x1490 <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    149c:	80 91 c5 09 	lds	r24, 0x09C5
    14a0:	0e 94 47 20 	call	0x408e	; 0x408e <nrk_signal_register>
    14a4:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    14a6:	8f 3f       	cpi	r24, 0xFF	; 255
    14a8:	21 f4       	brne	.+8      	; 0x14b2 <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    14aa:	8c ee       	ldi	r24, 0xEC	; 236
    14ac:	91 e0       	ldi	r25, 0x01	; 1
    14ae:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    14b2:	61 2c       	mov	r6, r1
    14b4:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    14b6:	22 24       	eor	r2, r2
    14b8:	2a 94       	dec	r2
    14ba:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    14bc:	80 91 ff 03 	lds	r24, 0x03FF
    14c0:	81 30       	cpi	r24, 0x01	; 1
    14c2:	09 f0       	breq	.+2      	; 0x14c6 <tdma_nw_task+0x40>
    14c4:	e3 c0       	rjmp	.+454    	; 0x168c <tdma_nw_task+0x206>
	    sync_status=1; // HOST is always synced
    14c6:	80 93 ce 03 	sts	0x03CE, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    14ca:	61 14       	cp	r6, r1
    14cc:	71 04       	cpc	r7, r1
    14ce:	09 f0       	breq	.+2      	; 0x14d2 <tdma_nw_task+0x4c>
    14d0:	88 c0       	rjmp	.+272    	; 0x15e2 <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    14d2:	80 91 fd 03 	lds	r24, 0x03FD
    14d6:	81 11       	cpse	r24, r1
    14d8:	16 c0       	rjmp	.+44     	; 0x1506 <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    14da:	2b e7       	ldi	r18, 0x7B	; 123
    14dc:	34 e0       	ldi	r19, 0x04	; 4
    14de:	30 93 e1 06 	sts	0x06E1, r19
    14e2:	20 93 e0 06 	sts	0x06E0, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    14e6:	3f ef       	ldi	r19, 0xFF	; 255
    14e8:	30 93 7d 04 	sts	0x047D, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    14ec:	30 93 7e 04 	sts	0x047E, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    14f0:	10 92 7f 04 	sts	0x047F, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    14f4:	10 92 80 04 	sts	0x0480, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    14f8:	10 92 81 04 	sts	0x0481, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    14fc:	10 92 82 04 	sts	0x0482, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    1500:	8c e0       	ldi	r24, 0x0C	; 12
    1502:	80 93 df 06 	sts	0x06DF, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    1506:	e0 91 e0 06 	lds	r30, 0x06E0
    150a:	f0 91 e1 06 	lds	r31, 0x06E1
    150e:	90 91 f9 03 	lds	r25, 0x03F9
    1512:	80 91 fa 03 	lds	r24, 0x03FA
    1516:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    1518:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    151a:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    151c:	e0 91 e0 06 	lds	r30, 0x06E0
    1520:	f0 91 e1 06 	lds	r31, 0x06E1
    1524:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    1526:	e0 91 e0 06 	lds	r30, 0x06E0
    152a:	f0 91 e1 06 	lds	r31, 0x06E1
    152e:	20 91 fe 03 	lds	r18, 0x03FE
    1532:	30 e1       	ldi	r19, 0x10	; 16
    1534:	23 9f       	mul	r18, r19
    1536:	c0 01       	movw	r24, r0
    1538:	11 24       	eor	r1, r1
    153a:	82 2b       	or	r24, r18
    153c:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    153e:	80 91 fb 03 	lds	r24, 0x03FB
    1542:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    1544:	82 ed       	ldi	r24, 0xD2	; 210
    1546:	93 e0       	ldi	r25, 0x03	; 3
    1548:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    154c:	30 92 de 06 	sts	0x06DE, r3
    1550:	20 92 dd 06 	sts	0x06DD, r2
        tdma_rfTxInfo.ackRequest = 0;
    1554:	10 92 e3 06 	sts	0x06E3, r1
        tdma_rfTxInfo.cca = 0;
    1558:	10 92 e2 06 	sts	0x06E2, r1
        _tdma_tx ();
    155c:	0e 94 c4 09 	call	0x1388	; 0x1388 <_tdma_tx>
        rf_rx_on ();
    1560:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <rf_rx_on>
	if(tdma_wakeup_flag==1)
    1564:	80 91 0e 06 	lds	r24, 0x060E
    1568:	81 30       	cpi	r24, 0x01	; 1
    156a:	09 f0       	breq	.+2      	; 0x156e <tdma_nw_task+0xe8>
    156c:	45 c0       	rjmp	.+138    	; 0x15f8 <tdma_nw_task+0x172>
    156e:	41 2c       	mov	r4, r1
    1570:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    1572:	c2 01       	movw	r24, r4
    1574:	65 e0       	ldi	r22, 0x05	; 5
    1576:	70 e0       	ldi	r23, 0x00	; 0
    1578:	0e 94 65 32 	call	0x64ca	; 0x64ca <__udivmodhi4>
    157c:	89 2b       	or	r24, r25
    157e:	21 f4       	brne	.+8      	; 0x1588 <tdma_nw_task+0x102>
    1580:	83 e0       	ldi	r24, 0x03	; 3
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	0e 94 cf 15 	call	0x2b9e	; 0x2b9e <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    1588:	e0 91 e0 06 	lds	r30, 0x06E0
    158c:	f0 91 e1 06 	lds	r31, 0x06E1
    1590:	8f ef       	ldi	r24, 0xFF	; 255
    1592:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    1594:	e0 91 e0 06 	lds	r30, 0x06E0
    1598:	f0 91 e1 06 	lds	r31, 0x06E1
    159c:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    159e:	e0 91 e0 06 	lds	r30, 0x06E0
    15a2:	f0 91 e1 06 	lds	r31, 0x06E1
    15a6:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    15a8:	e0 91 e0 06 	lds	r30, 0x06E0
    15ac:	f0 91 e1 06 	lds	r31, 0x06E1
    15b0:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    15b2:	9c e0       	ldi	r25, 0x0C	; 12
    15b4:	90 93 df 06 	sts	0x06DF, r25
        			_tdma_tx ();
    15b8:	0e 94 c4 09 	call	0x1388	; 0x1388 <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    15bc:	8a e0       	ldi	r24, 0x0A	; 10
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	0e 94 73 24 	call	0x48e6	; 0x48e6 <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    15c4:	ef ef       	ldi	r30, 0xFF	; 255
    15c6:	4e 1a       	sub	r4, r30
    15c8:	5e 0a       	sbc	r5, r30
    15ca:	f8 ee       	ldi	r31, 0xE8	; 232
    15cc:	4f 16       	cp	r4, r31
    15ce:	f3 e0       	ldi	r31, 0x03	; 3
    15d0:	5f 06       	cpc	r5, r31
    15d2:	79 f6       	brne	.-98     	; 0x1572 <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    15d4:	83 e0       	ldi	r24, 0x03	; 3
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    15dc:	10 92 0e 06 	sts	0x060E, r1
    15e0:	0b c0       	rjmp	.+22     	; 0x15f8 <tdma_nw_task+0x172>
      else {
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        //rf_rx_on();
	rx_end_callback(&_tdma_rx_master);
    15e2:	87 e9       	ldi	r24, 0x97	; 151
    15e4:	96 e0       	ldi	r25, 0x06	; 6
    15e6:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <rx_end_callback>
        if (v == 1)
    15ea:	2a 81       	ldd	r18, Y+2	; 0x02
    15ec:	21 30       	cpi	r18, 0x01	; 1
    15ee:	21 f4       	brne	.+8      	; 0x15f8 <tdma_nw_task+0x172>
          tdma_last_tx_slot = slot;
    15f0:	70 92 f8 03 	sts	0x03F8, r7
    15f4:	60 92 f7 03 	sts	0x03F7, r6
      }
      slot++;
    15f8:	3f ef       	ldi	r19, 0xFF	; 255
    15fa:	63 1a       	sub	r6, r19
    15fc:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    15fe:	80 91 f9 03 	lds	r24, 0x03F9
    1602:	90 91 fa 03 	lds	r25, 0x03FA
    1606:	86 15       	cp	r24, r6
    1608:	97 05       	cpc	r25, r7
    160a:	28 f4       	brcc	.+10     	; 0x1616 <tdma_nw_task+0x190>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    160c:	8a e0       	ldi	r24, 0x0A	; 10
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	0e 94 73 24 	call	0x48e6	; 0x48e6 <nrk_wait_until_ticks>
    1614:	ec c1       	rjmp	.+984    	; 0x19ee <tdma_nw_task+0x568>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1616:	80 90 da 03 	lds	r8, 0x03DA
    161a:	90 90 db 03 	lds	r9, 0x03DB
    161e:	a0 90 dc 03 	lds	r10, 0x03DC
    1622:	b0 90 dd 03 	lds	r11, 0x03DD
    1626:	c0 90 de 03 	lds	r12, 0x03DE
    162a:	d0 90 df 03 	lds	r13, 0x03DF
    162e:	e0 90 e0 03 	lds	r14, 0x03E0
    1632:	f0 90 e1 03 	lds	r15, 0x03E1
    1636:	00 91 d2 03 	lds	r16, 0x03D2
    163a:	10 91 d3 03 	lds	r17, 0x03D3
    163e:	20 91 d4 03 	lds	r18, 0x03D4
    1642:	30 91 d5 03 	lds	r19, 0x03D5
    1646:	40 91 d6 03 	lds	r20, 0x03D6
    164a:	50 91 d7 03 	lds	r21, 0x03D7
    164e:	60 91 d8 03 	lds	r22, 0x03D8
    1652:	70 91 d9 03 	lds	r23, 0x03D9
    1656:	82 ed       	ldi	r24, 0xD2	; 210
    1658:	93 e0       	ldi	r25, 0x03	; 3
    165a:	0e 94 85 26 	call	0x4d0a	; 0x4d0a <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    165e:	82 ed       	ldi	r24, 0xD2	; 210
    1660:	93 e0       	ldi	r25, 0x03	; 3
    1662:	0e 94 64 26 	call	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1666:	20 91 d2 03 	lds	r18, 0x03D2
    166a:	30 91 d3 03 	lds	r19, 0x03D3
    166e:	40 91 d4 03 	lds	r20, 0x03D4
    1672:	50 91 d5 03 	lds	r21, 0x03D5
    1676:	60 91 d6 03 	lds	r22, 0x03D6
    167a:	70 91 d7 03 	lds	r23, 0x03D7
    167e:	80 91 d8 03 	lds	r24, 0x03D8
    1682:	90 91 d9 03 	lds	r25, 0x03D9
    1686:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <nrk_wait_until>
    168a:	18 cf       	rjmp	.-464    	; 0x14bc <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    168c:	67 28       	or	r6, r7
    168e:	09 f0       	breq	.+2      	; 0x1692 <tdma_nw_task+0x20c>
    1690:	57 c0       	rjmp	.+174    	; 0x1740 <tdma_nw_task+0x2ba>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    1692:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <rf_power_up>
	rf_rx_on ();
    1696:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    169a:	61 2c       	mov	r6, r1
    169c:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    169e:	0e 94 79 09 	call	0x12f2	; 0x12f2 <_tdma_rx>
    16a2:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    16a4:	82 ed       	ldi	r24, 0xD2	; 210
    16a6:	93 e0       	ldi	r25, 0x03	; 3
    16a8:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
          if (v == NRK_OK) {
    16ac:	8a 81       	ldd	r24, Y+2	; 0x02
    16ae:	81 30       	cpi	r24, 0x01	; 1
    16b0:	09 f5       	brne	.+66     	; 0x16f4 <tdma_nw_task+0x26e>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    16b2:	e0 91 1d 06 	lds	r30, 0x061D
    16b6:	f0 91 1e 06 	lds	r31, 0x061E
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    16ba:	81 81       	ldd	r24, Z+1	; 0x01
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	98 2f       	mov	r25, r24
    16c0:	88 27       	eor	r24, r24
    16c2:	20 81       	ld	r18, Z
    16c4:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    16c6:	25 81       	ldd	r18, Z+5	; 0x05
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	32 2f       	mov	r19, r18
    16cc:	22 27       	eor	r18, r18
    16ce:	44 81       	ldd	r20, Z+4	; 0x04
    16d0:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    16d2:	23 2b       	or	r18, r19
    16d4:	21 f4       	brne	.+8      	; 0x16de <tdma_nw_task+0x258>
    16d6:	8f 3f       	cpi	r24, 0xFF	; 255
    16d8:	2f ef       	ldi	r18, 0xFF	; 255
    16da:	92 07       	cpc	r25, r18
    16dc:	21 f0       	breq	.+8      	; 0x16e6 <tdma_nw_task+0x260>

            if (tmp2 != 0) {
    16de:	89 2b       	or	r24, r25
    16e0:	09 f4       	brne	.+2      	; 0x16e4 <tdma_nw_task+0x25e>
    16e2:	88 c1       	rjmp	.+784    	; 0x19f4 <tdma_nw_task+0x56e>
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <tdma_nw_task+0x264>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    16e6:	61 2c       	mov	r6, r1
    16e8:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    16ea:	31 e0       	ldi	r19, 0x01	; 1
    16ec:	30 93 f6 03 	sts	0x03F6, r19
    16f0:	8f ef       	ldi	r24, 0xFF	; 255
    16f2:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    16f4:	94 e6       	ldi	r25, 0x64	; 100
    16f6:	69 16       	cp	r6, r25
    16f8:	71 04       	cpc	r7, r1
    16fa:	c0 f0       	brcs	.+48     	; 0x172c <tdma_nw_task+0x2a6>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    16fc:	10 92 ce 03 	sts	0x03CE, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    1700:	e0 91 cc 03 	lds	r30, 0x03CC
    1704:	f0 91 cd 03 	lds	r31, 0x03CD
    1708:	30 97       	sbiw	r30, 0x00	; 0
    170a:	29 f0       	breq	.+10     	; 0x1716 <tdma_nw_task+0x290>
    170c:	c3 01       	movw	r24, r6
    170e:	84 56       	subi	r24, 0x64	; 100
    1710:	91 09       	sbc	r25, r1
    1712:	09 95       	icall
    1714:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    1716:	e9 81       	ldd	r30, Y+1	; 0x01
    1718:	e1 30       	cpi	r30, 0x01	; 1
    171a:	19 f4       	brne	.+6      	; 0x1722 <tdma_nw_task+0x29c>
    171c:	61 2c       	mov	r6, r1
    171e:	71 2c       	mov	r7, r1
    1720:	05 c0       	rjmp	.+10     	; 0x172c <tdma_nw_task+0x2a6>
	  } 
	  if(sync<30000 ) sync++;
    1722:	f0 e3       	ldi	r31, 0x30	; 48
    1724:	6f 16       	cp	r6, r31
    1726:	f5 e7       	ldi	r31, 0x75	; 117
    1728:	7f 06       	cpc	r7, r31
    172a:	18 f4       	brcc	.+6      	; 0x1732 <tdma_nw_task+0x2ac>
    172c:	2f ef       	ldi	r18, 0xFF	; 255
    172e:	62 1a       	sub	r6, r18
    1730:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    1732:	31 e0       	ldi	r19, 0x01	; 1
    1734:	30 93 f6 03 	sts	0x03F6, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    1738:	8a 81       	ldd	r24, Y+2	; 0x02
    173a:	81 30       	cpi	r24, 0x01	; 1
    173c:	09 f0       	breq	.+2      	; 0x1740 <tdma_nw_task+0x2ba>
    173e:	af cf       	rjmp	.-162    	; 0x169e <tdma_nw_task+0x218>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1740:	e0 91 1d 06 	lds	r30, 0x061D
    1744:	f0 91 1e 06 	lds	r31, 0x061E
    1748:	92 85       	ldd	r25, Z+10	; 0x0a
    174a:	89 2f       	mov	r24, r25
    174c:	82 95       	swap	r24
    174e:	8f 70       	andi	r24, 0x0F	; 15
    1750:	9f 70       	andi	r25, 0x0F	; 15
    1752:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    1754:	81 31       	cpi	r24, 0x11	; 17
    1756:	18 f4       	brcc	.+6      	; 0x175e <tdma_nw_task+0x2d8>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1758:	80 93 f2 03 	sts	0x03F2, r24
    175c:	02 c0       	rjmp	.+4      	; 0x1762 <tdma_nw_task+0x2dc>
      if(ttl_delay>16) ttl_delay=0;
    175e:	10 92 f2 03 	sts	0x03F2, r1
      _ttl_delay_total.secs=0;
    1762:	10 92 ea 03 	sts	0x03EA, r1
    1766:	10 92 eb 03 	sts	0x03EB, r1
    176a:	10 92 ec 03 	sts	0x03EC, r1
    176e:	10 92 ed 03 	sts	0x03ED, r1
      _ttl_delay_total.nano_secs=0;
    1772:	10 92 ee 03 	sts	0x03EE, r1
    1776:	10 92 ef 03 	sts	0x03EF, r1
    177a:	10 92 f0 03 	sts	0x03F0, r1
    177e:	10 92 f1 03 	sts	0x03F1, r1
      _ttl_delay_per_tx.secs=0;
    1782:	10 92 e2 03 	sts	0x03E2, r1
    1786:	10 92 e3 03 	sts	0x03E3, r1
    178a:	10 92 e4 03 	sts	0x03E4, r1
    178e:	10 92 e5 03 	sts	0x03E5, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    1792:	a0 91 1b 06 	lds	r26, 0x061B
    1796:	bb 27       	eor	r27, r27
    1798:	a7 fd       	sbrc	r26, 7
    179a:	b0 95       	com	r27
    179c:	20 e0       	ldi	r18, 0x00	; 0
    179e:	3d e7       	ldi	r19, 0x7D	; 125
    17a0:	0e 94 43 32 	call	0x6486	; 0x6486 <__usmulhisi3>
    17a4:	dc 01       	movw	r26, r24
    17a6:	cb 01       	movw	r24, r22
    17a8:	93 5b       	subi	r25, 0xB3	; 179
    17aa:	a7 4f       	sbci	r26, 0xF7	; 247
    17ac:	bf 4f       	sbci	r27, 0xFF	; 255
    17ae:	80 93 e6 03 	sts	0x03E6, r24
    17b2:	90 93 e7 03 	sts	0x03E7, r25
    17b6:	a0 93 e8 03 	sts	0x03E8, r26
    17ba:	b0 93 e9 03 	sts	0x03E9, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    17be:	61 2c       	mov	r6, r1
    17c0:	71 2c       	mov	r7, r1
    17c2:	80 91 f2 03 	lds	r24, 0x03F2
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	68 16       	cp	r6, r24
    17ca:	79 06       	cpc	r7, r25
    17cc:	40 f5       	brcc	.+80     	; 0x181e <tdma_nw_task+0x398>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    17ce:	80 90 e2 03 	lds	r8, 0x03E2
    17d2:	90 90 e3 03 	lds	r9, 0x03E3
    17d6:	a0 90 e4 03 	lds	r10, 0x03E4
    17da:	b0 90 e5 03 	lds	r11, 0x03E5
    17de:	c0 90 e6 03 	lds	r12, 0x03E6
    17e2:	d0 90 e7 03 	lds	r13, 0x03E7
    17e6:	e0 90 e8 03 	lds	r14, 0x03E8
    17ea:	f0 90 e9 03 	lds	r15, 0x03E9
    17ee:	00 91 ea 03 	lds	r16, 0x03EA
    17f2:	10 91 eb 03 	lds	r17, 0x03EB
    17f6:	20 91 ec 03 	lds	r18, 0x03EC
    17fa:	30 91 ed 03 	lds	r19, 0x03ED
    17fe:	40 91 ee 03 	lds	r20, 0x03EE
    1802:	50 91 ef 03 	lds	r21, 0x03EF
    1806:	60 91 f0 03 	lds	r22, 0x03F0
    180a:	70 91 f1 03 	lds	r23, 0x03F1
    180e:	8a ee       	ldi	r24, 0xEA	; 234
    1810:	93 e0       	ldi	r25, 0x03	; 3
    1812:	0e 94 85 26 	call	0x4d0a	; 0x4d0a <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    1816:	9f ef       	ldi	r25, 0xFF	; 255
    1818:	69 1a       	sub	r6, r25
    181a:	79 0a       	sbc	r7, r25
    181c:	d2 cf       	rjmp	.-92     	; 0x17c2 <tdma_nw_task+0x33c>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    181e:	e1 e0       	ldi	r30, 0x01	; 1
    1820:	e0 93 ce 03 	sts	0x03CE, r30
	rf_rx_off ();
    1824:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <rf_rx_off>
	rf_power_down();
    1828:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    182c:	80 91 03 04 	lds	r24, 0x0403
    1830:	90 91 04 04 	lds	r25, 0x0404
      if (slot > tdma_slots_per_cycle)
    1834:	60 90 f9 03 	lds	r6, 0x03F9
    1838:	70 90 fa 03 	lds	r7, 0x03FA
    183c:	86 15       	cp	r24, r6
    183e:	97 05       	cpc	r25, r7
    1840:	08 f4       	brcc	.+2      	; 0x1844 <tdma_nw_task+0x3be>
    1842:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1844:	41 2c       	mov	r4, r1
    1846:	51 2c       	mov	r5, r1
    1848:	46 14       	cp	r4, r6
    184a:	57 04       	cpc	r5, r7
    184c:	41 f1       	breq	.+80     	; 0x189e <tdma_nw_task+0x418>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    184e:	80 90 da 03 	lds	r8, 0x03DA
    1852:	90 90 db 03 	lds	r9, 0x03DB
    1856:	a0 90 dc 03 	lds	r10, 0x03DC
    185a:	b0 90 dd 03 	lds	r11, 0x03DD
    185e:	c0 90 de 03 	lds	r12, 0x03DE
    1862:	d0 90 df 03 	lds	r13, 0x03DF
    1866:	e0 90 e0 03 	lds	r14, 0x03E0
    186a:	f0 90 e1 03 	lds	r15, 0x03E1
    186e:	00 91 d2 03 	lds	r16, 0x03D2
    1872:	10 91 d3 03 	lds	r17, 0x03D3
    1876:	20 91 d4 03 	lds	r18, 0x03D4
    187a:	30 91 d5 03 	lds	r19, 0x03D5
    187e:	40 91 d6 03 	lds	r20, 0x03D6
    1882:	50 91 d7 03 	lds	r21, 0x03D7
    1886:	60 91 d8 03 	lds	r22, 0x03D8
    188a:	70 91 d9 03 	lds	r23, 0x03D9
    188e:	82 ed       	ldi	r24, 0xD2	; 210
    1890:	93 e0       	ldi	r25, 0x03	; 3
    1892:	0e 94 85 26 	call	0x4d0a	; 0x4d0a <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1896:	ff ef       	ldi	r31, 0xFF	; 255
    1898:	4f 1a       	sub	r4, r31
    189a:	5f 0a       	sbc	r5, r31
    189c:	d5 cf       	rjmp	.-86     	; 0x1848 <tdma_nw_task+0x3c2>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    189e:	80 90 ea 03 	lds	r8, 0x03EA
    18a2:	90 90 eb 03 	lds	r9, 0x03EB
    18a6:	a0 90 ec 03 	lds	r10, 0x03EC
    18aa:	b0 90 ed 03 	lds	r11, 0x03ED
    18ae:	c0 90 ee 03 	lds	r12, 0x03EE
    18b2:	d0 90 ef 03 	lds	r13, 0x03EF
    18b6:	e0 90 f0 03 	lds	r14, 0x03F0
    18ba:	f0 90 f1 03 	lds	r15, 0x03F1
    18be:	00 91 d2 03 	lds	r16, 0x03D2
    18c2:	10 91 d3 03 	lds	r17, 0x03D3
    18c6:	20 91 d4 03 	lds	r18, 0x03D4
    18ca:	30 91 d5 03 	lds	r19, 0x03D5
    18ce:	40 91 d6 03 	lds	r20, 0x03D6
    18d2:	50 91 d7 03 	lds	r21, 0x03D7
    18d6:	60 91 d8 03 	lds	r22, 0x03D8
    18da:	70 91 d9 03 	lds	r23, 0x03D9
    18de:	82 ed       	ldi	r24, 0xD2	; 210
    18e0:	93 e0       	ldi	r25, 0x03	; 3
    18e2:	0e 94 d8 25 	call	0x4bb0	; 0x4bb0 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    18e6:	82 ed       	ldi	r24, 0xD2	; 210
    18e8:	93 e0       	ldi	r25, 0x03	; 3
    18ea:	0e 94 64 26 	call	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    18ee:	20 91 d2 03 	lds	r18, 0x03D2
    18f2:	30 91 d3 03 	lds	r19, 0x03D3
    18f6:	40 91 d4 03 	lds	r20, 0x03D4
    18fa:	50 91 d5 03 	lds	r21, 0x03D5
    18fe:	60 91 d6 03 	lds	r22, 0x03D6
    1902:	70 91 d7 03 	lds	r23, 0x03D7
    1906:	80 91 d8 03 	lds	r24, 0x03D8
    190a:	90 91 d9 03 	lds	r25, 0x03D9
    190e:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    1912:	80 91 fd 03 	lds	r24, 0x03FD
    1916:	81 30       	cpi	r24, 0x01	; 1
    1918:	b1 f4       	brne	.+44     	; 0x1946 <tdma_nw_task+0x4c0>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    191a:	e0 91 e0 06 	lds	r30, 0x06E0
    191e:	f0 91 e1 06 	lds	r31, 0x06E1
    1922:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    1924:	e0 91 e0 06 	lds	r30, 0x06E0
    1928:	f0 91 e1 06 	lds	r31, 0x06E1
    192c:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    192e:	30 92 de 06 	sts	0x06DE, r3
    1932:	20 92 dd 06 	sts	0x06DD, r2
        tdma_rfTxInfo.ackRequest = 0;
    1936:	10 92 e3 06 	sts	0x06E3, r1
        tdma_rfTxInfo.cca = 0;
    193a:	10 92 e2 06 	sts	0x06E2, r1
	rf_power_up();
    193e:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <rf_power_up>
        _tdma_tx ();
    1942:	0e 94 c4 09 	call	0x1388	; 0x1388 <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    1946:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <rf_rx_off>
	rf_power_down();
    194a:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    194e:	41 2c       	mov	r4, r1
    1950:	51 2c       	mov	r5, r1
    1952:	80 91 f9 03 	lds	r24, 0x03F9
    1956:	90 91 fa 03 	lds	r25, 0x03FA
    195a:	86 19       	sub	r24, r6
    195c:	97 09       	sbc	r25, r7
    195e:	48 16       	cp	r4, r24
    1960:	59 06       	cpc	r5, r25
    1962:	40 f5       	brcc	.+80     	; 0x19b4 <tdma_nw_task+0x52e>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1964:	80 90 da 03 	lds	r8, 0x03DA
    1968:	90 90 db 03 	lds	r9, 0x03DB
    196c:	a0 90 dc 03 	lds	r10, 0x03DC
    1970:	b0 90 dd 03 	lds	r11, 0x03DD
    1974:	c0 90 de 03 	lds	r12, 0x03DE
    1978:	d0 90 df 03 	lds	r13, 0x03DF
    197c:	e0 90 e0 03 	lds	r14, 0x03E0
    1980:	f0 90 e1 03 	lds	r15, 0x03E1
    1984:	00 91 d2 03 	lds	r16, 0x03D2
    1988:	10 91 d3 03 	lds	r17, 0x03D3
    198c:	20 91 d4 03 	lds	r18, 0x03D4
    1990:	30 91 d5 03 	lds	r19, 0x03D5
    1994:	40 91 d6 03 	lds	r20, 0x03D6
    1998:	50 91 d7 03 	lds	r21, 0x03D7
    199c:	60 91 d8 03 	lds	r22, 0x03D8
    19a0:	70 91 d9 03 	lds	r23, 0x03D9
    19a4:	82 ed       	ldi	r24, 0xD2	; 210
    19a6:	93 e0       	ldi	r25, 0x03	; 3
    19a8:	0e 94 85 26 	call	0x4d0a	; 0x4d0a <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    19ac:	2f ef       	ldi	r18, 0xFF	; 255
    19ae:	42 1a       	sub	r4, r18
    19b0:	52 0a       	sbc	r5, r18
    19b2:	cf cf       	rjmp	.-98     	; 0x1952 <tdma_nw_task+0x4cc>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    19b4:	82 ed       	ldi	r24, 0xD2	; 210
    19b6:	93 e0       	ldi	r25, 0x03	; 3
    19b8:	0e 94 64 26 	call	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    19bc:	20 91 d2 03 	lds	r18, 0x03D2
    19c0:	30 91 d3 03 	lds	r19, 0x03D3
    19c4:	40 91 d4 03 	lds	r20, 0x03D4
    19c8:	50 91 d5 03 	lds	r21, 0x03D5
    19cc:	60 91 d6 03 	lds	r22, 0x03D6
    19d0:	70 91 d7 03 	lds	r23, 0x03D7
    19d4:	80 91 d8 03 	lds	r24, 0x03D8
    19d8:	90 91 d9 03 	lds	r25, 0x03D9
    19dc:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    19e0:	80 91 f3 03 	lds	r24, 0x03F3
    19e4:	81 11       	cpse	r24, r1
    19e6:	03 c0       	rjmp	.+6      	; 0x19ee <tdma_nw_task+0x568>
    19e8:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
    19ec:	f9 cf       	rjmp	.-14     	; 0x19e0 <tdma_nw_task+0x55a>
		
      slot=0;
    19ee:	61 2c       	mov	r6, r1
    19f0:	71 2c       	mov	r7, r1
    19f2:	64 cd       	rjmp	.-1336   	; 0x14bc <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    19f4:	82 85       	ldd	r24, Z+10	; 0x0a
    19f6:	82 95       	swap	r24
    19f8:	8f 70       	andi	r24, 0x0F	; 15
    19fa:	80 93 fe 03 	sts	0x03FE, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    19fe:	81 85       	ldd	r24, Z+9	; 0x09
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	98 2f       	mov	r25, r24
    1a04:	88 27       	eor	r24, r24
    1a06:	20 85       	ldd	r18, Z+8	; 0x08
    1a08:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    1a0a:	90 93 fa 03 	sts	0x03FA, r25
    1a0e:	80 93 f9 03 	sts	0x03F9, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    1a12:	a3 85       	ldd	r26, Z+11	; 0x0b
    1a14:	8a 2f       	mov	r24, r26
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	90 93 fc 03 	sts	0x03FC, r25
    1a1c:	80 93 fb 03 	sts	0x03FB, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    1a20:	dc 01       	movw	r26, r24
    1a22:	20 e4       	ldi	r18, 0x40	; 64
    1a24:	32 e4       	ldi	r19, 0x42	; 66
    1a26:	4f e0       	ldi	r20, 0x0F	; 15
    1a28:	50 e0       	ldi	r21, 0x00	; 0
    1a2a:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    1a2e:	60 93 de 03 	sts	0x03DE, r22
    1a32:	70 93 df 03 	sts	0x03DF, r23
    1a36:	80 93 e0 03 	sts	0x03E0, r24
    1a3a:	90 93 e1 03 	sts	0x03E1, r25
            _tdma_slot_time.secs = 0;
    1a3e:	10 92 da 03 	sts	0x03DA, r1
    1a42:	10 92 db 03 	sts	0x03DB, r1
    1a46:	10 92 dc 03 	sts	0x03DC, r1
    1a4a:	10 92 dd 03 	sts	0x03DD, r1
    1a4e:	52 ce       	rjmp	.-860    	; 0x16f4 <tdma_nw_task+0x26e>

00001a50 <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    1a50:	63 e4       	ldi	r22, 0x43	; 67
    1a52:	7a e0       	ldi	r23, 0x0A	; 10
    1a54:	8b ee       	ldi	r24, 0xEB	; 235
    1a56:	95 e0       	ldi	r25, 0x05	; 5
    1a58:	0e 94 20 30 	call	0x6040	; 0x6040 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    1a5c:	40 e0       	ldi	r20, 0x00	; 0
    1a5e:	51 e0       	ldi	r21, 0x01	; 1
    1a60:	6b ee       	ldi	r22, 0xEB	; 235
    1a62:	74 e0       	ldi	r23, 0x04	; 4
    1a64:	8b ee       	ldi	r24, 0xEB	; 235
    1a66:	95 e0       	ldi	r25, 0x05	; 5
    1a68:	0e 94 24 30 	call	0x6048	; 0x6048 <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    1a6c:	eb ee       	ldi	r30, 0xEB	; 235
    1a6e:	f5 e0       	ldi	r31, 0x05	; 5
    1a70:	84 e1       	ldi	r24, 0x14	; 20
    1a72:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    1a78:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    1a7a:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    1a7c:	81 e0       	ldi	r24, 0x01	; 1
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	a0 e0       	ldi	r26, 0x00	; 0
    1a82:	b0 e0       	ldi	r27, 0x00	; 0
    1a84:	83 87       	std	Z+11, r24	; 0x0b
    1a86:	94 87       	std	Z+12, r25	; 0x0c
    1a88:	a5 87       	std	Z+13, r26	; 0x0d
    1a8a:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    1a8c:	17 86       	std	Z+15, r1	; 0x0f
    1a8e:	10 8a       	std	Z+16, r1	; 0x10
    1a90:	11 8a       	std	Z+17, r1	; 0x11
    1a92:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    1a94:	87 e0       	ldi	r24, 0x07	; 7
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	a0 e0       	ldi	r26, 0x00	; 0
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	83 8b       	std	Z+19, r24	; 0x13
    1a9e:	94 8b       	std	Z+20, r25	; 0x14
    1aa0:	a5 8b       	std	Z+21, r26	; 0x15
    1aa2:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    1aa4:	17 8a       	std	Z+23, r1	; 0x17
    1aa6:	10 8e       	std	Z+24, r1	; 0x18
    1aa8:	11 8e       	std	Z+25, r1	; 0x19
    1aaa:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    1aac:	13 8e       	std	Z+27, r1	; 0x1b
    1aae:	14 8e       	std	Z+28, r1	; 0x1c
    1ab0:	15 8e       	std	Z+29, r1	; 0x1d
    1ab2:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    1ab4:	17 8e       	std	Z+31, r1	; 0x1f
    1ab6:	10 a2       	std	Z+32, r1	; 0x20
    1ab8:	11 a2       	std	Z+33, r1	; 0x21
    1aba:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    1abc:	cf 01       	movw	r24, r30
    1abe:	0c 94 3a 23 	jmp	0x4674	; 0x4674 <nrk_activate_task>

00001ac2 <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1ac2:	90 91 41 01 	lds	r25, 0x0141
    1ac6:	9f 71       	andi	r25, 0x1F	; 31
    1ac8:	9f 31       	cpi	r25, 0x1F	; 31
    1aca:	d9 f3       	breq	.-10     	; 0x1ac2 <rf_cmd>
		continue;
	TRX_STATE = cmd;
    1acc:	80 93 42 01 	sts	0x0142, r24
    1ad0:	08 95       	ret

00001ad2 <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    1ad2:	80 93 0f 06 	sts	0x060F, r24
    1ad6:	08 95       	ret

00001ad8 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    1ad8:	81 e0       	ldi	r24, 0x01	; 1
    1ada:	80 93 5e 0a 	sts	0x0A5E, r24
    1ade:	08 95       	ret

00001ae0 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    1ae0:	10 92 5e 0a 	sts	0x0A5E, r1
    1ae4:	08 95       	ret

00001ae6 <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1ae6:	80 91 41 01 	lds	r24, 0x0141
    1aea:	8f 71       	andi	r24, 0x1F	; 31
    1aec:	8f 31       	cpi	r24, 0x1F	; 31
    1aee:	d9 f3       	breq	.-10     	; 0x1ae6 <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1af0:	80 91 41 01 	lds	r24, 0x0141
    1af4:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    1af6:	e1 f0       	breq	.+56     	; 0x1b30 <rf_power_down+0x4a>
    1af8:	8f 30       	cpi	r24, 0x0F	; 15
    1afa:	d1 f0       	breq	.+52     	; 0x1b30 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    1afc:	80 91 41 01 	lds	r24, 0x0141
    1b00:	8f 71       	andi	r24, 0x1F	; 31
    1b02:	88 30       	cpi	r24, 0x08	; 8
    1b04:	31 f4       	brne	.+12     	; 0x1b12 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    1b06:	80 91 39 01 	lds	r24, 0x0139
    1b0a:	82 60       	ori	r24, 0x02	; 2
    1b0c:	80 93 39 01 	sts	0x0139, r24
    1b10:	0b c0       	rjmp	.+22     	; 0x1b28 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    1b12:	88 e0       	ldi	r24, 0x08	; 8
    1b14:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    1b18:	80 91 41 01 	lds	r24, 0x0141
    1b1c:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    1b1e:	88 30       	cpi	r24, 0x08	; 8
    1b20:	d9 f7       	brne	.-10     	; 0x1b18 <rf_power_down+0x32>
    1b22:	f1 cf       	rjmp	.-30     	; 0x1b06 <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    1b24:	8f 30       	cpi	r24, 0x0F	; 15
    1b26:	21 f0       	breq	.+8      	; 0x1b30 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    1b28:	80 91 41 01 	lds	r24, 0x0141
    1b2c:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    1b2e:	d1 f7       	brne	.-12     	; 0x1b24 <rf_power_down+0x3e>
    1b30:	08 95       	ret

00001b32 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1b32:	80 91 41 01 	lds	r24, 0x0141
    1b36:	8f 71       	andi	r24, 0x1F	; 31
    1b38:	8f 31       	cpi	r24, 0x1F	; 31
    1b3a:	d9 f3       	breq	.-10     	; 0x1b32 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1b3c:	80 91 41 01 	lds	r24, 0x0141
    1b40:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    1b42:	11 f0       	breq	.+4      	; 0x1b48 <rf_power_up+0x16>
    1b44:	8f 30       	cpi	r24, 0x0F	; 15
    1b46:	51 f4       	brne	.+20     	; 0x1b5c <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    1b48:	80 91 39 01 	lds	r24, 0x0139
    1b4c:	8d 7f       	andi	r24, 0xFD	; 253
    1b4e:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    1b52:	80 91 41 01 	lds	r24, 0x0141
    1b56:	8f 71       	andi	r24, 0x1F	; 31
    1b58:	88 30       	cpi	r24, 0x08	; 8
    1b5a:	d9 f7       	brne	.-10     	; 0x1b52 <rf_power_up+0x20>
    1b5c:	08 95       	ret

00001b5e <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    1b5e:	e5 e4       	ldi	r30, 0x45	; 69
    1b60:	f1 e0       	ldi	r31, 0x01	; 1
    1b62:	90 81       	ld	r25, Z
    1b64:	90 7f       	andi	r25, 0xF0	; 240
    1b66:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1b68:	90 81       	ld	r25, Z
    1b6a:	8f 70       	andi	r24, 0x0F	; 15
    1b6c:	98 2b       	or	r25, r24
    1b6e:	90 83       	st	Z, r25
    1b70:	08 95       	ret

00001b72 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    1b72:	e7 e5       	ldi	r30, 0x57	; 87
    1b74:	f1 e0       	ldi	r31, 0x01	; 1
    1b76:	80 81       	ld	r24, Z
    1b78:	8d 7f       	andi	r24, 0xFD	; 253
    1b7a:	80 83       	st	Z, r24
    1b7c:	08 95       	ret

00001b7e <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    1b7e:	e7 e5       	ldi	r30, 0x57	; 87
    1b80:	f1 e0       	ldi	r31, 0x01	; 1
    1b82:	80 81       	ld	r24, Z
    1b84:	82 60       	ori	r24, 0x02	; 2
    1b86:	80 83       	st	Z, r24
    1b88:	08 95       	ret

00001b8a <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    1b8a:	ee e6       	ldi	r30, 0x6E	; 110
    1b8c:	f1 e0       	ldi	r31, 0x01	; 1
    1b8e:	80 81       	ld	r24, Z
    1b90:	8f 7e       	andi	r24, 0xEF	; 239
    1b92:	80 83       	st	Z, r24
    1b94:	08 95       	ret

00001b96 <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    1b96:	ee e6       	ldi	r30, 0x6E	; 110
    1b98:	f1 e0       	ldi	r31, 0x01	; 1
    1b9a:	80 81       	ld	r24, Z
    1b9c:	80 61       	ori	r24, 0x10	; 16
    1b9e:	80 83       	st	Z, r24
    1ba0:	08 95       	ret

00001ba2 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    1ba2:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    1ba6:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    1baa:	90 93 68 0a 	sts	0x0A68, r25
    1bae:	80 93 67 0a 	sts	0x0A67, r24
    1bb2:	08 95       	ret

00001bb4 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    1bb4:	90 93 62 0a 	sts	0x0A62, r25
    1bb8:	80 93 61 0a 	sts	0x0A61, r24
	PHY_CC_CCA &= ~(0x1F);
    1bbc:	e8 e4       	ldi	r30, 0x48	; 72
    1bbe:	f1 e0       	ldi	r31, 0x01	; 1
    1bc0:	80 81       	ld	r24, Z
    1bc2:	80 7e       	andi	r24, 0xE0	; 224
    1bc4:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    1bc6:	80 81       	ld	r24, Z
    1bc8:	68 2b       	or	r22, r24
    1bca:	60 83       	st	Z, r22
    1bcc:	08 95       	ret

00001bce <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    1bce:	90 93 13 06 	sts	0x0613, r25
    1bd2:	80 93 12 06 	sts	0x0612, r24
    1bd6:	08 95       	ret

00001bd8 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    1bd8:	90 93 11 06 	sts	0x0611, r25
    1bdc:	80 93 10 06 	sts	0x0610, r24
    1be0:	08 95       	ret

00001be2 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    1be2:	0f 93       	push	r16
    1be4:	1f 93       	push	r17
    1be6:	cf 93       	push	r28
    1be8:	df 93       	push	r29
    1bea:	fc 01       	movw	r30, r24
    1bec:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    1bee:	80 e2       	ldi	r24, 0x20	; 32
    1bf0:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    1bf4:	80 ec       	ldi	r24, 0xC0	; 192
    1bf6:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1bfa:	60 62       	ori	r22, 0x20	; 32
    1bfc:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1c00:	85 ec       	ldi	r24, 0xC5	; 197
    1c02:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1c06:	87 ea       	ldi	r24, 0xA7	; 167
    1c08:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1c0c:	80 e8       	ldi	r24, 0x80	; 128
    1c0e:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1c12:	20 93 60 01 	sts	0x0160, r18
    1c16:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1c1a:	40 93 62 01 	sts	0x0162, r20
    1c1e:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1c22:	c6 e4       	ldi	r28, 0x46	; 70
    1c24:	d1 e0       	ldi	r29, 0x01	; 1
    1c26:	08 81       	ld	r16, Y
    1c28:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1c2a:	98 81       	ld	r25, Y
    1c2c:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1c2e:	30 2f       	mov	r19, r16
    1c30:	32 95       	swap	r19
    1c32:	36 95       	lsr	r19
    1c34:	37 70       	andi	r19, 0x07	; 7
    1c36:	60 e4       	ldi	r22, 0x40	; 64
    1c38:	36 9f       	mul	r19, r22
    1c3a:	80 01       	movw	r16, r0
    1c3c:	11 24       	eor	r1, r1
    1c3e:	22 95       	swap	r18
    1c40:	26 95       	lsr	r18
    1c42:	23 70       	andi	r18, 0x03	; 3
    1c44:	62 2f       	mov	r22, r18
    1c46:	60 2b       	or	r22, r16
    1c48:	82 95       	swap	r24
    1c4a:	86 95       	lsr	r24
    1c4c:	83 70       	andi	r24, 0x03	; 3
    1c4e:	70 e1       	ldi	r23, 0x10	; 16
    1c50:	87 9f       	mul	r24, r23
    1c52:	90 01       	movw	r18, r0
    1c54:	11 24       	eor	r1, r1
    1c56:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1c58:	92 95       	swap	r25
    1c5a:	96 95       	lsr	r25
    1c5c:	93 70       	andi	r25, 0x03	; 3
    1c5e:	84 e0       	ldi	r24, 0x04	; 4
    1c60:	98 9f       	mul	r25, r24
    1c62:	b0 01       	movw	r22, r0
    1c64:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1c66:	62 2b       	or	r22, r18
    1c68:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1c6c:	88 81       	ld	r24, Y
    1c6e:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1c70:	92 95       	swap	r25
    1c72:	96 95       	lsr	r25
    1c74:	93 70       	andi	r25, 0x03	; 3
    1c76:	39 2f       	mov	r19, r25
    1c78:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1c7a:	98 2f       	mov	r25, r24
    1c7c:	92 95       	swap	r25
    1c7e:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1c80:	93 2b       	or	r25, r19
    1c82:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1c86:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Interrupts disabled by default, basic_rf does not rely on them */
	/* IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN); */
	IRQ_MASK = (1 << RX_START_EN);
    1c8a:	84 e0       	ldi	r24, 0x04	; 4
    1c8c:	80 93 4e 01 	sts	0x014E, r24

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1c90:	c1 e6       	ldi	r28, 0x61	; 97
    1c92:	da e0       	ldi	r29, 0x0A	; 10
    1c94:	f9 83       	std	Y+1, r31	; 0x01
    1c96:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1c98:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1c9a:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1c9c:	5d 83       	std	Y+5, r21	; 0x05
    1c9e:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1ca0:	bf 83       	std	Y+7, r27	; 0x07
    1ca2:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1ca4:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1ca6:	81 e0       	ldi	r24, 0x01	; 1
    1ca8:	80 93 82 0a 	sts	0x0A82, r24

	use_glossy = 0;
    1cac:	10 92 5e 0a 	sts	0x0A5E, r1

} // rf_init() 
    1cb0:	df 91       	pop	r29
    1cb2:	cf 91       	pop	r28
    1cb4:	1f 91       	pop	r17
    1cb6:	0f 91       	pop	r16
    1cb8:	08 95       	ret

00001cba <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1cba:	86 e1       	ldi	r24, 0x16	; 22
    1cbc:	0c 94 61 0d 	jmp	0x1ac2	; 0x1ac2 <rf_cmd>

00001cc0 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1cc0:	86 e1       	ldi	r24, 0x16	; 22
    1cc2:	0c 94 61 0d 	jmp	0x1ac2	; 0x1ac2 <rf_cmd>

00001cc6 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
	rf_cmd(TRX_OFF);
    1cc6:	88 e0       	ldi	r24, 0x08	; 8
    1cc8:	0c 94 61 0d 	jmp	0x1ac2	; 0x1ac2 <rf_cmd>

00001ccc <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1ccc:	0f 93       	push	r16
    1cce:	1f 93       	push	r17
    1cd0:	cf 93       	push	r28
    1cd2:	df 93       	push	r29
    1cd4:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1cd6:	80 91 82 0a 	lds	r24, 0x0A82
    1cda:	81 11       	cpse	r24, r1
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <rf_tx_packet+0x16>
		return NRK_ERROR;
    1cde:	8f ef       	ldi	r24, 0xFF	; 255
    1ce0:	ac c0       	rjmp	.+344    	; 0x1e3a <rf_tx_packet+0x16e>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1ce2:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1ce4:	80 91 63 0a 	lds	r24, 0x0A63
    1ce8:	8f 5f       	subi	r24, 0xFF	; 255
    1cea:	80 93 63 0a 	sts	0x0A63, r24
	machead->fcf = fcf;
    1cee:	90 91 81 01 	lds	r25, 0x0181
    1cf2:	90 7e       	andi	r25, 0xE0	; 224
    1cf4:	91 60       	ori	r25, 0x01	; 1
    1cf6:	20 fb       	bst	r18, 0
    1cf8:	95 f9       	bld	r25, 5
    1cfa:	9f 73       	andi	r25, 0x3F	; 63
    1cfc:	90 64       	ori	r25, 0x40	; 64
    1cfe:	90 93 81 01 	sts	0x0181, r25
    1d02:	88 e8       	ldi	r24, 0x88	; 136
    1d04:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1d08:	80 91 5e 0a 	lds	r24, 0x0A5E
    1d0c:	88 23       	and	r24, r24
    1d0e:	61 f0       	breq	.+24     	; 0x1d28 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1d10:	8f ef       	ldi	r24, 0xFF	; 255
    1d12:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1d16:	8a ea       	ldi	r24, 0xAA	; 170
    1d18:	9a ea       	ldi	r25, 0xAA	; 170
    1d1a:	90 93 89 01 	sts	0x0189, r25
    1d1e:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1d22:	8f ef       	ldi	r24, 0xFF	; 255
    1d24:	9f ef       	ldi	r25, 0xFF	; 255
    1d26:	10 c0       	rjmp	.+32     	; 0x1d48 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1d28:	80 91 63 0a 	lds	r24, 0x0A63
    1d2c:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1d30:	20 91 61 01 	lds	r18, 0x0161
    1d34:	80 91 60 01 	lds	r24, 0x0160
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	92 2b       	or	r25, r18
    1d3c:	90 93 89 01 	sts	0x0189, r25
    1d40:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1d44:	80 81       	ld	r24, Z
    1d46:	91 81       	ldd	r25, Z+1	; 0x01
    1d48:	90 93 87 01 	sts	0x0187, r25
    1d4c:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1d50:	20 91 63 01 	lds	r18, 0x0163
    1d54:	80 91 62 01 	lds	r24, 0x0162
    1d58:	90 e0       	ldi	r25, 0x00	; 0
    1d5a:	92 2b       	or	r25, r18
    1d5c:	90 93 85 01 	sts	0x0185, r25
    1d60:	80 93 84 01 	sts	0x0184, r24
    1d64:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1d66:	42 81       	ldd	r20, Z+2	; 0x02
    1d68:	55 27       	eor	r21, r21
    1d6a:	47 fd       	sbrc	r20, 7
    1d6c:	50 95       	com	r21
    1d6e:	63 81       	ldd	r22, Z+3	; 0x03
    1d70:	74 81       	ldd	r23, Z+4	; 0x04
    1d72:	8a e8       	ldi	r24, 0x8A	; 138
    1d74:	91 e0       	ldi	r25, 0x01	; 1
    1d76:	0e 94 1a 33 	call	0x6634	; 0x6634 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1d7a:	f8 01       	movw	r30, r16
    1d7c:	82 81       	ldd	r24, Z+2	; 0x02
    1d7e:	85 5f       	subi	r24, 0xF5	; 245
    1d80:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1d84:	80 91 41 01 	lds	r24, 0x0141
    1d88:	d8 2f       	mov	r29, r24
    1d8a:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1d8c:	9f ef       	ldi	r25, 0xFF	; 255
    1d8e:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d90:	92 30       	cpi	r25, 0x02	; 2
    1d92:	c0 f3       	brcs	.-16     	; 0x1d84 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1d94:	d1 31       	cpi	r29, 0x11	; 17
    1d96:	b1 f3       	breq	.-20     	; 0x1d84 <rf_tx_packet+0xb8>
    1d98:	d2 31       	cpi	r29, 0x12	; 18
    1d9a:	a1 f3       	breq	.-24     	; 0x1d84 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d9c:	df 31       	cpi	r29, 0x1F	; 31
    1d9e:	91 f3       	breq	.-28     	; 0x1d84 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1da0:	98 ef       	ldi	r25, 0xF8	; 248
    1da2:	9d 0f       	add	r25, r29
    1da4:	92 30       	cpi	r25, 0x02	; 2
    1da6:	20 f0       	brcs	.+8      	; 0x1db0 <rf_tx_packet+0xe4>
    1da8:	8f 70       	andi	r24, 0x0F	; 15
    1daa:	86 30       	cpi	r24, 0x06	; 6
    1dac:	09 f0       	breq	.+2      	; 0x1db0 <rf_tx_packet+0xe4>
    1dae:	97 cf       	rjmp	.-210    	; 0x1cde <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1db0:	86 e1       	ldi	r24, 0x16	; 22
    1db2:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1db6:	f8 01       	movw	r30, r16
    1db8:	85 81       	ldd	r24, Z+5	; 0x05
    1dba:	81 11       	cpse	r24, r1
    1dbc:	0b c0       	rjmp	.+22     	; 0x1dd4 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1dbe:	89 e0       	ldi	r24, 0x09	; 9
    1dc0:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>
	if(pRTI->ackRequest)
    1dc4:	f8 01       	movw	r30, r16
    1dc6:	86 81       	ldd	r24, Z+6	; 0x06
    1dc8:	88 23       	and	r24, r24
    1dca:	91 f0       	breq	.+36     	; 0x1df0 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1dcc:	89 e1       	ldi	r24, 0x19	; 25
    1dce:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>
    1dd2:	0e c0       	rjmp	.+28     	; 0x1df0 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1dd4:	80 91 48 01 	lds	r24, 0x0148
    1dd8:	80 68       	ori	r24, 0x80	; 128
    1dda:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1dde:	80 91 41 01 	lds	r24, 0x0141
    1de2:	87 ff       	sbrs	r24, 7
    1de4:	fc cf       	rjmp	.-8      	; 0x1dde <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1de6:	80 91 41 01 	lds	r24, 0x0141
    1dea:	86 ff       	sbrs	r24, 6
    1dec:	78 cf       	rjmp	.-272    	; 0x1cde <rf_tx_packet+0x12>
    1dee:	e7 cf       	rjmp	.-50     	; 0x1dbe <rf_tx_packet+0xf2>
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1df0:	82 e0       	ldi	r24, 0x02	; 2
    1df2:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>
   for(i=0; i<65000; i++){
    1df6:	80 e0       	ldi	r24, 0x00	; 0
    1df8:	90 e0       	ldi	r25, 0x00	; 0
      if(IRQ_STATUS & (1 << TX_END)){
    1dfa:	20 91 4f 01 	lds	r18, 0x014F
    1dfe:	26 fd       	sbrc	r18, 6
    1e00:	05 c0       	rjmp	.+10     	; 0x1e0c <rf_tx_packet+0x140>
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; i<65000; i++){
    1e02:	01 96       	adiw	r24, 0x01	; 1
    1e04:	88 3e       	cpi	r24, 0xE8	; 232
    1e06:	fd ef       	ldi	r31, 0xFD	; 253
    1e08:	9f 07       	cpc	r25, r31
    1e0a:	b9 f7       	brne	.-18     	; 0x1dfa <rf_tx_packet+0x12e>
      if(IRQ_STATUS & (1 << TX_END)){
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;
    1e0c:	20 e4       	ldi	r18, 0x40	; 64
    1e0e:	20 93 4f 01 	sts	0x014F, r18

	trx_error = ((pRTI->ackRequest && 
    1e12:	f8 01       	movw	r30, r16
    1e14:	26 81       	ldd	r18, Z+6	; 0x06
    1e16:	22 23       	and	r18, r18
    1e18:	31 f0       	breq	.+12     	; 0x1e26 <rf_tx_packet+0x15a>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1e1a:	20 91 42 01 	lds	r18, 0x0142
    1e1e:	22 95       	swap	r18
    1e20:	26 95       	lsr	r18
    1e22:	27 70       	andi	r18, 0x07	; 7
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
    1e24:	29 f4       	brne	.+10     	; 0x1e30 <rf_tx_packet+0x164>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1e26:	88 3e       	cpi	r24, 0xE8	; 232
    1e28:	9d 4f       	sbci	r25, 0xFD	; 253
    1e2a:	11 f0       	breq	.+4      	; 0x1e30 <rf_tx_packet+0x164>
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
    1e2c:	c1 e0       	ldi	r28, 0x01	; 1
    1e2e:	01 c0       	rjmp	.+2      	; 0x1e32 <rf_tx_packet+0x166>
    1e30:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1e32:	8d 2f       	mov	r24, r29
    1e34:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1e38:	8c 2f       	mov	r24, r28
}
    1e3a:	df 91       	pop	r29
    1e3c:	cf 91       	pop	r28
    1e3e:	1f 91       	pop	r17
    1e40:	0f 91       	pop	r16
    1e42:	08 95       	ret

00001e44 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1e44:	cf 93       	push	r28
    1e46:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1e48:	80 91 82 0a 	lds	r24, 0x0A82
    1e4c:	88 23       	and	r24, r24
    1e4e:	41 f1       	breq	.+80     	; 0x1ea0 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1e50:	80 91 41 01 	lds	r24, 0x0141
    1e54:	c8 2f       	mov	r28, r24
    1e56:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1e58:	9f ef       	ldi	r25, 0xFF	; 255
    1e5a:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e5c:	92 30       	cpi	r25, 0x02	; 2
    1e5e:	c0 f3       	brcs	.-16     	; 0x1e50 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1e60:	c1 31       	cpi	r28, 0x11	; 17
    1e62:	b1 f3       	breq	.-20     	; 0x1e50 <rf_cca_check+0xc>
    1e64:	c2 31       	cpi	r28, 0x12	; 18
    1e66:	a1 f3       	breq	.-24     	; 0x1e50 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e68:	cf 31       	cpi	r28, 0x1F	; 31
    1e6a:	91 f3       	breq	.-28     	; 0x1e50 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1e6c:	c8 30       	cpi	r28, 0x08	; 8
    1e6e:	19 f0       	breq	.+6      	; 0x1e76 <rf_cca_check+0x32>
    1e70:	8f 70       	andi	r24, 0x0F	; 15
    1e72:	86 30       	cpi	r24, 0x06	; 6
    1e74:	a9 f4       	brne	.+42     	; 0x1ea0 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1e76:	86 e1       	ldi	r24, 0x16	; 22
    1e78:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1e7c:	80 91 48 01 	lds	r24, 0x0148
    1e80:	80 68       	ori	r24, 0x80	; 128
    1e82:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1e86:	80 91 41 01 	lds	r24, 0x0141
    1e8a:	87 ff       	sbrs	r24, 7
    1e8c:	fc cf       	rjmp	.-8      	; 0x1e86 <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e8e:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1e92:	8c 2f       	mov	r24, r28
    1e94:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e98:	d6 fb       	bst	r29, 6
    1e9a:	88 27       	eor	r24, r24
    1e9c:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1e9e:	01 c0       	rjmp	.+2      	; 0x1ea2 <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1ea0:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1ea2:	df 91       	pop	r29
    1ea4:	cf 91       	pop	r28
    1ea6:	08 95       	ret

00001ea8 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1ea8:	80 91 82 0a 	lds	r24, 0x0A82
    1eac:	88 23       	and	r24, r24
    1eae:	09 f4       	brne	.+2      	; 0x1eb2 <rf_rx_packet_nonblock+0xa>
    1eb0:	e5 c0       	rjmp	.+458    	; 0x207c <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
    1eb2:	80 91 4f 01 	lds	r24, 0x014F
    1eb6:	83 ff       	sbrs	r24, 3
    1eb8:	df c0       	rjmp	.+446    	; 0x2078 <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if(!(PHY_RSSI & (1 << RX_CRC_VALID))){
    1eba:	80 91 46 01 	lds	r24, 0x0146
    1ebe:	87 ff       	sbrs	r24, 7
    1ec0:	db c0       	rjmp	.+438    	; 0x2078 <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1ec2:	80 91 7b 01 	lds	r24, 0x017B
    1ec6:	e0 91 61 0a 	lds	r30, 0x0A61
    1eca:	f0 91 62 0a 	lds	r31, 0x0A62
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	02 97       	sbiw	r24, 0x02	; 2
    1ed2:	24 81       	ldd	r18, Z+4	; 0x04
    1ed4:	33 27       	eor	r19, r19
    1ed6:	27 fd       	sbrc	r18, 7
    1ed8:	30 95       	com	r19
    1eda:	28 17       	cp	r18, r24
    1edc:	39 07       	cpc	r19, r25
    1ede:	0c f4       	brge	.+2      	; 0x1ee2 <rf_rx_packet_nonblock+0x3a>
    1ee0:	cd c0       	rjmp	.+410    	; 0x207c <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   IRQ_STATUS = (1 << RX_END);
    1ee2:	88 e0       	ldi	r24, 0x08	; 8
    1ee4:	80 93 4f 01 	sts	0x014F, r24

	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1ee8:	e0 91 61 0a 	lds	r30, 0x0A61
    1eec:	f0 91 62 0a 	lds	r31, 0x0A62
    1ef0:	80 91 82 01 	lds	r24, 0x0182
    1ef4:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1ef6:	e0 91 61 0a 	lds	r30, 0x0A61
    1efa:	f0 91 62 0a 	lds	r31, 0x0A62
    1efe:	80 91 87 01 	lds	r24, 0x0187
    1f02:	90 91 88 01 	lds	r25, 0x0188
    1f06:	92 83       	std	Z+2, r25	; 0x02
    1f08:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1f0a:	e0 91 61 0a 	lds	r30, 0x0A61
    1f0e:	f0 91 62 0a 	lds	r31, 0x0A62
    1f12:	80 91 7b 01 	lds	r24, 0x017B
    1f16:	8b 50       	subi	r24, 0x0B	; 11
    1f18:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1f1a:	a0 91 61 0a 	lds	r26, 0x0A61
    1f1e:	b0 91 62 0a 	lds	r27, 0x0A62
    1f22:	e0 91 61 0a 	lds	r30, 0x0A61
    1f26:	f0 91 62 0a 	lds	r31, 0x0A62
    1f2a:	13 96       	adiw	r26, 0x03	; 3
    1f2c:	9c 91       	ld	r25, X
    1f2e:	84 81       	ldd	r24, Z+4	; 0x04
    1f30:	89 17       	cp	r24, r25
    1f32:	3c f0       	brlt	.+14     	; 0x1f42 <rf_rx_packet_nonblock+0x9a>
			|| (rfSettings.pRxInfo->length < 0)){
    1f34:	e0 91 61 0a 	lds	r30, 0x0A61
    1f38:	f0 91 62 0a 	lds	r31, 0x0A62
    1f3c:	83 81       	ldd	r24, Z+3	; 0x03
    1f3e:	87 ff       	sbrs	r24, 7
    1f40:	0b c0       	rjmp	.+22     	; 0x1f58 <rf_rx_packet_nonblock+0xb0>
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1f42:	80 91 4c 01 	lds	r24, 0x014C
    1f46:	8f 77       	andi	r24, 0x7F	; 127
    1f48:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1f4c:	80 91 4c 01 	lds	r24, 0x014C
    1f50:	80 68       	ori	r24, 0x80	; 128
    1f52:	80 93 4c 01 	sts	0x014C, r24
    1f56:	92 c0       	rjmp	.+292    	; 0x207c <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1f58:	a0 91 61 0a 	lds	r26, 0x0A61
    1f5c:	b0 91 62 0a 	lds	r27, 0x0A62
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1f60:	e0 91 61 0a 	lds	r30, 0x0A61
    1f64:	f0 91 62 0a 	lds	r31, 0x0A62
    1f68:	13 96       	adiw	r26, 0x03	; 3
    1f6a:	4c 91       	ld	r20, X
    1f6c:	55 27       	eor	r21, r21
    1f6e:	47 fd       	sbrc	r20, 7
    1f70:	50 95       	com	r21
    1f72:	69 e8       	ldi	r22, 0x89	; 137
    1f74:	71 e0       	ldi	r23, 0x01	; 1
    1f76:	85 81       	ldd	r24, Z+5	; 0x05
    1f78:	96 81       	ldd	r25, Z+6	; 0x06
    1f7a:	0e 94 1a 33 	call	0x6634	; 0x6634 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1f7e:	80 91 0f 06 	lds	r24, 0x060F
    1f82:	88 23       	and	r24, r24
    1f84:	09 f4       	brne	.+2      	; 0x1f88 <rf_rx_packet_nonblock+0xe0>
    1f86:	3e c0       	rjmp	.+124    	; 0x2004 <rf_rx_packet_nonblock+0x15c>
    1f88:	e0 91 61 0a 	lds	r30, 0x0A61
    1f8c:	f0 91 62 0a 	lds	r31, 0x0A62
    1f90:	83 81       	ldd	r24, Z+3	; 0x03
    1f92:	80 31       	cpi	r24, 0x10	; 16
    1f94:	b9 f5       	brne	.+110    	; 0x2004 <rf_rx_packet_nonblock+0x15c>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1f96:	e0 91 61 0a 	lds	r30, 0x0A61
    1f9a:	f0 91 62 0a 	lds	r31, 0x0A62
    1f9e:	65 81       	ldd	r22, Z+5	; 0x05
    1fa0:	76 81       	ldd	r23, Z+6	; 0x06
    1fa2:	44 e0       	ldi	r20, 0x04	; 4
    1fa4:	50 e0       	ldi	r21, 0x00	; 0
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	92 e0       	ldi	r25, 0x02	; 2
    1faa:	0e 94 23 33 	call	0x6646	; 0x6646 <strncmp>
    1fae:	89 2b       	or	r24, r25
    1fb0:	49 f5       	brne	.+82     	; 0x2004 <rf_rx_packet_nonblock+0x15c>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1fb2:	e0 91 61 0a 	lds	r30, 0x0A61
    1fb6:	f0 91 62 0a 	lds	r31, 0x0A62
    1fba:	65 81       	ldd	r22, Z+5	; 0x05
    1fbc:	76 81       	ldd	r23, Z+6	; 0x06
    1fbe:	40 e1       	ldi	r20, 0x10	; 16
    1fc0:	50 e0       	ldi	r21, 0x00	; 0
    1fc2:	81 e0       	ldi	r24, 0x01	; 1
    1fc4:	92 e0       	ldi	r25, 0x02	; 2
    1fc6:	0e 94 23 33 	call	0x6646	; 0x6646 <strncmp>
    1fca:	89 2b       	or	r24, r25
    1fcc:	d9 f4       	brne	.+54     	; 0x2004 <rf_rx_packet_nonblock+0x15c>
            wdt_enable(WDTO_500MS);
    1fce:	9d e0       	ldi	r25, 0x0D	; 13
    1fd0:	88 e1       	ldi	r24, 0x18	; 24
    1fd2:	0f b6       	in	r0, 0x3f	; 63
    1fd4:	f8 94       	cli
    1fd6:	a8 95       	wdr
    1fd8:	80 93 60 00 	sts	0x0060, r24
    1fdc:	0f be       	out	0x3f, r0	; 63
    1fde:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1fe2:	80 e0       	ldi	r24, 0x00	; 0
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
            nrk_led_set(1);
    1fea:	81 e0       	ldi	r24, 0x01	; 1
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
            nrk_led_set(2);
    1ff2:	82 e0       	ldi	r24, 0x02	; 2
    1ff4:	90 e0       	ldi	r25, 0x00	; 0
    1ff6:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
            nrk_led_set(3);
    1ffa:	83 e0       	ldi	r24, 0x03	; 3
    1ffc:	90 e0       	ldi	r25, 0x00	; 0
    1ffe:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
    2002:	ff cf       	rjmp	.-2      	; 0x2002 <rf_rx_packet_nonblock+0x15a>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    2004:	e0 91 61 0a 	lds	r30, 0x0A61
    2008:	f0 91 62 0a 	lds	r31, 0x0A62
    200c:	80 91 80 01 	lds	r24, 0x0180
    2010:	85 fb       	bst	r24, 5
    2012:	88 27       	eor	r24, r24
    2014:	80 f9       	bld	r24, 0
    2016:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    2018:	e0 91 61 0a 	lds	r30, 0x0A61
    201c:	f0 91 62 0a 	lds	r31, 0x0A62
    2020:	80 91 47 01 	lds	r24, 0x0147
    2024:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    2026:	e0 91 61 0a 	lds	r30, 0x0A61
    202a:	f0 91 62 0a 	lds	r31, 0x0A62
    202e:	80 91 46 01 	lds	r24, 0x0146
    2032:	86 95       	lsr	r24
    2034:	86 95       	lsr	r24
    2036:	86 95       	lsr	r24
    2038:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    203a:	e0 91 61 0a 	lds	r30, 0x0A61
    203e:	f0 91 62 0a 	lds	r31, 0x0A62
    2042:	80 91 47 01 	lds	r24, 0x0147
    2046:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    2048:	a0 91 61 0a 	lds	r26, 0x0A61
    204c:	b0 91 62 0a 	lds	r27, 0x0A62
    2050:	e0 91 7b 01 	lds	r30, 0x017B
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	e0 58       	subi	r30, 0x80	; 128
    2058:	fe 4f       	sbci	r31, 0xFE	; 254
    205a:	80 81       	ld	r24, Z
    205c:	1b 96       	adiw	r26, 0x0b	; 11
    205e:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    2060:	80 91 4c 01 	lds	r24, 0x014C
    2064:	8f 77       	andi	r24, 0x7F	; 127
    2066:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    206a:	80 91 4c 01 	lds	r24, 0x014C
    206e:	80 68       	ori	r24, 0x80	; 128
    2070:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    2074:	81 e0       	ldi	r24, 0x01	; 1
    2076:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
      return 0;
    2078:	80 e0       	ldi	r24, 0x00	; 0
    207a:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    207c:	8f ef       	ldi	r24, 0xFF	; 255
	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    207e:	08 95       	ret

00002080 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    2080:	1f 92       	push	r1
    2082:	0f 92       	push	r0
    2084:	0f b6       	in	r0, 0x3f	; 63
    2086:	0f 92       	push	r0
    2088:	11 24       	eor	r1, r1
    208a:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    208c:	80 e8       	ldi	r24, 0x80	; 128
    208e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2092:	8f 91       	pop	r24
    2094:	0f 90       	pop	r0
    2096:	0f be       	out	0x3f, r0	; 63
    2098:	0f 90       	pop	r0
    209a:	1f 90       	pop	r1
    209c:	18 95       	reti

0000209e <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    209e:	1f 92       	push	r1
    20a0:	0f 92       	push	r0
    20a2:	0f b6       	in	r0, 0x3f	; 63
    20a4:	0f 92       	push	r0
    20a6:	11 24       	eor	r1, r1
    20a8:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	IRQ_STATUS = (1 << TX_END);
    20aa:	80 e4       	ldi	r24, 0x40	; 64
    20ac:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    20b0:	8f 91       	pop	r24
    20b2:	0f 90       	pop	r0
    20b4:	0f be       	out	0x3f, r0	; 63
    20b6:	0f 90       	pop	r0
    20b8:	1f 90       	pop	r1
    20ba:	18 95       	reti

000020bc <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    20bc:	1f 92       	push	r1
    20be:	0f 92       	push	r0
    20c0:	0f b6       	in	r0, 0x3f	; 63
    20c2:	0f 92       	push	r0
    20c4:	11 24       	eor	r1, r1
    20c6:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    20c8:	80 e2       	ldi	r24, 0x20	; 32
    20ca:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    20ce:	8f 91       	pop	r24
    20d0:	0f 90       	pop	r0
    20d2:	0f be       	out	0x3f, r0	; 63
    20d4:	0f 90       	pop	r0
    20d6:	1f 90       	pop	r1
    20d8:	18 95       	reti

000020da <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    20da:	1f 92       	push	r1
    20dc:	0f 92       	push	r0
    20de:	0f b6       	in	r0, 0x3f	; 63
    20e0:	0f 92       	push	r0
    20e2:	11 24       	eor	r1, r1
    20e4:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    20e6:	80 e1       	ldi	r24, 0x10	; 16
    20e8:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    20ec:	8f 91       	pop	r24
    20ee:	0f 90       	pop	r0
    20f0:	0f be       	out	0x3f, r0	; 63
    20f2:	0f 90       	pop	r0
    20f4:	1f 90       	pop	r1
    20f6:	18 95       	reti

000020f8 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    20f8:	1f 92       	push	r1
    20fa:	0f 92       	push	r0
    20fc:	0f b6       	in	r0, 0x3f	; 63
    20fe:	0f 92       	push	r0
    2100:	11 24       	eor	r1, r1
    2102:	0b b6       	in	r0, 0x3b	; 59
    2104:	0f 92       	push	r0
    2106:	2f 93       	push	r18
    2108:	3f 93       	push	r19
    210a:	4f 93       	push	r20
    210c:	5f 93       	push	r21
    210e:	6f 93       	push	r22
    2110:	7f 93       	push	r23
    2112:	8f 93       	push	r24
    2114:	9f 93       	push	r25
    2116:	af 93       	push	r26
    2118:	bf 93       	push	r27
    211a:	ef 93       	push	r30
    211c:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    211e:	84 e0       	ldi	r24, 0x04	; 4
    2120:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    2124:	e0 91 12 06 	lds	r30, 0x0612
    2128:	f0 91 13 06 	lds	r31, 0x0613
    212c:	30 97       	sbiw	r30, 0x00	; 0
    212e:	09 f0       	breq	.+2      	; 0x2132 <__vector_59+0x3a>
		rx_start_func();
    2130:	09 95       	icall

	return;
}
    2132:	ff 91       	pop	r31
    2134:	ef 91       	pop	r30
    2136:	bf 91       	pop	r27
    2138:	af 91       	pop	r26
    213a:	9f 91       	pop	r25
    213c:	8f 91       	pop	r24
    213e:	7f 91       	pop	r23
    2140:	6f 91       	pop	r22
    2142:	5f 91       	pop	r21
    2144:	4f 91       	pop	r20
    2146:	3f 91       	pop	r19
    2148:	2f 91       	pop	r18
    214a:	0f 90       	pop	r0
    214c:	0b be       	out	0x3b, r0	; 59
    214e:	0f 90       	pop	r0
    2150:	0f be       	out	0x3f, r0	; 63
    2152:	0f 90       	pop	r0
    2154:	1f 90       	pop	r1
    2156:	18 95       	reti

00002158 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    2158:	1f 92       	push	r1
    215a:	0f 92       	push	r0
    215c:	0f b6       	in	r0, 0x3f	; 63
    215e:	0f 92       	push	r0
    2160:	11 24       	eor	r1, r1
    2162:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    2164:	82 e0       	ldi	r24, 0x02	; 2
    2166:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    216a:	8f 91       	pop	r24
    216c:	0f 90       	pop	r0
    216e:	0f be       	out	0x3f, r0	; 63
    2170:	0f 90       	pop	r0
    2172:	1f 90       	pop	r1
    2174:	18 95       	reti

00002176 <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    2176:	1f 92       	push	r1
    2178:	0f 92       	push	r0
    217a:	0f b6       	in	r0, 0x3f	; 63
    217c:	0f 92       	push	r0
    217e:	11 24       	eor	r1, r1
    2180:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2188:	8f 91       	pop	r24
    218a:	0f 90       	pop	r0
    218c:	0f be       	out	0x3f, r0	; 63
    218e:	0f 90       	pop	r0
    2190:	1f 90       	pop	r1
    2192:	18 95       	reti

00002194 <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    2194:	e9 e4       	ldi	r30, 0x49	; 73
    2196:	f1 e0       	ldi	r31, 0x01	; 1
    2198:	90 81       	ld	r25, Z
    219a:	90 7f       	andi	r25, 0xF0	; 240
    219c:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    219e:	90 81       	ld	r25, Z
    21a0:	8f 70       	andi	r24, 0x0F	; 15
    21a2:	98 2b       	or	r25, r24
    21a4:	90 83       	st	Z, r25
    21a6:	08 95       	ret

000021a8 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    21a8:	8f ef       	ldi	r24, 0xFF	; 255
    21aa:	08 95       	ret

000021ac <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    21ac:	08 95       	ret

000021ae <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    21ae:	08 95       	ret

000021b0 <rf_security_disable>:
}



void rf_security_disable()
{
    21b0:	08 95       	ret

000021b2 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    21b2:	8f ef       	ldi	r24, 0xFF	; 255
    21b4:	08 95       	ret

000021b6 <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    21b6:	80 91 5c 0a 	lds	r24, 0x0A5C
    21ba:	90 91 5d 0a 	lds	r25, 0x0A5D
    21be:	08 95       	ret

000021c0 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    21c0:	08 95       	ret

000021c2 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    21c2:	81 e0       	ldi	r24, 0x01	; 1
    21c4:	08 95       	ret

000021c6 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    21c6:	81 e0       	ldi	r24, 0x01	; 1
    21c8:	08 95       	ret

000021ca <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    21ca:	81 e0       	ldi	r24, 0x01	; 1
    21cc:	08 95       	ret

000021ce <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    21ce:	08 95       	ret

000021d0 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    21d0:	08 95       	ret

000021d2 <rf_test_mode>:
}



void rf_test_mode()
{
    21d2:	08 95       	ret

000021d4 <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    21d4:	08 95       	ret

000021d6 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    21d6:	08 95       	ret

000021d8 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    21d8:	08 95       	ret

000021da <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    21da:	08 95       	ret

000021dc <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    21dc:	08 95       	ret

000021de <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    21de:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    21e0:	8d b1       	in	r24, 0x0d	; 13
    21e2:	80 6e       	ori	r24, 0xE0	; 224
    21e4:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    21e6:	8e b1       	in	r24, 0x0e	; 14
    21e8:	80 6a       	ori	r24, 0xA0	; 160
    21ea:	8e b9       	out	0x0e, r24	; 14
    21ec:	08 95       	ret

000021ee <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    21ee:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    21f0:	8d b1       	in	r24, 0x0d	; 13
    21f2:	80 6e       	ori	r24, 0xE0	; 224
    21f4:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    21f6:	8e b1       	in	r24, 0x0e	; 14
    21f8:	80 66       	ori	r24, 0x60	; 96
    21fa:	8e b9       	out	0x0e, r24	; 14
    21fc:	08 95       	ret

000021fe <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    21fe:	cf 92       	push	r12
    2200:	df 92       	push	r13
    2202:	ef 92       	push	r14
    2204:	ff 92       	push	r15
    2206:	0f 93       	push	r16
    2208:	1f 93       	push	r17
    220a:	cf 93       	push	r28
    220c:	df 93       	push	r29
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
    2212:	27 97       	sbiw	r28, 0x07	; 7
    2214:	0f b6       	in	r0, 0x3f	; 63
    2216:	f8 94       	cli
    2218:	de bf       	out	0x3e, r29	; 62
    221a:	0f be       	out	0x3f, r0	; 63
    221c:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    221e:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    2222:	e0 91 61 0a 	lds	r30, 0x0A61
    2226:	f0 91 62 0a 	lds	r31, 0x0A62
    222a:	c0 80       	ld	r12, Z
    222c:	d3 80       	ldd	r13, Z+3	; 0x03
    222e:	e5 80       	ldd	r14, Z+5	; 0x05
    2230:	f6 80       	ldd	r15, Z+6	; 0x06
    2232:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    2234:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <rf_rx_packet_nonblock>
	if (err < 1) {
    2238:	18 16       	cp	r1, r24
    223a:	1c f0       	brlt	.+6      	; 0x2242 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    223c:	87 ee       	ldi	r24, 0xE7	; 231
    223e:	92 e0       	ldi	r25, 0x02	; 2
    2240:	06 c0       	rjmp	.+12     	; 0x224e <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    2242:	f7 01       	movw	r30, r14
    2244:	10 81       	ld	r17, Z
	if (ttl == 0) {
    2246:	11 11       	cpse	r17, r1
    2248:	07 c0       	rjmp	.+14     	; 0x2258 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    224a:	86 e0       	ldi	r24, 0x06	; 6
    224c:	93 e0       	ldi	r25, 0x03	; 3
    224e:	0e 94 ce 33 	call	0x679c	; 0x679c <puts>
#endif
		nrk_int_enable();
    2252:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
		return;
    2256:	31 c0       	rjmp	.+98     	; 0x22ba <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    2258:	15 30       	cpi	r17, 0x05	; 5
    225a:	21 f4       	brne	.+8      	; 0x2264 <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    225c:	8a e0       	ldi	r24, 0x0A	; 10
    225e:	90 e0       	ldi	r25, 0x00	; 0
    2260:	0e 94 c8 33 	call	0x6790	; 0x6790 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    2264:	c7 01       	movw	r24, r14
    2266:	01 96       	adiw	r24, 0x01	; 1
    2268:	9f 93       	push	r25
    226a:	8f 93       	push	r24
    226c:	80 2f       	mov	r24, r16
    226e:	99 27       	eor	r25, r25
    2270:	87 fd       	sbrc	r24, 7
    2272:	90 95       	com	r25
    2274:	9f 93       	push	r25
    2276:	0f 93       	push	r16
    2278:	1f 92       	push	r1
    227a:	1f 93       	push	r17
    227c:	1f 92       	push	r1
    227e:	cf 92       	push	r12
    2280:	88 e2       	ldi	r24, 0x28	; 40
    2282:	93 e0       	ldi	r25, 0x03	; 3
    2284:	9f 93       	push	r25
    2286:	8f 93       	push	r24
    2288:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    228c:	fd 82       	std	Y+5, r15	; 0x05
    228e:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    2290:	11 50       	subi	r17, 0x01	; 1
    2292:	f7 01       	movw	r30, r14
    2294:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    2296:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    2298:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    229a:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    229c:	8f ef       	ldi	r24, 0xFF	; 255
    229e:	9f ef       	ldi	r25, 0xFF	; 255
    22a0:	9a 83       	std	Y+2, r25	; 0x02
    22a2:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    22a4:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    22a8:	ce 01       	movw	r24, r28
    22aa:	01 96       	adiw	r24, 0x01	; 1
    22ac:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <rf_tx_packet>
#endif
	return;
    22b0:	0f b6       	in	r0, 0x3f	; 63
    22b2:	f8 94       	cli
    22b4:	de bf       	out	0x3e, r29	; 62
    22b6:	0f be       	out	0x3f, r0	; 63
    22b8:	cd bf       	out	0x3d, r28	; 61
}
    22ba:	27 96       	adiw	r28, 0x07	; 7
    22bc:	0f b6       	in	r0, 0x3f	; 63
    22be:	f8 94       	cli
    22c0:	de bf       	out	0x3e, r29	; 62
    22c2:	0f be       	out	0x3f, r0	; 63
    22c4:	cd bf       	out	0x3d, r28	; 61
    22c6:	df 91       	pop	r29
    22c8:	cf 91       	pop	r28
    22ca:	1f 91       	pop	r17
    22cc:	0f 91       	pop	r16
    22ce:	ff 90       	pop	r15
    22d0:	ef 90       	pop	r14
    22d2:	df 90       	pop	r13
    22d4:	cf 90       	pop	r12
    22d6:	08 95       	ret

000022d8 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    22d8:	1f 92       	push	r1
    22da:	0f 92       	push	r0
    22dc:	0f b6       	in	r0, 0x3f	; 63
    22de:	0f 92       	push	r0
    22e0:	11 24       	eor	r1, r1
    22e2:	0b b6       	in	r0, 0x3b	; 59
    22e4:	0f 92       	push	r0
    22e6:	2f 93       	push	r18
    22e8:	3f 93       	push	r19
    22ea:	4f 93       	push	r20
    22ec:	5f 93       	push	r21
    22ee:	6f 93       	push	r22
    22f0:	7f 93       	push	r23
    22f2:	8f 93       	push	r24
    22f4:	9f 93       	push	r25
    22f6:	af 93       	push	r26
    22f8:	bf 93       	push	r27
    22fa:	ef 93       	push	r30
    22fc:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    22fe:	80 e0       	ldi	r24, 0x00	; 0
    2300:	90 91 7b 01 	lds	r25, 0x017B
    2304:	89 17       	cp	r24, r25
    2306:	10 f4       	brcc	.+4      	; 0x230c <__vector_60+0x34>
    2308:	8f 5f       	subi	r24, 0xFF	; 255
    230a:	fa cf       	rjmp	.-12     	; 0x2300 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");
	
   IRQ_STATUS = (1 << RX_END);
    230c:	88 e0       	ldi	r24, 0x08	; 8
    230e:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    2312:	80 91 46 01 	lds	r24, 0x0146
    2316:	87 ff       	sbrs	r24, 7
    2318:	05 c0       	rjmp	.+10     	; 0x2324 <__vector_60+0x4c>
		if (use_glossy) rf_glossy_interrupt();
    231a:	80 91 5e 0a 	lds	r24, 0x0A5E
    231e:	81 11       	cpse	r24, r1
    2320:	0e 94 ff 10 	call	0x21fe	; 0x21fe <rf_glossy_interrupt>
	}

	if(rx_end_func)
    2324:	e0 91 10 06 	lds	r30, 0x0610
    2328:	f0 91 11 06 	lds	r31, 0x0611
    232c:	30 97       	sbiw	r30, 0x00	; 0
    232e:	09 f0       	breq	.+2      	; 0x2332 <__vector_60+0x5a>
		rx_end_func();
    2330:	09 95       	icall

	return;
}
    2332:	ff 91       	pop	r31
    2334:	ef 91       	pop	r30
    2336:	bf 91       	pop	r27
    2338:	af 91       	pop	r26
    233a:	9f 91       	pop	r25
    233c:	8f 91       	pop	r24
    233e:	7f 91       	pop	r23
    2340:	6f 91       	pop	r22
    2342:	5f 91       	pop	r21
    2344:	4f 91       	pop	r20
    2346:	3f 91       	pop	r19
    2348:	2f 91       	pop	r18
    234a:	0f 90       	pop	r0
    234c:	0b be       	out	0x3b, r0	; 59
    234e:	0f 90       	pop	r0
    2350:	0f be       	out	0x3f, r0	; 63
    2352:	0f 90       	pop	r0
    2354:	1f 90       	pop	r1
    2356:	18 95       	reti

00002358 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    2358:	a2 e7       	ldi	r26, 0x72	; 114
    235a:	ba e0       	ldi	r27, 0x0A	; 10
    235c:	fc 01       	movw	r30, r24
    235e:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    2360:	20 81       	ld	r18, Z
    2362:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    2364:	21 91       	ld	r18, Z+
    2366:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    236a:	e8 17       	cp	r30, r24
    236c:	f9 07       	cpc	r31, r25
    236e:	c1 f7       	brne	.-16     	; 0x2360 <aes_setkey+0x8>
    2370:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    2372:	10 92 3e 01 	sts	0x013E, r1
    2376:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    2378:	e1 f7       	brne	.-8      	; 0x2372 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    237a:	80 e8       	ldi	r24, 0x80	; 128
    237c:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    2380:	80 91 3d 01 	lds	r24, 0x013D
    2384:	80 ff       	sbrs	r24, 0
    2386:	fc cf       	rjmp	.-8      	; 0x2380 <aes_setkey+0x28>
    2388:	eb e8       	ldi	r30, 0x8B	; 139
    238a:	fa e0       	ldi	r31, 0x0A	; 10
    238c:	80 e1       	ldi	r24, 0x10	; 16
    238e:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    2390:	90 91 3f 01 	lds	r25, 0x013F
    2394:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    2396:	8e 13       	cpse	r24, r30
    2398:	fb cf       	rjmp	.-10     	; 0x2390 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    239a:	08 95       	ret

0000239c <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    239c:	cf 93       	push	r28
    239e:	df 93       	push	r29
    23a0:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    23a2:	66 23       	and	r22, r22
    23a4:	09 f4       	brne	.+2      	; 0x23a8 <aes_encrypt+0xc>
    23a6:	45 c0       	rjmp	.+138    	; 0x2432 <aes_encrypt+0x96>
    23a8:	86 2f       	mov	r24, r22
    23aa:	8f 70       	andi	r24, 0x0F	; 15
    23ac:	09 f0       	breq	.+2      	; 0x23b0 <aes_encrypt+0x14>
    23ae:	41 c0       	rjmp	.+130    	; 0x2432 <aes_encrypt+0x96>
    23b0:	e2 e7       	ldi	r30, 0x72	; 114
    23b2:	fa e0       	ldi	r31, 0x0A	; 10
    23b4:	90 e1       	ldi	r25, 0x10	; 16
    23b6:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    23b8:	21 91       	ld	r18, Z+
    23ba:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    23be:	9e 13       	cpse	r25, r30
    23c0:	fb cf       	rjmp	.-10     	; 0x23b8 <aes_encrypt+0x1c>
    23c2:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    23c4:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    23c6:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    23c8:	40 e1       	ldi	r20, 0x10	; 16
    23ca:	94 9f       	mul	r25, r20
    23cc:	90 01       	movw	r18, r0
    23ce:	11 24       	eor	r1, r1
    23d0:	26 17       	cp	r18, r22
    23d2:	37 07       	cpc	r19, r23
    23d4:	7c f5       	brge	.+94     	; 0x2434 <aes_encrypt+0x98>
      if(i==0)
    23d6:	91 11       	cpse	r25, r1
    23d8:	03 c0       	rjmp	.+6      	; 0x23e0 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    23da:	10 92 3c 01 	sts	0x013C, r1
    23de:	02 c0       	rjmp	.+4      	; 0x23e4 <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    23e0:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    23e4:	40 e0       	ldi	r20, 0x00	; 0
    23e6:	50 e0       	ldi	r21, 0x00	; 0
    23e8:	2a 0f       	add	r18, r26
    23ea:	3b 1f       	adc	r19, r27
    23ec:	e9 01       	movw	r28, r18
    23ee:	c4 0f       	add	r28, r20
    23f0:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    23f2:	f8 81       	ld	r31, Y
    23f4:	f0 93 3e 01 	sts	0x013E, r31
    23f8:	4f 5f       	subi	r20, 0xFF	; 255
    23fa:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    23fc:	40 31       	cpi	r20, 0x10	; 16
    23fe:	51 05       	cpc	r21, r1
    2400:	a9 f7       	brne	.-22     	; 0x23ec <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    2402:	40 91 3c 01 	lds	r20, 0x013C
    2406:	40 68       	ori	r20, 0x80	; 128
    2408:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    240c:	40 91 3d 01 	lds	r20, 0x013D
    2410:	40 ff       	sbrs	r20, 0
    2412:	fc cf       	rjmp	.-8      	; 0x240c <aes_encrypt+0x70>
    2414:	40 e0       	ldi	r20, 0x00	; 0
    2416:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    2418:	f0 91 3e 01 	lds	r31, 0x013E
    241c:	e9 01       	movw	r28, r18
    241e:	c4 0f       	add	r28, r20
    2420:	d5 1f       	adc	r29, r21
    2422:	f8 83       	st	Y, r31
    2424:	4f 5f       	subi	r20, 0xFF	; 255
    2426:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    2428:	40 31       	cpi	r20, 0x10	; 16
    242a:	51 05       	cpc	r21, r1
    242c:	a9 f7       	brne	.-22     	; 0x2418 <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    242e:	9f 5f       	subi	r25, 0xFF	; 255
    2430:	cb cf       	rjmp	.-106    	; 0x23c8 <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    2432:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    2434:	df 91       	pop	r29
    2436:	cf 91       	pop	r28
    2438:	08 95       	ret

0000243a <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    243a:	0f 93       	push	r16
    243c:	1f 93       	push	r17
    243e:	cf 93       	push	r28
    2440:	df 93       	push	r29
    2442:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    2444:	61 30       	cpi	r22, 0x01	; 1
    2446:	09 f4       	brne	.+2      	; 0x244a <aes_decrypt+0x10>
    2448:	58 c0       	rjmp	.+176    	; 0x24fa <aes_decrypt+0xc0>
    244a:	86 2f       	mov	r24, r22
    244c:	8f 70       	andi	r24, 0x0F	; 15
    244e:	09 f0       	breq	.+2      	; 0x2452 <aes_decrypt+0x18>
    2450:	54 c0       	rjmp	.+168    	; 0x24fa <aes_decrypt+0xc0>
    2452:	eb e8       	ldi	r30, 0x8B	; 139
    2454:	fa e0       	ldi	r31, 0x0A	; 10
    2456:	90 e1       	ldi	r25, 0x10	; 16
    2458:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    245a:	21 91       	ld	r18, Z+
    245c:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    2460:	9e 13       	cpse	r25, r30
    2462:	fb cf       	rjmp	.-10     	; 0x245a <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    2464:	62 95       	swap	r22
    2466:	6f 70       	andi	r22, 0x0F	; 15
    2468:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    246a:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    246c:	6f 3f       	cpi	r22, 0xFF	; 255
    246e:	09 f4       	brne	.+2      	; 0x2472 <aes_decrypt+0x38>
    2470:	45 c0       	rjmp	.+138    	; 0x24fc <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2472:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    2476:	46 2f       	mov	r20, r22
    2478:	55 27       	eor	r21, r21
    247a:	47 fd       	sbrc	r20, 7
    247c:	50 95       	com	r21
    247e:	20 e0       	ldi	r18, 0x00	; 0
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	ed 01       	movw	r28, r26
    2484:	90 e1       	ldi	r25, 0x10	; 16
    2486:	69 02       	muls	r22, r25
    2488:	c0 0d       	add	r28, r0
    248a:	d1 1d       	adc	r29, r1
    248c:	11 24       	eor	r1, r1
    248e:	fe 01       	movw	r30, r28
    2490:	e2 0f       	add	r30, r18
    2492:	f3 1f       	adc	r31, r19
    2494:	90 81       	ld	r25, Z
    2496:	90 93 3e 01 	sts	0x013E, r25
    249a:	2f 5f       	subi	r18, 0xFF	; 255
    249c:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    249e:	20 31       	cpi	r18, 0x10	; 16
    24a0:	31 05       	cpc	r19, r1
    24a2:	a9 f7       	brne	.-22     	; 0x248e <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    24a4:	90 91 3c 01 	lds	r25, 0x013C
    24a8:	90 68       	ori	r25, 0x80	; 128
    24aa:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    24ae:	90 91 3d 01 	lds	r25, 0x013D
    24b2:	90 ff       	sbrs	r25, 0
    24b4:	fc cf       	rjmp	.-8      	; 0x24ae <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    24b6:	41 50       	subi	r20, 0x01	; 1
    24b8:	51 09       	sbc	r21, r1
    24ba:	94 e0       	ldi	r25, 0x04	; 4
    24bc:	44 0f       	add	r20, r20
    24be:	55 1f       	adc	r21, r21
    24c0:	9a 95       	dec	r25
    24c2:	e1 f7       	brne	.-8      	; 0x24bc <aes_decrypt+0x82>
    24c4:	20 e0       	ldi	r18, 0x00	; 0
    24c6:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    24c8:	90 91 3e 01 	lds	r25, 0x013E
    24cc:	8e 01       	movw	r16, r28
    24ce:	02 0f       	add	r16, r18
    24d0:	13 1f       	adc	r17, r19
    24d2:	f8 01       	movw	r30, r16
    24d4:	90 83       	st	Z, r25
         if(i!=0)
    24d6:	66 23       	and	r22, r22
    24d8:	49 f0       	breq	.+18     	; 0x24ec <aes_decrypt+0xb2>
    24da:	f9 01       	movw	r30, r18
    24dc:	e4 0f       	add	r30, r20
    24de:	f5 1f       	adc	r31, r21
    24e0:	ea 0f       	add	r30, r26
    24e2:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    24e4:	e0 81       	ld	r30, Z
    24e6:	9e 27       	eor	r25, r30
    24e8:	f8 01       	movw	r30, r16
    24ea:	90 83       	st	Z, r25
    24ec:	2f 5f       	subi	r18, 0xFF	; 255
    24ee:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    24f0:	20 31       	cpi	r18, 0x10	; 16
    24f2:	31 05       	cpc	r19, r1
    24f4:	49 f7       	brne	.-46     	; 0x24c8 <aes_decrypt+0x8e>
    24f6:	61 50       	subi	r22, 0x01	; 1
    24f8:	b9 cf       	rjmp	.-142    	; 0x246c <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    24fa:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    24fc:	df 91       	pop	r29
    24fe:	cf 91       	pop	r28
    2500:	1f 91       	pop	r17
    2502:	0f 91       	pop	r16
    2504:	08 95       	ret

00002506 <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    2506:	80 91 c0 00 	lds	r24, 0x00C0
    250a:	87 ff       	sbrs	r24, 7
    250c:	fc cf       	rjmp	.-8      	; 0x2506 <getc0>
    250e:	80 91 c0 00 	lds	r24, 0x00C0
    2512:	8f 77       	andi	r24, 0x7F	; 127
    2514:	80 93 c0 00 	sts	0x00C0, r24
    2518:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    251c:	08 95       	ret

0000251e <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    251e:	90 91 c0 00 	lds	r25, 0x00C0
    2522:	95 ff       	sbrs	r25, 5
    2524:	fc cf       	rjmp	.-8      	; 0x251e <putc0>
    2526:	90 91 c0 00 	lds	r25, 0x00C0
    252a:	9f 7d       	andi	r25, 0xDF	; 223
    252c:	90 93 c0 00 	sts	0x00C0, r25
    2530:	80 93 c6 00 	sts	0x00C6, r24
    2534:	08 95       	ret

00002536 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    2536:	8f ef       	ldi	r24, 0xFF	; 255
    2538:	08 95       	ret

0000253a <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    253a:	81 30       	cpi	r24, 0x01	; 1
    253c:	19 f4       	brne	.+6      	; 0x2544 <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    253e:	80 91 c8 00 	lds	r24, 0x00C8
    2542:	04 c0       	rjmp	.+8      	; 0x254c <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    2544:	81 11       	cpse	r24, r1
    2546:	06 c0       	rjmp	.+12     	; 0x2554 <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    2548:	80 91 c0 00 	lds	r24, 0x00C0
    254c:	88 1f       	adc	r24, r24
    254e:	88 27       	eor	r24, r24
    2550:	88 1f       	adc	r24, r24
    2552:	08 95       	ret
        }
return 0;
    2554:	80 e0       	ldi	r24, 0x00	; 0
}
    2556:	08 95       	ret

00002558 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2558:	cf 93       	push	r28
    255a:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    255c:	fc 01       	movw	r30, r24
    255e:	24 91       	lpm	r18, Z
    2560:	ec 01       	movw	r28, r24
    2562:	21 96       	adiw	r28, 0x01	; 1
    2564:	22 23       	and	r18, r18
    2566:	51 f0       	breq	.+20     	; 0x257c <nrk_kprintf+0x24>
        putchar(c);
    2568:	60 91 fd 0b 	lds	r22, 0x0BFD
    256c:	70 91 fe 0b 	lds	r23, 0x0BFE
    2570:	82 2f       	mov	r24, r18
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    2578:	ce 01       	movw	r24, r28
    257a:	f0 cf       	rjmp	.-32     	; 0x255c <nrk_kprintf+0x4>
}
    257c:	df 91       	pop	r29
    257e:	cf 91       	pop	r28
    2580:	08 95       	ret

00002582 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    2582:	86 e0       	ldi	r24, 0x06	; 6
    2584:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    2586:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    2588:	88 ef       	ldi	r24, 0xF8	; 248
    258a:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    258c:	80 ef       	ldi	r24, 0xF0	; 240
    258e:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    2590:	82 e0       	ldi	r24, 0x02	; 2
    2592:	8d b9       	out	0x0d, r24	; 13
    2594:	08 95       	ret

00002596 <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    2596:	0c 94 c1 12 	jmp	0x2582	; 0x2582 <PORT_INIT>

0000259a <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    259a:	8f 3f       	cpi	r24, 0xFF	; 255
    259c:	09 f4       	brne	.+2      	; 0x25a0 <nrk_gpio_set+0x6>
    259e:	6c c0       	rjmp	.+216    	; 0x2678 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    25a0:	e8 2f       	mov	r30, r24
    25a2:	e7 70       	andi	r30, 0x07	; 7
    25a4:	4e 2f       	mov	r20, r30
    25a6:	50 e0       	ldi	r21, 0x00	; 0
    25a8:	47 30       	cpi	r20, 0x07	; 7
    25aa:	51 05       	cpc	r21, r1
    25ac:	08 f0       	brcs	.+2      	; 0x25b0 <nrk_gpio_set+0x16>
    25ae:	64 c0       	rjmp	.+200    	; 0x2678 <nrk_gpio_set+0xde>
    25b0:	fa 01       	movw	r30, r20
    25b2:	e0 57       	subi	r30, 0x70	; 112
    25b4:	ff 4f       	sbci	r31, 0xFF	; 255
    25b6:	86 95       	lsr	r24
    25b8:	86 95       	lsr	r24
    25ba:	86 95       	lsr	r24
    25bc:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25c0:	42 b1       	in	r20, 0x02	; 2
    25c2:	21 e0       	ldi	r18, 0x01	; 1
    25c4:	30 e0       	ldi	r19, 0x00	; 0
    25c6:	b9 01       	movw	r22, r18
    25c8:	02 c0       	rjmp	.+4      	; 0x25ce <nrk_gpio_set+0x34>
    25ca:	66 0f       	add	r22, r22
    25cc:	77 1f       	adc	r23, r23
    25ce:	8a 95       	dec	r24
    25d0:	e2 f7       	brpl	.-8      	; 0x25ca <nrk_gpio_set+0x30>
    25d2:	cb 01       	movw	r24, r22
    25d4:	84 2b       	or	r24, r20
    25d6:	82 b9       	out	0x02, r24	; 2
    25d8:	4d c0       	rjmp	.+154    	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25da:	45 b1       	in	r20, 0x05	; 5
    25dc:	21 e0       	ldi	r18, 0x01	; 1
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	b9 01       	movw	r22, r18
    25e2:	02 c0       	rjmp	.+4      	; 0x25e8 <nrk_gpio_set+0x4e>
    25e4:	66 0f       	add	r22, r22
    25e6:	77 1f       	adc	r23, r23
    25e8:	8a 95       	dec	r24
    25ea:	e2 f7       	brpl	.-8      	; 0x25e4 <nrk_gpio_set+0x4a>
    25ec:	cb 01       	movw	r24, r22
    25ee:	84 2b       	or	r24, r20
    25f0:	85 b9       	out	0x05, r24	; 5
    25f2:	40 c0       	rjmp	.+128    	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25f4:	48 b1       	in	r20, 0x08	; 8
    25f6:	21 e0       	ldi	r18, 0x01	; 1
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	b9 01       	movw	r22, r18
    25fc:	02 c0       	rjmp	.+4      	; 0x2602 <nrk_gpio_set+0x68>
    25fe:	66 0f       	add	r22, r22
    2600:	77 1f       	adc	r23, r23
    2602:	8a 95       	dec	r24
    2604:	e2 f7       	brpl	.-8      	; 0x25fe <nrk_gpio_set+0x64>
    2606:	cb 01       	movw	r24, r22
    2608:	84 2b       	or	r24, r20
    260a:	88 b9       	out	0x08, r24	; 8
    260c:	33 c0       	rjmp	.+102    	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    260e:	4b b1       	in	r20, 0x0b	; 11
    2610:	21 e0       	ldi	r18, 0x01	; 1
    2612:	30 e0       	ldi	r19, 0x00	; 0
    2614:	b9 01       	movw	r22, r18
    2616:	02 c0       	rjmp	.+4      	; 0x261c <nrk_gpio_set+0x82>
    2618:	66 0f       	add	r22, r22
    261a:	77 1f       	adc	r23, r23
    261c:	8a 95       	dec	r24
    261e:	e2 f7       	brpl	.-8      	; 0x2618 <nrk_gpio_set+0x7e>
    2620:	cb 01       	movw	r24, r22
    2622:	84 2b       	or	r24, r20
    2624:	8b b9       	out	0x0b, r24	; 11
    2626:	26 c0       	rjmp	.+76     	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2628:	4e b1       	in	r20, 0x0e	; 14
    262a:	21 e0       	ldi	r18, 0x01	; 1
    262c:	30 e0       	ldi	r19, 0x00	; 0
    262e:	b9 01       	movw	r22, r18
    2630:	02 c0       	rjmp	.+4      	; 0x2636 <nrk_gpio_set+0x9c>
    2632:	66 0f       	add	r22, r22
    2634:	77 1f       	adc	r23, r23
    2636:	8a 95       	dec	r24
    2638:	e2 f7       	brpl	.-8      	; 0x2632 <nrk_gpio_set+0x98>
    263a:	cb 01       	movw	r24, r22
    263c:	84 2b       	or	r24, r20
    263e:	8e b9       	out	0x0e, r24	; 14
    2640:	19 c0       	rjmp	.+50     	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2642:	41 b3       	in	r20, 0x11	; 17
    2644:	21 e0       	ldi	r18, 0x01	; 1
    2646:	30 e0       	ldi	r19, 0x00	; 0
    2648:	b9 01       	movw	r22, r18
    264a:	02 c0       	rjmp	.+4      	; 0x2650 <nrk_gpio_set+0xb6>
    264c:	66 0f       	add	r22, r22
    264e:	77 1f       	adc	r23, r23
    2650:	8a 95       	dec	r24
    2652:	e2 f7       	brpl	.-8      	; 0x264c <nrk_gpio_set+0xb2>
    2654:	cb 01       	movw	r24, r22
    2656:	84 2b       	or	r24, r20
    2658:	81 bb       	out	0x11, r24	; 17
    265a:	0c c0       	rjmp	.+24     	; 0x2674 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    265c:	44 b3       	in	r20, 0x14	; 20
    265e:	21 e0       	ldi	r18, 0x01	; 1
    2660:	30 e0       	ldi	r19, 0x00	; 0
    2662:	b9 01       	movw	r22, r18
    2664:	02 c0       	rjmp	.+4      	; 0x266a <nrk_gpio_set+0xd0>
    2666:	66 0f       	add	r22, r22
    2668:	77 1f       	adc	r23, r23
    266a:	8a 95       	dec	r24
    266c:	e2 f7       	brpl	.-8      	; 0x2666 <nrk_gpio_set+0xcc>
    266e:	cb 01       	movw	r24, r22
    2670:	84 2b       	or	r24, r20
    2672:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2674:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2676:	08 95       	ret
                default: return -1;
    2678:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    267a:	08 95       	ret

0000267c <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    267c:	8f 3f       	cpi	r24, 0xFF	; 255
    267e:	09 f4       	brne	.+2      	; 0x2682 <nrk_gpio_clr+0x6>
    2680:	73 c0       	rjmp	.+230    	; 0x2768 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    2682:	e8 2f       	mov	r30, r24
    2684:	e7 70       	andi	r30, 0x07	; 7
    2686:	4e 2f       	mov	r20, r30
    2688:	50 e0       	ldi	r21, 0x00	; 0
    268a:	47 30       	cpi	r20, 0x07	; 7
    268c:	51 05       	cpc	r21, r1
    268e:	08 f0       	brcs	.+2      	; 0x2692 <nrk_gpio_clr+0x16>
    2690:	6b c0       	rjmp	.+214    	; 0x2768 <nrk_gpio_clr+0xec>
    2692:	fa 01       	movw	r30, r20
    2694:	e9 56       	subi	r30, 0x69	; 105
    2696:	ff 4f       	sbci	r31, 0xFF	; 255
    2698:	86 95       	lsr	r24
    269a:	86 95       	lsr	r24
    269c:	86 95       	lsr	r24
    269e:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    26a2:	42 b1       	in	r20, 0x02	; 2
    26a4:	21 e0       	ldi	r18, 0x01	; 1
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	b9 01       	movw	r22, r18
    26aa:	02 c0       	rjmp	.+4      	; 0x26b0 <nrk_gpio_clr+0x34>
    26ac:	66 0f       	add	r22, r22
    26ae:	77 1f       	adc	r23, r23
    26b0:	8a 95       	dec	r24
    26b2:	e2 f7       	brpl	.-8      	; 0x26ac <nrk_gpio_clr+0x30>
    26b4:	cb 01       	movw	r24, r22
    26b6:	80 95       	com	r24
    26b8:	84 23       	and	r24, r20
    26ba:	82 b9       	out	0x02, r24	; 2
    26bc:	53 c0       	rjmp	.+166    	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    26be:	45 b1       	in	r20, 0x05	; 5
    26c0:	21 e0       	ldi	r18, 0x01	; 1
    26c2:	30 e0       	ldi	r19, 0x00	; 0
    26c4:	b9 01       	movw	r22, r18
    26c6:	02 c0       	rjmp	.+4      	; 0x26cc <nrk_gpio_clr+0x50>
    26c8:	66 0f       	add	r22, r22
    26ca:	77 1f       	adc	r23, r23
    26cc:	8a 95       	dec	r24
    26ce:	e2 f7       	brpl	.-8      	; 0x26c8 <nrk_gpio_clr+0x4c>
    26d0:	cb 01       	movw	r24, r22
    26d2:	80 95       	com	r24
    26d4:	84 23       	and	r24, r20
    26d6:	85 b9       	out	0x05, r24	; 5
    26d8:	45 c0       	rjmp	.+138    	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26da:	48 b1       	in	r20, 0x08	; 8
    26dc:	21 e0       	ldi	r18, 0x01	; 1
    26de:	30 e0       	ldi	r19, 0x00	; 0
    26e0:	b9 01       	movw	r22, r18
    26e2:	02 c0       	rjmp	.+4      	; 0x26e8 <nrk_gpio_clr+0x6c>
    26e4:	66 0f       	add	r22, r22
    26e6:	77 1f       	adc	r23, r23
    26e8:	8a 95       	dec	r24
    26ea:	e2 f7       	brpl	.-8      	; 0x26e4 <nrk_gpio_clr+0x68>
    26ec:	cb 01       	movw	r24, r22
    26ee:	80 95       	com	r24
    26f0:	84 23       	and	r24, r20
    26f2:	88 b9       	out	0x08, r24	; 8
    26f4:	37 c0       	rjmp	.+110    	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26f6:	4b b1       	in	r20, 0x0b	; 11
    26f8:	21 e0       	ldi	r18, 0x01	; 1
    26fa:	30 e0       	ldi	r19, 0x00	; 0
    26fc:	b9 01       	movw	r22, r18
    26fe:	02 c0       	rjmp	.+4      	; 0x2704 <nrk_gpio_clr+0x88>
    2700:	66 0f       	add	r22, r22
    2702:	77 1f       	adc	r23, r23
    2704:	8a 95       	dec	r24
    2706:	e2 f7       	brpl	.-8      	; 0x2700 <nrk_gpio_clr+0x84>
    2708:	cb 01       	movw	r24, r22
    270a:	80 95       	com	r24
    270c:	84 23       	and	r24, r20
    270e:	8b b9       	out	0x0b, r24	; 11
    2710:	29 c0       	rjmp	.+82     	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2712:	4e b1       	in	r20, 0x0e	; 14
    2714:	21 e0       	ldi	r18, 0x01	; 1
    2716:	30 e0       	ldi	r19, 0x00	; 0
    2718:	b9 01       	movw	r22, r18
    271a:	02 c0       	rjmp	.+4      	; 0x2720 <nrk_gpio_clr+0xa4>
    271c:	66 0f       	add	r22, r22
    271e:	77 1f       	adc	r23, r23
    2720:	8a 95       	dec	r24
    2722:	e2 f7       	brpl	.-8      	; 0x271c <nrk_gpio_clr+0xa0>
    2724:	cb 01       	movw	r24, r22
    2726:	80 95       	com	r24
    2728:	84 23       	and	r24, r20
    272a:	8e b9       	out	0x0e, r24	; 14
    272c:	1b c0       	rjmp	.+54     	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    272e:	41 b3       	in	r20, 0x11	; 17
    2730:	21 e0       	ldi	r18, 0x01	; 1
    2732:	30 e0       	ldi	r19, 0x00	; 0
    2734:	b9 01       	movw	r22, r18
    2736:	02 c0       	rjmp	.+4      	; 0x273c <nrk_gpio_clr+0xc0>
    2738:	66 0f       	add	r22, r22
    273a:	77 1f       	adc	r23, r23
    273c:	8a 95       	dec	r24
    273e:	e2 f7       	brpl	.-8      	; 0x2738 <nrk_gpio_clr+0xbc>
    2740:	cb 01       	movw	r24, r22
    2742:	80 95       	com	r24
    2744:	84 23       	and	r24, r20
    2746:	81 bb       	out	0x11, r24	; 17
    2748:	0d c0       	rjmp	.+26     	; 0x2764 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    274a:	44 b3       	in	r20, 0x14	; 20
    274c:	21 e0       	ldi	r18, 0x01	; 1
    274e:	30 e0       	ldi	r19, 0x00	; 0
    2750:	b9 01       	movw	r22, r18
    2752:	02 c0       	rjmp	.+4      	; 0x2758 <nrk_gpio_clr+0xdc>
    2754:	66 0f       	add	r22, r22
    2756:	77 1f       	adc	r23, r23
    2758:	8a 95       	dec	r24
    275a:	e2 f7       	brpl	.-8      	; 0x2754 <nrk_gpio_clr+0xd8>
    275c:	cb 01       	movw	r24, r22
    275e:	80 95       	com	r24
    2760:	84 23       	and	r24, r20
    2762:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2764:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2766:	08 95       	ret
                default: return -1;
    2768:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    276a:	08 95       	ret

0000276c <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    276c:	8f 3f       	cpi	r24, 0xFF	; 255
    276e:	31 f1       	breq	.+76     	; 0x27bc <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    2770:	e8 2f       	mov	r30, r24
    2772:	e7 70       	andi	r30, 0x07	; 7
    2774:	4e 2f       	mov	r20, r30
    2776:	50 e0       	ldi	r21, 0x00	; 0
    2778:	47 30       	cpi	r20, 0x07	; 7
    277a:	51 05       	cpc	r21, r1
    277c:	f8 f4       	brcc	.+62     	; 0x27bc <nrk_gpio_get+0x50>
    277e:	fa 01       	movw	r30, r20
    2780:	e2 56       	subi	r30, 0x62	; 98
    2782:	ff 4f       	sbci	r31, 0xFF	; 255
    2784:	28 2f       	mov	r18, r24
    2786:	26 95       	lsr	r18
    2788:	26 95       	lsr	r18
    278a:	26 95       	lsr	r18
    278c:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    2790:	90 b1       	in	r25, 0x00	; 0
    2792:	0b c0       	rjmp	.+22     	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    2794:	93 b1       	in	r25, 0x03	; 3
    2796:	09 c0       	rjmp	.+18     	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    2798:	96 b1       	in	r25, 0x06	; 6
    279a:	07 c0       	rjmp	.+14     	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    279c:	99 b1       	in	r25, 0x09	; 9
    279e:	05 c0       	rjmp	.+10     	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    27a0:	9c b1       	in	r25, 0x0c	; 12
    27a2:	03 c0       	rjmp	.+6      	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    27a4:	9f b1       	in	r25, 0x0f	; 15
    27a6:	01 c0       	rjmp	.+2      	; 0x27aa <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    27a8:	92 b3       	in	r25, 0x12	; 18
    27aa:	89 2f       	mov	r24, r25
    27ac:	90 e0       	ldi	r25, 0x00	; 0
    27ae:	02 c0       	rjmp	.+4      	; 0x27b4 <nrk_gpio_get+0x48>
    27b0:	95 95       	asr	r25
    27b2:	87 95       	ror	r24
    27b4:	2a 95       	dec	r18
    27b6:	e2 f7       	brpl	.-8      	; 0x27b0 <nrk_gpio_get+0x44>
    27b8:	81 70       	andi	r24, 0x01	; 1
    27ba:	08 95       	ret
                default: return -1;
    27bc:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    27be:	08 95       	ret

000027c0 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    27c0:	8f 3f       	cpi	r24, 0xFF	; 255
    27c2:	09 f4       	brne	.+2      	; 0x27c6 <nrk_gpio_toggle+0x6>
    27c4:	06 c1       	rjmp	.+524    	; 0x29d2 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    27c6:	e8 2f       	mov	r30, r24
    27c8:	e7 70       	andi	r30, 0x07	; 7
    27ca:	4e 2f       	mov	r20, r30
    27cc:	50 e0       	ldi	r21, 0x00	; 0
    27ce:	47 30       	cpi	r20, 0x07	; 7
    27d0:	51 05       	cpc	r21, r1
    27d2:	08 f0       	brcs	.+2      	; 0x27d6 <nrk_gpio_toggle+0x16>
    27d4:	fe c0       	rjmp	.+508    	; 0x29d2 <nrk_gpio_toggle+0x212>
    27d6:	fa 01       	movw	r30, r20
    27d8:	eb 55       	subi	r30, 0x5B	; 91
    27da:	ff 4f       	sbci	r31, 0xFF	; 255
    27dc:	86 95       	lsr	r24
    27de:	86 95       	lsr	r24
    27e0:	86 95       	lsr	r24
    27e2:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27e6:	20 b1       	in	r18, 0x00	; 0
    27e8:	30 e0       	ldi	r19, 0x00	; 0
    27ea:	08 2e       	mov	r0, r24
    27ec:	02 c0       	rjmp	.+4      	; 0x27f2 <nrk_gpio_toggle+0x32>
    27ee:	35 95       	asr	r19
    27f0:	27 95       	ror	r18
    27f2:	0a 94       	dec	r0
    27f4:	e2 f7       	brpl	.-8      	; 0x27ee <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27f6:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27f8:	20 fd       	sbrc	r18, 0
    27fa:	0b c0       	rjmp	.+22     	; 0x2812 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27fc:	21 e0       	ldi	r18, 0x01	; 1
    27fe:	30 e0       	ldi	r19, 0x00	; 0
    2800:	b9 01       	movw	r22, r18
    2802:	02 c0       	rjmp	.+4      	; 0x2808 <nrk_gpio_toggle+0x48>
    2804:	66 0f       	add	r22, r22
    2806:	77 1f       	adc	r23, r23
    2808:	8a 95       	dec	r24
    280a:	e2 f7       	brpl	.-8      	; 0x2804 <nrk_gpio_toggle+0x44>
    280c:	cb 01       	movw	r24, r22
    280e:	84 2b       	or	r24, r20
    2810:	0b c0       	rjmp	.+22     	; 0x2828 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    2812:	21 e0       	ldi	r18, 0x01	; 1
    2814:	30 e0       	ldi	r19, 0x00	; 0
    2816:	b9 01       	movw	r22, r18
    2818:	02 c0       	rjmp	.+4      	; 0x281e <nrk_gpio_toggle+0x5e>
    281a:	66 0f       	add	r22, r22
    281c:	77 1f       	adc	r23, r23
    281e:	8a 95       	dec	r24
    2820:	e2 f7       	brpl	.-8      	; 0x281a <nrk_gpio_toggle+0x5a>
    2822:	cb 01       	movw	r24, r22
    2824:	80 95       	com	r24
    2826:	84 23       	and	r24, r20
    2828:	82 b9       	out	0x02, r24	; 2
    282a:	16 c0       	rjmp	.+44     	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    282c:	23 b1       	in	r18, 0x03	; 3
    282e:	30 e0       	ldi	r19, 0x00	; 0
    2830:	08 2e       	mov	r0, r24
    2832:	02 c0       	rjmp	.+4      	; 0x2838 <nrk_gpio_toggle+0x78>
    2834:	35 95       	asr	r19
    2836:	27 95       	ror	r18
    2838:	0a 94       	dec	r0
    283a:	e2 f7       	brpl	.-8      	; 0x2834 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    283c:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    283e:	20 fd       	sbrc	r18, 0
    2840:	0d c0       	rjmp	.+26     	; 0x285c <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2842:	21 e0       	ldi	r18, 0x01	; 1
    2844:	30 e0       	ldi	r19, 0x00	; 0
    2846:	b9 01       	movw	r22, r18
    2848:	02 c0       	rjmp	.+4      	; 0x284e <nrk_gpio_toggle+0x8e>
    284a:	66 0f       	add	r22, r22
    284c:	77 1f       	adc	r23, r23
    284e:	8a 95       	dec	r24
    2850:	e2 f7       	brpl	.-8      	; 0x284a <nrk_gpio_toggle+0x8a>
    2852:	cb 01       	movw	r24, r22
    2854:	84 2b       	or	r24, r20
    2856:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    2858:	81 e0       	ldi	r24, 0x01	; 1
    285a:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    285c:	21 e0       	ldi	r18, 0x01	; 1
    285e:	30 e0       	ldi	r19, 0x00	; 0
    2860:	b9 01       	movw	r22, r18
    2862:	02 c0       	rjmp	.+4      	; 0x2868 <nrk_gpio_toggle+0xa8>
    2864:	66 0f       	add	r22, r22
    2866:	77 1f       	adc	r23, r23
    2868:	8a 95       	dec	r24
    286a:	e2 f7       	brpl	.-8      	; 0x2864 <nrk_gpio_toggle+0xa4>
    286c:	cb 01       	movw	r24, r22
    286e:	80 95       	com	r24
    2870:	84 23       	and	r24, r20
    2872:	f1 cf       	rjmp	.-30     	; 0x2856 <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2874:	26 b1       	in	r18, 0x06	; 6
    2876:	30 e0       	ldi	r19, 0x00	; 0
    2878:	08 2e       	mov	r0, r24
    287a:	02 c0       	rjmp	.+4      	; 0x2880 <nrk_gpio_toggle+0xc0>
    287c:	35 95       	asr	r19
    287e:	27 95       	ror	r18
    2880:	0a 94       	dec	r0
    2882:	e2 f7       	brpl	.-8      	; 0x287c <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2884:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2886:	20 fd       	sbrc	r18, 0
    2888:	0b c0       	rjmp	.+22     	; 0x28a0 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    288a:	21 e0       	ldi	r18, 0x01	; 1
    288c:	30 e0       	ldi	r19, 0x00	; 0
    288e:	b9 01       	movw	r22, r18
    2890:	02 c0       	rjmp	.+4      	; 0x2896 <nrk_gpio_toggle+0xd6>
    2892:	66 0f       	add	r22, r22
    2894:	77 1f       	adc	r23, r23
    2896:	8a 95       	dec	r24
    2898:	e2 f7       	brpl	.-8      	; 0x2892 <nrk_gpio_toggle+0xd2>
    289a:	cb 01       	movw	r24, r22
    289c:	84 2b       	or	r24, r20
    289e:	0b c0       	rjmp	.+22     	; 0x28b6 <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    28a0:	21 e0       	ldi	r18, 0x01	; 1
    28a2:	30 e0       	ldi	r19, 0x00	; 0
    28a4:	b9 01       	movw	r22, r18
    28a6:	02 c0       	rjmp	.+4      	; 0x28ac <nrk_gpio_toggle+0xec>
    28a8:	66 0f       	add	r22, r22
    28aa:	77 1f       	adc	r23, r23
    28ac:	8a 95       	dec	r24
    28ae:	e2 f7       	brpl	.-8      	; 0x28a8 <nrk_gpio_toggle+0xe8>
    28b0:	cb 01       	movw	r24, r22
    28b2:	80 95       	com	r24
    28b4:	84 23       	and	r24, r20
    28b6:	88 b9       	out	0x08, r24	; 8
    28b8:	cf cf       	rjmp	.-98     	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    28ba:	29 b1       	in	r18, 0x09	; 9
    28bc:	30 e0       	ldi	r19, 0x00	; 0
    28be:	08 2e       	mov	r0, r24
    28c0:	02 c0       	rjmp	.+4      	; 0x28c6 <nrk_gpio_toggle+0x106>
    28c2:	35 95       	asr	r19
    28c4:	27 95       	ror	r18
    28c6:	0a 94       	dec	r0
    28c8:	e2 f7       	brpl	.-8      	; 0x28c2 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    28ca:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    28cc:	20 fd       	sbrc	r18, 0
    28ce:	0b c0       	rjmp	.+22     	; 0x28e6 <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    28d0:	21 e0       	ldi	r18, 0x01	; 1
    28d2:	30 e0       	ldi	r19, 0x00	; 0
    28d4:	b9 01       	movw	r22, r18
    28d6:	02 c0       	rjmp	.+4      	; 0x28dc <nrk_gpio_toggle+0x11c>
    28d8:	66 0f       	add	r22, r22
    28da:	77 1f       	adc	r23, r23
    28dc:	8a 95       	dec	r24
    28de:	e2 f7       	brpl	.-8      	; 0x28d8 <nrk_gpio_toggle+0x118>
    28e0:	cb 01       	movw	r24, r22
    28e2:	84 2b       	or	r24, r20
    28e4:	0b c0       	rjmp	.+22     	; 0x28fc <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    28e6:	21 e0       	ldi	r18, 0x01	; 1
    28e8:	30 e0       	ldi	r19, 0x00	; 0
    28ea:	b9 01       	movw	r22, r18
    28ec:	02 c0       	rjmp	.+4      	; 0x28f2 <nrk_gpio_toggle+0x132>
    28ee:	66 0f       	add	r22, r22
    28f0:	77 1f       	adc	r23, r23
    28f2:	8a 95       	dec	r24
    28f4:	e2 f7       	brpl	.-8      	; 0x28ee <nrk_gpio_toggle+0x12e>
    28f6:	cb 01       	movw	r24, r22
    28f8:	80 95       	com	r24
    28fa:	84 23       	and	r24, r20
    28fc:	8b b9       	out	0x0b, r24	; 11
    28fe:	ac cf       	rjmp	.-168    	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2900:	2c b1       	in	r18, 0x0c	; 12
    2902:	30 e0       	ldi	r19, 0x00	; 0
    2904:	08 2e       	mov	r0, r24
    2906:	02 c0       	rjmp	.+4      	; 0x290c <nrk_gpio_toggle+0x14c>
    2908:	35 95       	asr	r19
    290a:	27 95       	ror	r18
    290c:	0a 94       	dec	r0
    290e:	e2 f7       	brpl	.-8      	; 0x2908 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2910:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2912:	20 fd       	sbrc	r18, 0
    2914:	0b c0       	rjmp	.+22     	; 0x292c <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2916:	21 e0       	ldi	r18, 0x01	; 1
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	b9 01       	movw	r22, r18
    291c:	02 c0       	rjmp	.+4      	; 0x2922 <nrk_gpio_toggle+0x162>
    291e:	66 0f       	add	r22, r22
    2920:	77 1f       	adc	r23, r23
    2922:	8a 95       	dec	r24
    2924:	e2 f7       	brpl	.-8      	; 0x291e <nrk_gpio_toggle+0x15e>
    2926:	cb 01       	movw	r24, r22
    2928:	84 2b       	or	r24, r20
    292a:	0b c0       	rjmp	.+22     	; 0x2942 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    292c:	21 e0       	ldi	r18, 0x01	; 1
    292e:	30 e0       	ldi	r19, 0x00	; 0
    2930:	b9 01       	movw	r22, r18
    2932:	02 c0       	rjmp	.+4      	; 0x2938 <nrk_gpio_toggle+0x178>
    2934:	66 0f       	add	r22, r22
    2936:	77 1f       	adc	r23, r23
    2938:	8a 95       	dec	r24
    293a:	e2 f7       	brpl	.-8      	; 0x2934 <nrk_gpio_toggle+0x174>
    293c:	cb 01       	movw	r24, r22
    293e:	80 95       	com	r24
    2940:	84 23       	and	r24, r20
    2942:	8e b9       	out	0x0e, r24	; 14
    2944:	89 cf       	rjmp	.-238    	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2946:	2f b1       	in	r18, 0x0f	; 15
    2948:	30 e0       	ldi	r19, 0x00	; 0
    294a:	08 2e       	mov	r0, r24
    294c:	02 c0       	rjmp	.+4      	; 0x2952 <nrk_gpio_toggle+0x192>
    294e:	35 95       	asr	r19
    2950:	27 95       	ror	r18
    2952:	0a 94       	dec	r0
    2954:	e2 f7       	brpl	.-8      	; 0x294e <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    2956:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2958:	20 fd       	sbrc	r18, 0
    295a:	0b c0       	rjmp	.+22     	; 0x2972 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    295c:	21 e0       	ldi	r18, 0x01	; 1
    295e:	30 e0       	ldi	r19, 0x00	; 0
    2960:	b9 01       	movw	r22, r18
    2962:	02 c0       	rjmp	.+4      	; 0x2968 <nrk_gpio_toggle+0x1a8>
    2964:	66 0f       	add	r22, r22
    2966:	77 1f       	adc	r23, r23
    2968:	8a 95       	dec	r24
    296a:	e2 f7       	brpl	.-8      	; 0x2964 <nrk_gpio_toggle+0x1a4>
    296c:	cb 01       	movw	r24, r22
    296e:	84 2b       	or	r24, r20
    2970:	0b c0       	rjmp	.+22     	; 0x2988 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    2972:	21 e0       	ldi	r18, 0x01	; 1
    2974:	30 e0       	ldi	r19, 0x00	; 0
    2976:	b9 01       	movw	r22, r18
    2978:	02 c0       	rjmp	.+4      	; 0x297e <nrk_gpio_toggle+0x1be>
    297a:	66 0f       	add	r22, r22
    297c:	77 1f       	adc	r23, r23
    297e:	8a 95       	dec	r24
    2980:	e2 f7       	brpl	.-8      	; 0x297a <nrk_gpio_toggle+0x1ba>
    2982:	cb 01       	movw	r24, r22
    2984:	80 95       	com	r24
    2986:	84 23       	and	r24, r20
    2988:	81 bb       	out	0x11, r24	; 17
    298a:	66 cf       	rjmp	.-308    	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    298c:	22 b3       	in	r18, 0x12	; 18
    298e:	30 e0       	ldi	r19, 0x00	; 0
    2990:	08 2e       	mov	r0, r24
    2992:	02 c0       	rjmp	.+4      	; 0x2998 <nrk_gpio_toggle+0x1d8>
    2994:	35 95       	asr	r19
    2996:	27 95       	ror	r18
    2998:	0a 94       	dec	r0
    299a:	e2 f7       	brpl	.-8      	; 0x2994 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    299c:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    299e:	20 fd       	sbrc	r18, 0
    29a0:	0b c0       	rjmp	.+22     	; 0x29b8 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    29a2:	21 e0       	ldi	r18, 0x01	; 1
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	b9 01       	movw	r22, r18
    29a8:	02 c0       	rjmp	.+4      	; 0x29ae <nrk_gpio_toggle+0x1ee>
    29aa:	66 0f       	add	r22, r22
    29ac:	77 1f       	adc	r23, r23
    29ae:	8a 95       	dec	r24
    29b0:	e2 f7       	brpl	.-8      	; 0x29aa <nrk_gpio_toggle+0x1ea>
    29b2:	cb 01       	movw	r24, r22
    29b4:	84 2b       	or	r24, r20
    29b6:	0b c0       	rjmp	.+22     	; 0x29ce <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    29b8:	21 e0       	ldi	r18, 0x01	; 1
    29ba:	30 e0       	ldi	r19, 0x00	; 0
    29bc:	b9 01       	movw	r22, r18
    29be:	02 c0       	rjmp	.+4      	; 0x29c4 <nrk_gpio_toggle+0x204>
    29c0:	66 0f       	add	r22, r22
    29c2:	77 1f       	adc	r23, r23
    29c4:	8a 95       	dec	r24
    29c6:	e2 f7       	brpl	.-8      	; 0x29c0 <nrk_gpio_toggle+0x200>
    29c8:	cb 01       	movw	r24, r22
    29ca:	80 95       	com	r24
    29cc:	84 23       	and	r24, r20
    29ce:	84 bb       	out	0x14, r24	; 20
    29d0:	43 cf       	rjmp	.-378    	; 0x2858 <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    29d2:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    29d4:	08 95       	ret

000029d6 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    29d6:	8f 3f       	cpi	r24, 0xFF	; 255
    29d8:	09 f4       	brne	.+2      	; 0x29dc <nrk_gpio_direction+0x6>
    29da:	d5 c0       	rjmp	.+426    	; 0x2b86 <nrk_gpio_direction+0x1b0>
    29dc:	e8 2f       	mov	r30, r24
    29de:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    29e0:	4e 2f       	mov	r20, r30
    29e2:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    29e4:	61 11       	cpse	r22, r1
    29e6:	67 c0       	rjmp	.+206    	; 0x2ab6 <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    29e8:	47 30       	cpi	r20, 0x07	; 7
    29ea:	51 05       	cpc	r21, r1
    29ec:	08 f0       	brcs	.+2      	; 0x29f0 <nrk_gpio_direction+0x1a>
    29ee:	cb c0       	rjmp	.+406    	; 0x2b86 <nrk_gpio_direction+0x1b0>
    29f0:	fa 01       	movw	r30, r20
    29f2:	e4 55       	subi	r30, 0x54	; 84
    29f4:	ff 4f       	sbci	r31, 0xFF	; 255
    29f6:	86 95       	lsr	r24
    29f8:	86 95       	lsr	r24
    29fa:	86 95       	lsr	r24
    29fc:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    2a00:	41 b1       	in	r20, 0x01	; 1
    2a02:	21 e0       	ldi	r18, 0x01	; 1
    2a04:	30 e0       	ldi	r19, 0x00	; 0
    2a06:	b9 01       	movw	r22, r18
    2a08:	02 c0       	rjmp	.+4      	; 0x2a0e <nrk_gpio_direction+0x38>
    2a0a:	66 0f       	add	r22, r22
    2a0c:	77 1f       	adc	r23, r23
    2a0e:	8a 95       	dec	r24
    2a10:	e2 f7       	brpl	.-8      	; 0x2a0a <nrk_gpio_direction+0x34>
    2a12:	cb 01       	movw	r24, r22
    2a14:	80 95       	com	r24
    2a16:	84 23       	and	r24, r20
    2a18:	65 c0       	rjmp	.+202    	; 0x2ae4 <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    2a1a:	44 b1       	in	r20, 0x04	; 4
    2a1c:	21 e0       	ldi	r18, 0x01	; 1
    2a1e:	30 e0       	ldi	r19, 0x00	; 0
    2a20:	b9 01       	movw	r22, r18
    2a22:	02 c0       	rjmp	.+4      	; 0x2a28 <nrk_gpio_direction+0x52>
    2a24:	66 0f       	add	r22, r22
    2a26:	77 1f       	adc	r23, r23
    2a28:	8a 95       	dec	r24
    2a2a:	e2 f7       	brpl	.-8      	; 0x2a24 <nrk_gpio_direction+0x4e>
    2a2c:	cb 01       	movw	r24, r22
    2a2e:	80 95       	com	r24
    2a30:	84 23       	and	r24, r20
    2a32:	65 c0       	rjmp	.+202    	; 0x2afe <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    2a34:	47 b1       	in	r20, 0x07	; 7
    2a36:	21 e0       	ldi	r18, 0x01	; 1
    2a38:	30 e0       	ldi	r19, 0x00	; 0
    2a3a:	b9 01       	movw	r22, r18
    2a3c:	02 c0       	rjmp	.+4      	; 0x2a42 <nrk_gpio_direction+0x6c>
    2a3e:	66 0f       	add	r22, r22
    2a40:	77 1f       	adc	r23, r23
    2a42:	8a 95       	dec	r24
    2a44:	e2 f7       	brpl	.-8      	; 0x2a3e <nrk_gpio_direction+0x68>
    2a46:	cb 01       	movw	r24, r22
    2a48:	80 95       	com	r24
    2a4a:	84 23       	and	r24, r20
    2a4c:	65 c0       	rjmp	.+202    	; 0x2b18 <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    2a4e:	4a b1       	in	r20, 0x0a	; 10
    2a50:	21 e0       	ldi	r18, 0x01	; 1
    2a52:	30 e0       	ldi	r19, 0x00	; 0
    2a54:	b9 01       	movw	r22, r18
    2a56:	02 c0       	rjmp	.+4      	; 0x2a5c <nrk_gpio_direction+0x86>
    2a58:	66 0f       	add	r22, r22
    2a5a:	77 1f       	adc	r23, r23
    2a5c:	8a 95       	dec	r24
    2a5e:	e2 f7       	brpl	.-8      	; 0x2a58 <nrk_gpio_direction+0x82>
    2a60:	cb 01       	movw	r24, r22
    2a62:	80 95       	com	r24
    2a64:	84 23       	and	r24, r20
    2a66:	65 c0       	rjmp	.+202    	; 0x2b32 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    2a68:	4d b1       	in	r20, 0x0d	; 13
    2a6a:	21 e0       	ldi	r18, 0x01	; 1
    2a6c:	30 e0       	ldi	r19, 0x00	; 0
    2a6e:	b9 01       	movw	r22, r18
    2a70:	02 c0       	rjmp	.+4      	; 0x2a76 <nrk_gpio_direction+0xa0>
    2a72:	66 0f       	add	r22, r22
    2a74:	77 1f       	adc	r23, r23
    2a76:	8a 95       	dec	r24
    2a78:	e2 f7       	brpl	.-8      	; 0x2a72 <nrk_gpio_direction+0x9c>
    2a7a:	cb 01       	movw	r24, r22
    2a7c:	80 95       	com	r24
    2a7e:	84 23       	and	r24, r20
    2a80:	65 c0       	rjmp	.+202    	; 0x2b4c <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    2a82:	40 b3       	in	r20, 0x10	; 16
    2a84:	21 e0       	ldi	r18, 0x01	; 1
    2a86:	30 e0       	ldi	r19, 0x00	; 0
    2a88:	b9 01       	movw	r22, r18
    2a8a:	02 c0       	rjmp	.+4      	; 0x2a90 <nrk_gpio_direction+0xba>
    2a8c:	66 0f       	add	r22, r22
    2a8e:	77 1f       	adc	r23, r23
    2a90:	8a 95       	dec	r24
    2a92:	e2 f7       	brpl	.-8      	; 0x2a8c <nrk_gpio_direction+0xb6>
    2a94:	cb 01       	movw	r24, r22
    2a96:	80 95       	com	r24
    2a98:	84 23       	and	r24, r20
    2a9a:	65 c0       	rjmp	.+202    	; 0x2b66 <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    2a9c:	43 b3       	in	r20, 0x13	; 19
    2a9e:	21 e0       	ldi	r18, 0x01	; 1
    2aa0:	30 e0       	ldi	r19, 0x00	; 0
    2aa2:	b9 01       	movw	r22, r18
    2aa4:	02 c0       	rjmp	.+4      	; 0x2aaa <nrk_gpio_direction+0xd4>
    2aa6:	66 0f       	add	r22, r22
    2aa8:	77 1f       	adc	r23, r23
    2aaa:	8a 95       	dec	r24
    2aac:	e2 f7       	brpl	.-8      	; 0x2aa6 <nrk_gpio_direction+0xd0>
    2aae:	cb 01       	movw	r24, r22
    2ab0:	80 95       	com	r24
    2ab2:	84 23       	and	r24, r20
    2ab4:	65 c0       	rjmp	.+202    	; 0x2b80 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    2ab6:	47 30       	cpi	r20, 0x07	; 7
    2ab8:	51 05       	cpc	r21, r1
    2aba:	08 f0       	brcs	.+2      	; 0x2abe <nrk_gpio_direction+0xe8>
    2abc:	64 c0       	rjmp	.+200    	; 0x2b86 <nrk_gpio_direction+0x1b0>
    2abe:	fa 01       	movw	r30, r20
    2ac0:	ed 54       	subi	r30, 0x4D	; 77
    2ac2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ac4:	86 95       	lsr	r24
    2ac6:	86 95       	lsr	r24
    2ac8:	86 95       	lsr	r24
    2aca:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    2ace:	41 b1       	in	r20, 0x01	; 1
    2ad0:	21 e0       	ldi	r18, 0x01	; 1
    2ad2:	30 e0       	ldi	r19, 0x00	; 0
    2ad4:	b9 01       	movw	r22, r18
    2ad6:	02 c0       	rjmp	.+4      	; 0x2adc <nrk_gpio_direction+0x106>
    2ad8:	66 0f       	add	r22, r22
    2ada:	77 1f       	adc	r23, r23
    2adc:	8a 95       	dec	r24
    2ade:	e2 f7       	brpl	.-8      	; 0x2ad8 <nrk_gpio_direction+0x102>
    2ae0:	cb 01       	movw	r24, r22
    2ae2:	84 2b       	or	r24, r20
    2ae4:	81 b9       	out	0x01, r24	; 1
    2ae6:	4d c0       	rjmp	.+154    	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    2ae8:	44 b1       	in	r20, 0x04	; 4
    2aea:	21 e0       	ldi	r18, 0x01	; 1
    2aec:	30 e0       	ldi	r19, 0x00	; 0
    2aee:	b9 01       	movw	r22, r18
    2af0:	02 c0       	rjmp	.+4      	; 0x2af6 <nrk_gpio_direction+0x120>
    2af2:	66 0f       	add	r22, r22
    2af4:	77 1f       	adc	r23, r23
    2af6:	8a 95       	dec	r24
    2af8:	e2 f7       	brpl	.-8      	; 0x2af2 <nrk_gpio_direction+0x11c>
    2afa:	cb 01       	movw	r24, r22
    2afc:	84 2b       	or	r24, r20
    2afe:	84 b9       	out	0x04, r24	; 4
    2b00:	40 c0       	rjmp	.+128    	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    2b02:	47 b1       	in	r20, 0x07	; 7
    2b04:	21 e0       	ldi	r18, 0x01	; 1
    2b06:	30 e0       	ldi	r19, 0x00	; 0
    2b08:	b9 01       	movw	r22, r18
    2b0a:	02 c0       	rjmp	.+4      	; 0x2b10 <nrk_gpio_direction+0x13a>
    2b0c:	66 0f       	add	r22, r22
    2b0e:	77 1f       	adc	r23, r23
    2b10:	8a 95       	dec	r24
    2b12:	e2 f7       	brpl	.-8      	; 0x2b0c <nrk_gpio_direction+0x136>
    2b14:	cb 01       	movw	r24, r22
    2b16:	84 2b       	or	r24, r20
    2b18:	87 b9       	out	0x07, r24	; 7
    2b1a:	33 c0       	rjmp	.+102    	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    2b1c:	4a b1       	in	r20, 0x0a	; 10
    2b1e:	21 e0       	ldi	r18, 0x01	; 1
    2b20:	30 e0       	ldi	r19, 0x00	; 0
    2b22:	b9 01       	movw	r22, r18
    2b24:	02 c0       	rjmp	.+4      	; 0x2b2a <nrk_gpio_direction+0x154>
    2b26:	66 0f       	add	r22, r22
    2b28:	77 1f       	adc	r23, r23
    2b2a:	8a 95       	dec	r24
    2b2c:	e2 f7       	brpl	.-8      	; 0x2b26 <nrk_gpio_direction+0x150>
    2b2e:	cb 01       	movw	r24, r22
    2b30:	84 2b       	or	r24, r20
    2b32:	8a b9       	out	0x0a, r24	; 10
    2b34:	26 c0       	rjmp	.+76     	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    2b36:	4d b1       	in	r20, 0x0d	; 13
    2b38:	21 e0       	ldi	r18, 0x01	; 1
    2b3a:	30 e0       	ldi	r19, 0x00	; 0
    2b3c:	b9 01       	movw	r22, r18
    2b3e:	02 c0       	rjmp	.+4      	; 0x2b44 <nrk_gpio_direction+0x16e>
    2b40:	66 0f       	add	r22, r22
    2b42:	77 1f       	adc	r23, r23
    2b44:	8a 95       	dec	r24
    2b46:	e2 f7       	brpl	.-8      	; 0x2b40 <nrk_gpio_direction+0x16a>
    2b48:	cb 01       	movw	r24, r22
    2b4a:	84 2b       	or	r24, r20
    2b4c:	8d b9       	out	0x0d, r24	; 13
    2b4e:	19 c0       	rjmp	.+50     	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    2b50:	40 b3       	in	r20, 0x10	; 16
    2b52:	21 e0       	ldi	r18, 0x01	; 1
    2b54:	30 e0       	ldi	r19, 0x00	; 0
    2b56:	b9 01       	movw	r22, r18
    2b58:	02 c0       	rjmp	.+4      	; 0x2b5e <nrk_gpio_direction+0x188>
    2b5a:	66 0f       	add	r22, r22
    2b5c:	77 1f       	adc	r23, r23
    2b5e:	8a 95       	dec	r24
    2b60:	e2 f7       	brpl	.-8      	; 0x2b5a <nrk_gpio_direction+0x184>
    2b62:	cb 01       	movw	r24, r22
    2b64:	84 2b       	or	r24, r20
    2b66:	80 bb       	out	0x10, r24	; 16
    2b68:	0c c0       	rjmp	.+24     	; 0x2b82 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b6a:	43 b3       	in	r20, 0x13	; 19
    2b6c:	21 e0       	ldi	r18, 0x01	; 1
    2b6e:	30 e0       	ldi	r19, 0x00	; 0
    2b70:	b9 01       	movw	r22, r18
    2b72:	02 c0       	rjmp	.+4      	; 0x2b78 <nrk_gpio_direction+0x1a2>
    2b74:	66 0f       	add	r22, r22
    2b76:	77 1f       	adc	r23, r23
    2b78:	8a 95       	dec	r24
    2b7a:	e2 f7       	brpl	.-8      	; 0x2b74 <nrk_gpio_direction+0x19e>
    2b7c:	cb 01       	movw	r24, r22
    2b7e:	84 2b       	or	r24, r20
    2b80:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    2b82:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b84:	08 95       	ret
                        default: return -1;
    2b86:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    2b88:	08 95       	ret

00002b8a <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    2b8a:	81 11       	cpse	r24, r1
    2b8c:	06 c0       	rjmp	.+12     	; 0x2b9a <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    2b8e:	80 b1       	in	r24, 0x00	; 0
    2b90:	86 95       	lsr	r24
    2b92:	81 70       	andi	r24, 0x01	; 1
    2b94:	91 e0       	ldi	r25, 0x01	; 1
    2b96:	89 27       	eor	r24, r25
    2b98:	08 95       	ret
	} 
return -1;
    2b9a:	8f ef       	ldi	r24, 0xFF	; 255
}
    2b9c:	08 95       	ret

00002b9e <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    2b9e:	00 97       	sbiw	r24, 0x00	; 0
    2ba0:	11 f4       	brne	.+4      	; 0x2ba6 <nrk_led_toggle+0x8>
    2ba2:	83 e2       	ldi	r24, 0x23	; 35
    2ba4:	0d c0       	rjmp	.+26     	; 0x2bc0 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    2ba6:	81 30       	cpi	r24, 0x01	; 1
    2ba8:	91 05       	cpc	r25, r1
    2baa:	11 f4       	brne	.+4      	; 0x2bb0 <nrk_led_toggle+0x12>
    2bac:	8b e2       	ldi	r24, 0x2B	; 43
    2bae:	08 c0       	rjmp	.+16     	; 0x2bc0 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2bb0:	82 30       	cpi	r24, 0x02	; 2
    2bb2:	91 05       	cpc	r25, r1
    2bb4:	11 f4       	brne	.+4      	; 0x2bba <nrk_led_toggle+0x1c>
    2bb6:	83 e3       	ldi	r24, 0x33	; 51
    2bb8:	03 c0       	rjmp	.+6      	; 0x2bc0 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2bba:	03 97       	sbiw	r24, 0x03	; 3
    2bbc:	29 f4       	brne	.+10     	; 0x2bc8 <nrk_led_toggle+0x2a>
    2bbe:	8b e3       	ldi	r24, 0x3B	; 59
    2bc0:	0e 94 e0 13 	call	0x27c0	; 0x27c0 <nrk_gpio_toggle>
    2bc4:	81 e0       	ldi	r24, 0x01	; 1
    2bc6:	08 95       	ret
return -1;
    2bc8:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bca:	08 95       	ret

00002bcc <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2bcc:	00 97       	sbiw	r24, 0x00	; 0
    2bce:	11 f4       	brne	.+4      	; 0x2bd4 <nrk_led_clr+0x8>
    2bd0:	83 e2       	ldi	r24, 0x23	; 35
    2bd2:	0d c0       	rjmp	.+26     	; 0x2bee <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2bd4:	81 30       	cpi	r24, 0x01	; 1
    2bd6:	91 05       	cpc	r25, r1
    2bd8:	11 f4       	brne	.+4      	; 0x2bde <nrk_led_clr+0x12>
    2bda:	8b e2       	ldi	r24, 0x2B	; 43
    2bdc:	08 c0       	rjmp	.+16     	; 0x2bee <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2bde:	82 30       	cpi	r24, 0x02	; 2
    2be0:	91 05       	cpc	r25, r1
    2be2:	11 f4       	brne	.+4      	; 0x2be8 <nrk_led_clr+0x1c>
    2be4:	83 e3       	ldi	r24, 0x33	; 51
    2be6:	03 c0       	rjmp	.+6      	; 0x2bee <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2be8:	03 97       	sbiw	r24, 0x03	; 3
    2bea:	29 f4       	brne	.+10     	; 0x2bf6 <nrk_led_clr+0x2a>
    2bec:	8b e3       	ldi	r24, 0x3B	; 59
    2bee:	0e 94 cd 12 	call	0x259a	; 0x259a <nrk_gpio_set>
    2bf2:	81 e0       	ldi	r24, 0x01	; 1
    2bf4:	08 95       	ret
return -1;
    2bf6:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bf8:	08 95       	ret

00002bfa <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2bfa:	00 97       	sbiw	r24, 0x00	; 0
    2bfc:	11 f4       	brne	.+4      	; 0x2c02 <nrk_led_set+0x8>
    2bfe:	83 e2       	ldi	r24, 0x23	; 35
    2c00:	0d c0       	rjmp	.+26     	; 0x2c1c <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2c02:	81 30       	cpi	r24, 0x01	; 1
    2c04:	91 05       	cpc	r25, r1
    2c06:	11 f4       	brne	.+4      	; 0x2c0c <nrk_led_set+0x12>
    2c08:	8b e2       	ldi	r24, 0x2B	; 43
    2c0a:	08 c0       	rjmp	.+16     	; 0x2c1c <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2c0c:	82 30       	cpi	r24, 0x02	; 2
    2c0e:	91 05       	cpc	r25, r1
    2c10:	11 f4       	brne	.+4      	; 0x2c16 <nrk_led_set+0x1c>
    2c12:	83 e3       	ldi	r24, 0x33	; 51
    2c14:	03 c0       	rjmp	.+6      	; 0x2c1c <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2c16:	03 97       	sbiw	r24, 0x03	; 3
    2c18:	29 f4       	brne	.+10     	; 0x2c24 <nrk_led_set+0x2a>
    2c1a:	8b e3       	ldi	r24, 0x3B	; 59
    2c1c:	0e 94 3e 13 	call	0x267c	; 0x267c <nrk_gpio_clr>
    2c20:	81 e0       	ldi	r24, 0x01	; 1
    2c22:	08 95       	ret
return -1;
    2c24:	8f ef       	ldi	r24, 0xFF	; 255
}
    2c26:	08 95       	ret

00002c28 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2c28:	88 23       	and	r24, r24
    2c2a:	19 f0       	breq	.+6      	; 0x2c32 <nrk_gpio_pullups+0xa>
    2c2c:	85 b7       	in	r24, 0x35	; 53
    2c2e:	8f 7e       	andi	r24, 0xEF	; 239
    2c30:	02 c0       	rjmp	.+4      	; 0x2c36 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2c32:	85 b7       	in	r24, 0x35	; 53
    2c34:	80 61       	ori	r24, 0x10	; 16
    2c36:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2c38:	81 e0       	ldi	r24, 0x01	; 1
    2c3a:	08 95       	ret

00002c3c <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2c3c:	90 91 c8 00 	lds	r25, 0x00C8
    2c40:	95 ff       	sbrs	r25, 5
    2c42:	fc cf       	rjmp	.-8      	; 0x2c3c <putc1>
    2c44:	80 93 ce 00 	sts	0x00CE, r24
    2c48:	08 95       	ret

00002c4a <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c4a:	90 93 c5 00 	sts	0x00C5, r25
    2c4e:	80 93 c4 00 	sts	0x00C4, r24
    2c52:	86 e0       	ldi	r24, 0x06	; 6
    2c54:	80 93 c2 00 	sts	0x00C2, r24
    2c58:	e1 ec       	ldi	r30, 0xC1	; 193
    2c5a:	f0 e0       	ldi	r31, 0x00	; 0
    2c5c:	80 81       	ld	r24, Z
    2c5e:	8b 7f       	andi	r24, 0xFB	; 251
    2c60:	80 83       	st	Z, r24
    2c62:	a0 ec       	ldi	r26, 0xC0	; 192
    2c64:	b0 e0       	ldi	r27, 0x00	; 0
    2c66:	8c 91       	ld	r24, X
    2c68:	82 60       	ori	r24, 0x02	; 2
    2c6a:	8c 93       	st	X, r24
ENABLE_UART0();
    2c6c:	80 81       	ld	r24, Z
    2c6e:	88 61       	ori	r24, 0x18	; 24
    2c70:	80 83       	st	Z, r24
    2c72:	08 95       	ret

00002c74 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c74:	90 93 cd 00 	sts	0x00CD, r25
    2c78:	80 93 cc 00 	sts	0x00CC, r24
    2c7c:	86 e0       	ldi	r24, 0x06	; 6
    2c7e:	80 93 ca 00 	sts	0x00CA, r24
    2c82:	e9 ec       	ldi	r30, 0xC9	; 201
    2c84:	f0 e0       	ldi	r31, 0x00	; 0
    2c86:	80 81       	ld	r24, Z
    2c88:	8b 7f       	andi	r24, 0xFB	; 251
    2c8a:	80 83       	st	Z, r24
    2c8c:	a8 ec       	ldi	r26, 0xC8	; 200
    2c8e:	b0 e0       	ldi	r27, 0x00	; 0
    2c90:	8c 91       	ld	r24, X
    2c92:	82 60       	ori	r24, 0x02	; 2
    2c94:	8c 93       	st	X, r24
ENABLE_UART1();
    2c96:	80 81       	ld	r24, Z
    2c98:	88 61       	ori	r24, 0x18	; 24
    2c9a:	80 83       	st	Z, r24
    2c9c:	08 95       	ret

00002c9e <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2c9e:	cf 93       	push	r28
    2ca0:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2ca2:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2ca6:	63 e8       	ldi	r22, 0x83	; 131
    2ca8:	72 e1       	ldi	r23, 0x12	; 18
    2caa:	8f e8       	ldi	r24, 0x8F	; 143
    2cac:	92 e1       	ldi	r25, 0x12	; 18
    2cae:	0e 94 31 33 	call	0x6662	; 0x6662 <fdevopen>
    2cb2:	cb ef       	ldi	r28, 0xFB	; 251
    2cb4:	db e0       	ldi	r29, 0x0B	; 11
    2cb6:	9b 83       	std	Y+3, r25	; 0x03
    2cb8:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2cba:	63 e8       	ldi	r22, 0x83	; 131
    2cbc:	72 e1       	ldi	r23, 0x12	; 18
    2cbe:	8f e8       	ldi	r24, 0x8F	; 143
    2cc0:	92 e1       	ldi	r25, 0x12	; 18
    2cc2:	0e 94 31 33 	call	0x6662	; 0x6662 <fdevopen>
    2cc6:	99 83       	std	Y+1, r25	; 0x01
    2cc8:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2cca:	df 91       	pop	r29
    2ccc:	cf 91       	pop	r28
    2cce:	08 95       	ret

00002cd0 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2cd0:	80 91 c8 00 	lds	r24, 0x00C8
    2cd4:	87 ff       	sbrs	r24, 7
    2cd6:	fc cf       	rjmp	.-8      	; 0x2cd0 <getc1>
    2cd8:	80 91 c8 00 	lds	r24, 0x00C8
    2cdc:	8f 77       	andi	r24, 0x7F	; 127
    2cde:	80 93 c8 00 	sts	0x00C8, r24
    2ce2:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2ce6:	08 95       	ret

00002ce8 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2cf0:	01 97       	sbiw	r24, 0x01	; 1
    2cf2:	d1 f7       	brne	.-12     	; 0x2ce8 <halWait>

} // halWait
    2cf4:	08 95       	ret

00002cf6 <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2cf6:	0c 94 8c 34 	jmp	0x6918	; 0x6918 <__eerd_byte_m128rfa1>

00002cfa <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2cfa:	0e 94 94 34 	call	0x6928	; 0x6928 <__eewr_byte_m128rfa1>
}
    2cfe:	08 95       	ret

00002d00 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2d00:	ef 92       	push	r14
    2d02:	ff 92       	push	r15
    2d04:	0f 93       	push	r16
    2d06:	1f 93       	push	r17
    2d08:	cf 93       	push	r28
    2d0a:	df 93       	push	r29
    2d0c:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2d0e:	80 e0       	ldi	r24, 0x00	; 0
    2d10:	90 e0       	ldi	r25, 0x00	; 0
    2d12:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d16:	18 2f       	mov	r17, r24
    2d18:	f7 01       	movw	r30, r14
    2d1a:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2d1c:	81 e0       	ldi	r24, 0x01	; 1
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d24:	08 2f       	mov	r16, r24
    2d26:	f7 01       	movw	r30, r14
    2d28:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2d2a:	82 e0       	ldi	r24, 0x02	; 2
    2d2c:	90 e0       	ldi	r25, 0x00	; 0
    2d2e:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d32:	d8 2f       	mov	r29, r24
    2d34:	f7 01       	movw	r30, r14
    2d36:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2d38:	83 e0       	ldi	r24, 0x03	; 3
    2d3a:	90 e0       	ldi	r25, 0x00	; 0
    2d3c:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d40:	c8 2f       	mov	r28, r24
    2d42:	f7 01       	movw	r30, r14
    2d44:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2d46:	84 e0       	ldi	r24, 0x04	; 4
    2d48:	90 e0       	ldi	r25, 0x00	; 0
    2d4a:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d4e:	10 0f       	add	r17, r16
    2d50:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2d52:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2d54:	8c 17       	cp	r24, r28
    2d56:	11 f0       	breq	.+4      	; 0x2d5c <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2d58:	8f ef       	ldi	r24, 0xFF	; 255
    2d5a:	01 c0       	rjmp	.+2      	; 0x2d5e <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2d5c:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2d5e:	df 91       	pop	r29
    2d60:	cf 91       	pop	r28
    2d62:	1f 91       	pop	r17
    2d64:	0f 91       	pop	r16
    2d66:	ff 90       	pop	r15
    2d68:	ef 90       	pop	r14
    2d6a:	08 95       	ret

00002d6c <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2d6c:	cf 93       	push	r28
    2d6e:	df 93       	push	r29
    2d70:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2d72:	85 e0       	ldi	r24, 0x05	; 5
    2d74:	90 e0       	ldi	r25, 0x00	; 0
    2d76:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2d7a:	88 83       	st	Y, r24
return NRK_OK;
}
    2d7c:	81 e0       	ldi	r24, 0x01	; 1
    2d7e:	df 91       	pop	r29
    2d80:	cf 91       	pop	r28
    2d82:	08 95       	ret

00002d84 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2d84:	fc 01       	movw	r30, r24
    2d86:	60 81       	ld	r22, Z
    2d88:	86 e0       	ldi	r24, 0x06	; 6
    2d8a:	90 e0       	ldi	r25, 0x00	; 0
    2d8c:	0e 94 94 34 	call	0x6928	; 0x6928 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2d90:	81 e0       	ldi	r24, 0x01	; 1
    2d92:	08 95       	ret

00002d94 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2d94:	cf 93       	push	r28
    2d96:	df 93       	push	r29
    2d98:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2d9a:	86 e0       	ldi	r24, 0x06	; 6
    2d9c:	90 e0       	ldi	r25, 0x00	; 0
    2d9e:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2da2:	88 83       	st	Y, r24
  return NRK_OK;
}
    2da4:	81 e0       	ldi	r24, 0x01	; 1
    2da6:	df 91       	pop	r29
    2da8:	cf 91       	pop	r28
    2daa:	08 95       	ret

00002dac <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2dac:	0f 93       	push	r16
    2dae:	1f 93       	push	r17
    2db0:	cf 93       	push	r28
    2db2:	df 93       	push	r29
    2db4:	8c 01       	movw	r16, r24
    2db6:	c0 e0       	ldi	r28, 0x00	; 0
    2db8:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2dba:	ce 01       	movw	r24, r28
    2dbc:	08 96       	adiw	r24, 0x08	; 8
    2dbe:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2dc2:	f8 01       	movw	r30, r16
    2dc4:	81 93       	st	Z+, r24
    2dc6:	8f 01       	movw	r16, r30
    2dc8:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2dca:	c0 31       	cpi	r28, 0x10	; 16
    2dcc:	d1 05       	cpc	r29, r1
    2dce:	a9 f7       	brne	.-22     	; 0x2dba <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2dd0:	81 e0       	ldi	r24, 0x01	; 1
    2dd2:	df 91       	pop	r29
    2dd4:	cf 91       	pop	r28
    2dd6:	1f 91       	pop	r17
    2dd8:	0f 91       	pop	r16
    2dda:	08 95       	ret

00002ddc <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2ddc:	0f 93       	push	r16
    2dde:	1f 93       	push	r17
    2de0:	cf 93       	push	r28
    2de2:	df 93       	push	r29
    2de4:	8c 01       	movw	r16, r24
    2de6:	c0 e0       	ldi	r28, 0x00	; 0
    2de8:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2dea:	f8 01       	movw	r30, r16
    2dec:	61 91       	ld	r22, Z+
    2dee:	8f 01       	movw	r16, r30
    2df0:	ce 01       	movw	r24, r28
    2df2:	08 96       	adiw	r24, 0x08	; 8
    2df4:	0e 94 94 34 	call	0x6928	; 0x6928 <__eewr_byte_m128rfa1>
    2df8:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2dfa:	c0 31       	cpi	r28, 0x10	; 16
    2dfc:	d1 05       	cpc	r29, r1
    2dfe:	a9 f7       	brne	.-22     	; 0x2dea <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2e00:	81 e0       	ldi	r24, 0x01	; 1
    2e02:	df 91       	pop	r29
    2e04:	cf 91       	pop	r28
    2e06:	1f 91       	pop	r17
    2e08:	0f 91       	pop	r16
    2e0a:	08 95       	ret

00002e0c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2e0c:	cf 93       	push	r28
    2e0e:	df 93       	push	r29
    2e10:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2e12:	87 e0       	ldi	r24, 0x07	; 7
    2e14:	90 e0       	ldi	r25, 0x00	; 0
    2e16:	0e 94 8c 34 	call	0x6918	; 0x6918 <__eerd_byte_m128rfa1>
    2e1a:	88 83       	st	Y, r24
  return NRK_OK;
}
    2e1c:	81 e0       	ldi	r24, 0x01	; 1
    2e1e:	df 91       	pop	r29
    2e20:	cf 91       	pop	r28
    2e22:	08 95       	ret

00002e24 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2e24:	fc 01       	movw	r30, r24
    2e26:	60 81       	ld	r22, Z
    2e28:	87 e0       	ldi	r24, 0x07	; 7
    2e2a:	90 e0       	ldi	r25, 0x00	; 0
    2e2c:	0e 94 94 34 	call	0x6928	; 0x6928 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2e30:	81 e0       	ldi	r24, 0x01	; 1
    2e32:	08 95       	ret

00002e34 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2e34:	f8 94       	cli
    2e36:	08 95       	ret

00002e38 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2e38:	78 94       	sei
    2e3a:	08 95       	ret

00002e3c <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2e3c:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
while(1);
    2e40:	ff cf       	rjmp	.-2      	; 0x2e40 <nrk_halt+0x4>

00002e42 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2e42:	cf 93       	push	r28
    2e44:	df 93       	push	r29
    2e46:	cd b7       	in	r28, 0x3d	; 61
    2e48:	de b7       	in	r29, 0x3e	; 62
    2e4a:	a3 97       	sbiw	r28, 0x23	; 35
    2e4c:	0f b6       	in	r0, 0x3f	; 63
    2e4e:	f8 94       	cli
    2e50:	de bf       	out	0x3e, r29	; 62
    2e52:	0f be       	out	0x3f, r0	; 63
    2e54:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2e56:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <nrk_signal_create>
    2e5a:	80 93 88 0b 	sts	0x0B88, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2e5e:	8f 3f       	cpi	r24, 0xFF	; 255
    2e60:	21 f4       	brne	.+8      	; 0x2e6a <nrk_init+0x28>
    2e62:	60 e0       	ldi	r22, 0x00	; 0
    2e64:	8e e0       	ldi	r24, 0x0E	; 14
    2e66:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2e6a:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2e6e:	80 ff       	sbrs	r24, 0
    2e70:	04 c0       	rjmp	.+8      	; 0x2e7a <nrk_init+0x38>
    2e72:	60 e0       	ldi	r22, 0x00	; 0
    2e74:	86 e0       	ldi	r24, 0x06	; 6
    2e76:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2e7a:	0e 94 ff 2f 	call	0x5ffe	; 0x5ffe <nrk_watchdog_check>
    2e7e:	8f 3f       	cpi	r24, 0xFF	; 255
    2e80:	31 f4       	brne	.+12     	; 0x2e8e <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2e82:	0e 94 e2 2f 	call	0x5fc4	; 0x5fc4 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2e86:	60 e0       	ldi	r22, 0x00	; 0
    2e88:	80 e1       	ldi	r24, 0x10	; 16
    2e8a:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2e8e:	0e 94 f0 2f 	call	0x5fe0	; 0x5fe0 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2e92:	10 92 8b 0b 	sts	0x0B8B, r1
    nrk_cur_task_TCB = NULL;
    2e96:	10 92 99 0b 	sts	0x0B99, r1
    2e9a:	10 92 98 0b 	sts	0x0B98, r1
    
    nrk_high_ready_TCB = NULL;
    2e9e:	10 92 8a 0b 	sts	0x0B8A, r1
    2ea2:	10 92 89 0b 	sts	0x0B89, r1
    nrk_high_ready_prio = 0; 
    2ea6:	10 92 9a 0b 	sts	0x0B9A, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2eaa:	0e 94 c4 18 	call	0x3188	; 0x3188 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2eae:	10 92 97 0b 	sts	0x0B97, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2eb2:	8f ef       	ldi	r24, 0xFF	; 255
    2eb4:	80 93 84 0b 	sts	0x0B84, r24
    nrk_sem_list[i].value=-1;
    2eb8:	80 93 86 0b 	sts	0x0B86, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2ebc:	80 93 85 0b 	sts	0x0B85, r24
    2ec0:	80 e0       	ldi	r24, 0x00	; 0
    2ec2:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ec4:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    2ec6:	2f ef       	ldi	r18, 0xFF	; 255
    2ec8:	fc 01       	movw	r30, r24
    2eca:	e5 55       	subi	r30, 0x55	; 85
    2ecc:	f5 4f       	sbci	r31, 0xF5	; 245
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ece:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    2ed0:	20 87       	std	Z+8, r18	; 0x08
    2ed2:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2ed4:	87 3d       	cpi	r24, 0xD7	; 215
    2ed6:	91 05       	cpc	r25, r1
    2ed8:	b9 f7       	brne	.-18     	; 0x2ec8 <nrk_init+0x86>
    2eda:	e4 ed       	ldi	r30, 0xD4	; 212
    2edc:	fb e0       	ldi	r31, 0x0B	; 11
    2ede:	cf 01       	movw	r24, r30
    2ee0:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2ee2:	94 83       	std	Z+4, r25	; 0x04
    2ee4:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ee6:	f7 83       	std	Z+7, r31	; 0x07
    2ee8:	e6 83       	std	Z+6, r30	; 0x06
    2eea:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2eec:	8b e0       	ldi	r24, 0x0B	; 11
    2eee:	ed 3e       	cpi	r30, 0xED	; 237
    2ef0:	f8 07       	cpc	r31, r24
    2ef2:	a9 f7       	brne	.-22     	; 0x2ede <nrk_init+0x9c>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2ef4:	10 92 d6 0b 	sts	0x0BD6, r1
    2ef8:	10 92 d5 0b 	sts	0x0BD5, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2efc:	10 92 f1 0b 	sts	0x0BF1, r1
    2f00:	10 92 f0 0b 	sts	0x0BF0, r1
	_head_node = NULL;
    2f04:	10 92 8e 0b 	sts	0x0B8E, r1
    2f08:	10 92 8d 0b 	sts	0x0B8D, r1
	_free_node = &_nrk_readyQ[0];
    2f0c:	84 ed       	ldi	r24, 0xD4	; 212
    2f0e:	9b e0       	ldi	r25, 0x0B	; 11
    2f10:	90 93 aa 0a 	sts	0x0AAA, r25
    2f14:	80 93 a9 0a 	sts	0x0AA9, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2f18:	65 e0       	ldi	r22, 0x05	; 5
    2f1a:	78 e2       	ldi	r23, 0x28	; 40
    2f1c:	ce 01       	movw	r24, r28
    2f1e:	01 96       	adiw	r24, 0x01	; 1
    2f20:	0e 94 20 30 	call	0x6040	; 0x6040 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2f24:	40 e8       	ldi	r20, 0x80	; 128
    2f26:	50 e0       	ldi	r21, 0x00	; 0
    2f28:	68 ed       	ldi	r22, 0xD8	; 216
    2f2a:	79 e0       	ldi	r23, 0x09	; 9
    2f2c:	ce 01       	movw	r24, r28
    2f2e:	01 96       	adiw	r24, 0x01	; 1
    2f30:	0e 94 24 30 	call	0x6048	; 0x6048 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2f34:	85 e5       	ldi	r24, 0x55	; 85
    2f36:	80 93 d8 09 	sts	0x09D8, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2f3a:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2f3c:	1c 86       	std	Y+12, r1	; 0x0c
    2f3e:	1d 86       	std	Y+13, r1	; 0x0d
    2f40:	1e 86       	std	Y+14, r1	; 0x0e
    2f42:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2f44:	18 8a       	std	Y+16, r1	; 0x10
    2f46:	19 8a       	std	Y+17, r1	; 0x11
    2f48:	1a 8a       	std	Y+18, r1	; 0x12
    2f4a:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2f4c:	1c 8a       	std	Y+20, r1	; 0x14
    2f4e:	1d 8a       	std	Y+21, r1	; 0x15
    2f50:	1e 8a       	std	Y+22, r1	; 0x16
    2f52:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2f54:	18 8e       	std	Y+24, r1	; 0x18
    2f56:	19 8e       	std	Y+25, r1	; 0x19
    2f58:	1a 8e       	std	Y+26, r1	; 0x1a
    2f5a:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2f5c:	1c 8e       	std	Y+28, r1	; 0x1c
    2f5e:	1d 8e       	std	Y+29, r1	; 0x1d
    2f60:	1e 8e       	std	Y+30, r1	; 0x1e
    2f62:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2f64:	18 a2       	std	Y+32, r1	; 0x20
    2f66:	19 a2       	std	Y+33, r1	; 0x21
    2f68:	1a a2       	std	Y+34, r1	; 0x22
    2f6a:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2f6c:	81 e0       	ldi	r24, 0x01	; 1
    2f6e:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2f70:	92 e0       	ldi	r25, 0x02	; 2
    2f72:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2f74:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2f76:	ce 01       	movw	r24, r28
    2f78:	01 96       	adiw	r24, 0x01	; 1
    2f7a:	0e 94 3a 23 	call	0x4674	; 0x4674 <nrk_activate_task>
	
}
    2f7e:	a3 96       	adiw	r28, 0x23	; 35
    2f80:	0f b6       	in	r0, 0x3f	; 63
    2f82:	f8 94       	cli
    2f84:	de bf       	out	0x3e, r29	; 62
    2f86:	0f be       	out	0x3f, r0	; 63
    2f88:	cd bf       	out	0x3d, r28	; 61
    2f8a:	df 91       	pop	r29
    2f8c:	cf 91       	pop	r28
    2f8e:	08 95       	ret

00002f90 <nrk_start>:




void nrk_start (void)
{
    2f90:	03 eb       	ldi	r16, 0xB3	; 179
    2f92:	1a e0       	ldi	r17, 0x0A	; 10
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2f94:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2f96:	f8 01       	movw	r30, r16
    2f98:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2f9a:	ff ef       	ldi	r31, 0xFF	; 255
    2f9c:	df 12       	cpse	r13, r31
    2f9e:	22 c0       	rjmp	.+68     	; 0x2fe4 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fa0:	cf 5f       	subi	r28, 0xFF	; 255
    2fa2:	05 5d       	subi	r16, 0xD5	; 213
    2fa4:	1f 4f       	sbci	r17, 0xFF	; 255
    2fa6:	c5 30       	cpi	r28, 0x05	; 5
    2fa8:	b1 f7       	brne	.-20     	; 0x2f96 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2faa:	0e 94 29 22 	call	0x4452	; 0x4452 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2fae:	2b e2       	ldi	r18, 0x2B	; 43
    2fb0:	82 02       	muls	r24, r18
    2fb2:	c0 01       	movw	r24, r0
    2fb4:	11 24       	eor	r1, r1
    2fb6:	fc 01       	movw	r30, r24
    2fb8:	e5 55       	subi	r30, 0x55	; 85
    2fba:	f5 4f       	sbci	r31, 0xF5	; 245
    2fbc:	82 85       	ldd	r24, Z+10	; 0x0a
    2fbe:	80 93 9a 0b 	sts	0x0B9A, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2fc2:	f0 93 99 0b 	sts	0x0B99, r31
    2fc6:	e0 93 98 0b 	sts	0x0B98, r30
    2fca:	f0 93 8a 0b 	sts	0x0B8A, r31
    2fce:	e0 93 89 0b 	sts	0x0B89, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2fd2:	80 93 8b 0b 	sts	0x0B8B, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2fd6:	0e 94 96 30 	call	0x612c	; 0x612c <nrk_target_start>
    nrk_stack_pointer_init(); 
    2fda:	0e 94 80 30 	call	0x6100	; 0x6100 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2fde:	0e 94 9a 30 	call	0x6134	; 0x6134 <nrk_start_high_ready_task>
    2fe2:	16 c0       	rjmp	.+44     	; 0x3010 <nrk_start+0x80>
    2fe4:	83 eb       	ldi	r24, 0xB3	; 179
    2fe6:	e8 2e       	mov	r14, r24
    2fe8:	8a e0       	ldi	r24, 0x0A	; 10
    2fea:	f8 2e       	mov	r15, r24
    2fec:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2fee:	cd 17       	cp	r28, r29
    2ff0:	41 f0       	breq	.+16     	; 0x3002 <nrk_start+0x72>
    2ff2:	f7 01       	movw	r30, r14
    2ff4:	80 81       	ld	r24, Z
    2ff6:	d8 12       	cpse	r13, r24
    2ff8:	04 c0       	rjmp	.+8      	; 0x3002 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2ffa:	6d 2d       	mov	r22, r13
    2ffc:	85 e0       	ldi	r24, 0x05	; 5
    2ffe:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    3002:	df 5f       	subi	r29, 0xFF	; 255
    3004:	fb e2       	ldi	r31, 0x2B	; 43
    3006:	ef 0e       	add	r14, r31
    3008:	f1 1c       	adc	r15, r1
    300a:	d5 30       	cpi	r29, 0x05	; 5
    300c:	81 f7       	brne	.-32     	; 0x2fee <nrk_start+0x5e>
    300e:	c8 cf       	rjmp	.-112    	; 0x2fa0 <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    3010:	ff cf       	rjmp	.-2      	; 0x3010 <nrk_start+0x80>

00003012 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    3012:	cf 92       	push	r12
    3014:	df 92       	push	r13
    3016:	ef 92       	push	r14
    3018:	ff 92       	push	r15
    301a:	0f 93       	push	r16
    301c:	1f 93       	push	r17
    301e:	cf 93       	push	r28
    3020:	df 93       	push	r29
    3022:	ec 01       	movw	r28, r24
    3024:	8b 01       	movw	r16, r22
    3026:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    3028:	89 85       	ldd	r24, Y+9	; 0x09
    302a:	82 30       	cpi	r24, 0x02	; 2
    302c:	21 f0       	breq	.+8      	; 0x3036 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    302e:	80 91 87 0b 	lds	r24, 0x0B87
    3032:	88 83       	st	Y, r24
    3034:	01 c0       	rjmp	.+2      	; 0x3038 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    3036:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    3038:	80 91 87 0b 	lds	r24, 0x0B87
    303c:	85 30       	cpi	r24, 0x05	; 5
    303e:	20 f0       	brcs	.+8      	; 0x3048 <nrk_TCB_init+0x36>
    3040:	60 e0       	ldi	r22, 0x00	; 0
    3042:	87 e0       	ldi	r24, 0x07	; 7
    3044:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    3048:	89 85       	ldd	r24, Y+9	; 0x09
    304a:	82 30       	cpi	r24, 0x02	; 2
    304c:	29 f0       	breq	.+10     	; 0x3058 <nrk_TCB_init+0x46>
    304e:	80 91 87 0b 	lds	r24, 0x0B87
    3052:	8f 5f       	subi	r24, 0xFF	; 255
    3054:	80 93 87 0b 	sts	0x0B87, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    3058:	80 91 87 0b 	lds	r24, 0x0B87
    305c:	81 11       	cpse	r24, r1
    305e:	03 c0       	rjmp	.+6      	; 0x3066 <nrk_TCB_init+0x54>
    3060:	81 e0       	ldi	r24, 0x01	; 1
    3062:	80 93 87 0b 	sts	0x0B87, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    3066:	38 81       	ld	r19, Y
    3068:	2b e2       	ldi	r18, 0x2B	; 43
    306a:	32 03       	mulsu	r19, r18
    306c:	f0 01       	movw	r30, r0
    306e:	11 24       	eor	r1, r1
    3070:	e5 55       	subi	r30, 0x55	; 85
    3072:	f5 4f       	sbci	r31, 0xF5	; 245
    3074:	11 83       	std	Z+1, r17	; 0x01
    3076:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    3078:	88 85       	ldd	r24, Y+8	; 0x08
    307a:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    307c:	38 81       	ld	r19, Y
    307e:	32 03       	mulsu	r19, r18
    3080:	f0 01       	movw	r30, r0
    3082:	11 24       	eor	r1, r1
    3084:	e5 55       	subi	r30, 0x55	; 85
    3086:	f5 4f       	sbci	r31, 0xF5	; 245
    3088:	83 e0       	ldi	r24, 0x03	; 3
    308a:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    308c:	38 81       	ld	r19, Y
    308e:	32 03       	mulsu	r19, r18
    3090:	f0 01       	movw	r30, r0
    3092:	11 24       	eor	r1, r1
    3094:	e5 55       	subi	r30, 0x55	; 85
    3096:	f5 4f       	sbci	r31, 0xF5	; 245
    3098:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    309a:	08 81       	ld	r16, Y
    309c:	02 03       	mulsu	r16, r18
    309e:	80 01       	movw	r16, r0
    30a0:	11 24       	eor	r1, r1
    30a2:	05 55       	subi	r16, 0x55	; 85
    30a4:	15 4f       	sbci	r17, 0xF5	; 245
    30a6:	f8 01       	movw	r30, r16
    30a8:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    30aa:	ce 01       	movw	r24, r28
    30ac:	0b 96       	adiw	r24, 0x0b	; 11
    30ae:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <_nrk_time_to_ticks_long>
    30b2:	f8 01       	movw	r30, r16
    30b4:	61 a3       	std	Z+33, r22	; 0x21
    30b6:	72 a3       	std	Z+34, r23	; 0x22
    30b8:	83 a3       	std	Z+35, r24	; 0x23
    30ba:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    30bc:	8b 85       	ldd	r24, Y+11	; 0x0b
    30be:	9c 85       	ldd	r25, Y+12	; 0x0c
    30c0:	ad 85       	ldd	r26, Y+13	; 0x0d
    30c2:	be 85       	ldd	r27, Y+14	; 0x0e
    30c4:	88 33       	cpi	r24, 0x38	; 56
    30c6:	99 48       	sbci	r25, 0x89	; 137
    30c8:	a1 44       	sbci	r26, 0x41	; 65
    30ca:	b1 05       	cpc	r27, r1
    30cc:	20 f0       	brcs	.+8      	; 0x30d6 <nrk_TCB_init+0xc4>
    30ce:	68 81       	ld	r22, Y
    30d0:	86 e1       	ldi	r24, 0x16	; 22
    30d2:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    30d6:	c8 80       	ld	r12, Y
    30d8:	dd 24       	eor	r13, r13
    30da:	c7 fc       	sbrc	r12, 7
    30dc:	d0 94       	com	r13
    30de:	ce 01       	movw	r24, r28
    30e0:	4b 96       	adiw	r24, 0x1b	; 27
    30e2:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <_nrk_time_to_ticks_long>
    30e6:	1b e2       	ldi	r17, 0x2B	; 43
    30e8:	1c 9d       	mul	r17, r12
    30ea:	f0 01       	movw	r30, r0
    30ec:	1d 9d       	mul	r17, r13
    30ee:	f0 0d       	add	r31, r0
    30f0:	11 24       	eor	r1, r1
    30f2:	e5 55       	subi	r30, 0x55	; 85
    30f4:	f5 4f       	sbci	r31, 0xF5	; 245
    30f6:	65 8b       	std	Z+21, r22	; 0x15
    30f8:	76 8b       	std	Z+22, r23	; 0x16
    30fa:	87 8b       	std	Z+23, r24	; 0x17
    30fc:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    30fe:	28 81       	ld	r18, Y
    3100:	21 03       	mulsu	r18, r17
    3102:	c0 01       	movw	r24, r0
    3104:	11 24       	eor	r1, r1
    3106:	9c 01       	movw	r18, r24
    3108:	25 55       	subi	r18, 0x55	; 85
    310a:	35 4f       	sbci	r19, 0xF5	; 245
    310c:	69 01       	movw	r12, r18
    310e:	f9 01       	movw	r30, r18
    3110:	45 89       	ldd	r20, Z+21	; 0x15
    3112:	56 89       	ldd	r21, Z+22	; 0x16
    3114:	67 89       	ldd	r22, Z+23	; 0x17
    3116:	70 8d       	ldd	r23, Z+24	; 0x18
    3118:	81 a1       	ldd	r24, Z+33	; 0x21
    311a:	92 a1       	ldd	r25, Z+34	; 0x22
    311c:	a3 a1       	ldd	r26, Z+35	; 0x23
    311e:	b4 a1       	ldd	r27, Z+36	; 0x24
    3120:	84 0f       	add	r24, r20
    3122:	95 1f       	adc	r25, r21
    3124:	a6 1f       	adc	r26, r22
    3126:	b7 1f       	adc	r27, r23
    3128:	81 8f       	std	Z+25, r24	; 0x19
    312a:	92 8f       	std	Z+26, r25	; 0x1a
    312c:	a3 8f       	std	Z+27, r26	; 0x1b
    312e:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    3130:	ce 01       	movw	r24, r28
    3132:	43 96       	adiw	r24, 0x13	; 19
    3134:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <_nrk_time_to_ticks_long>
    3138:	f6 01       	movw	r30, r12
    313a:	65 a3       	std	Z+37, r22	; 0x25
    313c:	76 a3       	std	Z+38, r23	; 0x26
    313e:	87 a3       	std	Z+39, r24	; 0x27
    3140:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    3142:	28 81       	ld	r18, Y
    3144:	21 03       	mulsu	r18, r17
    3146:	f0 01       	movw	r30, r0
    3148:	11 24       	eor	r1, r1
    314a:	e5 55       	subi	r30, 0x55	; 85
    314c:	f5 4f       	sbci	r31, 0xF5	; 245
    314e:	85 a1       	ldd	r24, Z+37	; 0x25
    3150:	96 a1       	ldd	r25, Z+38	; 0x26
    3152:	a7 a1       	ldd	r26, Z+39	; 0x27
    3154:	b0 a5       	ldd	r27, Z+40	; 0x28
    3156:	85 8f       	std	Z+29, r24	; 0x1d
    3158:	96 8f       	std	Z+30, r25	; 0x1e
    315a:	a7 8f       	std	Z+31, r26	; 0x1f
    315c:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    315e:	81 e0       	ldi	r24, 0x01	; 1
    3160:	90 e0       	ldi	r25, 0x00	; 0
    3162:	92 a7       	std	Z+42, r25	; 0x2a
    3164:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    3166:	f3 82       	std	Z+3, r15	; 0x03
    3168:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    316a:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    316c:	df 91       	pop	r29
    316e:	cf 91       	pop	r28
    3170:	1f 91       	pop	r17
    3172:	0f 91       	pop	r16
    3174:	ff 90       	pop	r15
    3176:	ef 90       	pop	r14
    3178:	df 90       	pop	r13
    317a:	cf 90       	pop	r12
    317c:	08 95       	ret

0000317e <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    317e:	0c 94 1f 28 	jmp	0x503e	; 0x503e <_nrk_scheduler>

00003182 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    3182:	85 e6       	ldi	r24, 0x65	; 101
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	08 95       	ret

00003188 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    3188:	10 92 e4 06 	sts	0x06E4, r1
    318c:	10 92 e5 06 	sts	0x06E5, r1
    3190:	10 92 e6 06 	sts	0x06E6, r1
    3194:	10 92 e7 06 	sts	0x06E7, r1
    _nrk_stats_sleep_time.nano_secs=0;
    3198:	10 92 e8 06 	sts	0x06E8, r1
    319c:	10 92 e9 06 	sts	0x06E9, r1
    31a0:	10 92 ea 06 	sts	0x06EA, r1
    31a4:	10 92 eb 06 	sts	0x06EB, r1
    31a8:	ee e2       	ldi	r30, 0x2E	; 46
    31aa:	f9 e0       	ldi	r31, 0x09	; 9
    31ac:	80 e0       	ldi	r24, 0x00	; 0
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    31b0:	10 82       	st	Z, r1
    31b2:	11 82       	std	Z+1, r1	; 0x01
    31b4:	12 82       	std	Z+2, r1	; 0x02
    31b6:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    31b8:	10 86       	std	Z+8, r1	; 0x08
    31ba:	11 86       	std	Z+9, r1	; 0x09
    31bc:	12 86       	std	Z+10, r1	; 0x0a
    31be:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    31c0:	14 82       	std	Z+4, r1	; 0x04
    31c2:	15 82       	std	Z+5, r1	; 0x05
    31c4:	16 82       	std	Z+6, r1	; 0x06
    31c6:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    31c8:	14 86       	std	Z+12, r1	; 0x0c
    31ca:	15 86       	std	Z+13, r1	; 0x0d
    31cc:	16 86       	std	Z+14, r1	; 0x0e
    31ce:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    31d0:	10 8a       	std	Z+16, r1	; 0x10
    31d2:	11 8a       	std	Z+17, r1	; 0x11
    31d4:	12 8a       	std	Z+18, r1	; 0x12
    31d6:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    31d8:	10 8e       	std	Z+24, r1	; 0x18
    31da:	11 8e       	std	Z+25, r1	; 0x19
    31dc:	12 8e       	std	Z+26, r1	; 0x1a
    31de:	13 8e       	std	Z+27, r1	; 0x1b
    31e0:	dc 01       	movw	r26, r24
    31e2:	a2 5d       	subi	r26, 0xD2	; 210
    31e4:	b6 4f       	sbci	r27, 0xF6	; 246
        cur_task_stats[i].violations=0;
    31e6:	5c 96       	adiw	r26, 0x1c	; 28
    31e8:	1c 92       	st	X, r1
    31ea:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    31ec:	5d 96       	adiw	r26, 0x1d	; 29
    31ee:	1c 92       	st	X, r1
    31f0:	7e 96       	adiw	r30, 0x1e	; 30
    31f2:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    31f4:	86 39       	cpi	r24, 0x96	; 150
    31f6:	91 05       	cpc	r25, r1
    31f8:	d9 f6       	brne	.-74     	; 0x31b0 <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    31fa:	08 95       	ret

000031fc <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    31fc:	0f 93       	push	r16
    31fe:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3200:	e4 ee       	ldi	r30, 0xE4	; 228
    3202:	f6 e0       	ldi	r31, 0x06	; 6
    3204:	a8 2f       	mov	r26, r24
    3206:	b0 e0       	ldi	r27, 0x00	; 0
    3208:	23 eb       	ldi	r18, 0xB3	; 179
    320a:	36 ee       	ldi	r19, 0xE6	; 230
    320c:	4e e0       	ldi	r20, 0x0E	; 14
    320e:	50 e0       	ldi	r21, 0x00	; 0
    3210:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    3214:	04 81       	ldd	r16, Z+4	; 0x04
    3216:	15 81       	ldd	r17, Z+5	; 0x05
    3218:	26 81       	ldd	r18, Z+6	; 0x06
    321a:	37 81       	ldd	r19, Z+7	; 0x07
    321c:	dc 01       	movw	r26, r24
    321e:	cb 01       	movw	r24, r22
    3220:	80 0f       	add	r24, r16
    3222:	91 1f       	adc	r25, r17
    3224:	a2 1f       	adc	r26, r18
    3226:	b3 1f       	adc	r27, r19
    3228:	84 83       	std	Z+4, r24	; 0x04
    322a:	95 83       	std	Z+5, r25	; 0x05
    322c:	a6 83       	std	Z+6, r26	; 0x06
    322e:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3230:	cf 01       	movw	r24, r30
}
    3232:	1f 91       	pop	r17
    3234:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3236:	0c 94 64 26 	jmp	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>

0000323a <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    323a:	e4 ee       	ldi	r30, 0xE4	; 228
    323c:	f6 e0       	ldi	r31, 0x06	; 6
    323e:	40 81       	ld	r20, Z
    3240:	51 81       	ldd	r21, Z+1	; 0x01
    3242:	62 81       	ldd	r22, Z+2	; 0x02
    3244:	73 81       	ldd	r23, Z+3	; 0x03
    3246:	dc 01       	movw	r26, r24
    3248:	4d 93       	st	X+, r20
    324a:	5d 93       	st	X+, r21
    324c:	6d 93       	st	X+, r22
    324e:	7c 93       	st	X, r23
    3250:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    3252:	44 81       	ldd	r20, Z+4	; 0x04
    3254:	55 81       	ldd	r21, Z+5	; 0x05
    3256:	66 81       	ldd	r22, Z+6	; 0x06
    3258:	77 81       	ldd	r23, Z+7	; 0x07
    325a:	fc 01       	movw	r30, r24
    325c:	44 83       	std	Z+4, r20	; 0x04
    325e:	55 83       	std	Z+5, r21	; 0x05
    3260:	66 83       	std	Z+6, r22	; 0x06
    3262:	77 83       	std	Z+7, r23	; 0x07
    3264:	08 95       	ret

00003266 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3266:	2e e1       	ldi	r18, 0x1E	; 30
    3268:	82 9f       	mul	r24, r18
    326a:	c0 01       	movw	r24, r0
    326c:	11 24       	eor	r1, r1
    326e:	fc 01       	movw	r30, r24
    3270:	e2 5d       	subi	r30, 0xD2	; 210
    3272:	f6 4f       	sbci	r31, 0xF6	; 246
    3274:	85 8d       	ldd	r24, Z+29	; 0x1d
    3276:	81 30       	cpi	r24, 0x01	; 1
    3278:	39 f0       	breq	.+14     	; 0x3288 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    327a:	84 8d       	ldd	r24, Z+28	; 0x1c
    327c:	8f 5f       	subi	r24, 0xFF	; 255
    327e:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    3280:	8f 3f       	cpi	r24, 0xFF	; 255
    3282:	11 f4       	brne	.+4      	; 0x3288 <_nrk_stats_add_violation+0x22>
    3284:	81 e0       	ldi	r24, 0x01	; 1
    3286:	85 8f       	std	Z+29, r24	; 0x1d
    3288:	08 95       	ret

0000328a <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    328a:	2e e1       	ldi	r18, 0x1E	; 30
    328c:	82 9f       	mul	r24, r18
    328e:	c0 01       	movw	r24, r0
    3290:	11 24       	eor	r1, r1
    3292:	fc 01       	movw	r30, r24
    3294:	e2 5d       	subi	r30, 0xD2	; 210
    3296:	f6 4f       	sbci	r31, 0xF6	; 246
    3298:	85 8d       	ldd	r24, Z+29	; 0x1d
    329a:	81 30       	cpi	r24, 0x01	; 1
    329c:	b1 f0       	breq	.+44     	; 0x32ca <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    329e:	14 8a       	std	Z+20, r1	; 0x14
    32a0:	15 8a       	std	Z+21, r1	; 0x15
    32a2:	16 8a       	std	Z+22, r1	; 0x16
    32a4:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    32a6:	80 89       	ldd	r24, Z+16	; 0x10
    32a8:	91 89       	ldd	r25, Z+17	; 0x11
    32aa:	a2 89       	ldd	r26, Z+18	; 0x12
    32ac:	b3 89       	ldd	r27, Z+19	; 0x13
    32ae:	01 96       	adiw	r24, 0x01	; 1
    32b0:	a1 1d       	adc	r26, r1
    32b2:	b1 1d       	adc	r27, r1
    32b4:	80 8b       	std	Z+16, r24	; 0x10
    32b6:	91 8b       	std	Z+17, r25	; 0x11
    32b8:	a2 8b       	std	Z+18, r26	; 0x12
    32ba:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    32bc:	8e 3f       	cpi	r24, 0xFE	; 254
    32be:	9f 4f       	sbci	r25, 0xFF	; 255
    32c0:	af 4f       	sbci	r26, 0xFF	; 255
    32c2:	bf 4f       	sbci	r27, 0xFF	; 255
    32c4:	11 f4       	brne	.+4      	; 0x32ca <_nrk_stats_task_start+0x40>
    32c6:	81 e0       	ldi	r24, 0x01	; 1
    32c8:	85 8f       	std	Z+29, r24	; 0x1d
    32ca:	08 95       	ret

000032cc <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    32cc:	0f 93       	push	r16
    32ce:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    32d0:	2e e1       	ldi	r18, 0x1E	; 30
    32d2:	82 9f       	mul	r24, r18
    32d4:	c0 01       	movw	r24, r0
    32d6:	11 24       	eor	r1, r1
    32d8:	fc 01       	movw	r30, r24
    32da:	e2 5d       	subi	r30, 0xD2	; 210
    32dc:	f6 4f       	sbci	r31, 0xF6	; 246
    32de:	85 8d       	ldd	r24, Z+29	; 0x1d
    32e0:	81 30       	cpi	r24, 0x01	; 1
    32e2:	71 f1       	breq	.+92     	; 0x3340 <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    32e4:	80 8d       	ldd	r24, Z+24	; 0x18
    32e6:	91 8d       	ldd	r25, Z+25	; 0x19
    32e8:	a2 8d       	ldd	r26, Z+26	; 0x1a
    32ea:	b3 8d       	ldd	r27, Z+27	; 0x1b
    32ec:	01 96       	adiw	r24, 0x01	; 1
    32ee:	a1 1d       	adc	r26, r1
    32f0:	b1 1d       	adc	r27, r1
    32f2:	80 8f       	std	Z+24, r24	; 0x18
    32f4:	91 8f       	std	Z+25, r25	; 0x19
    32f6:	a2 8f       	std	Z+26, r26	; 0x1a
    32f8:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    32fa:	46 2f       	mov	r20, r22
    32fc:	50 e0       	ldi	r21, 0x00	; 0
    32fe:	60 e0       	ldi	r22, 0x00	; 0
    3300:	70 e0       	ldi	r23, 0x00	; 0
    3302:	04 89       	ldd	r16, Z+20	; 0x14
    3304:	15 89       	ldd	r17, Z+21	; 0x15
    3306:	26 89       	ldd	r18, Z+22	; 0x16
    3308:	37 89       	ldd	r19, Z+23	; 0x17
    330a:	04 0f       	add	r16, r20
    330c:	15 1f       	adc	r17, r21
    330e:	26 1f       	adc	r18, r22
    3310:	37 1f       	adc	r19, r23
    3312:	04 8b       	std	Z+20, r16	; 0x14
    3314:	15 8b       	std	Z+21, r17	; 0x15
    3316:	26 8b       	std	Z+22, r18	; 0x16
    3318:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    331a:	00 81       	ld	r16, Z
    331c:	11 81       	ldd	r17, Z+1	; 0x01
    331e:	22 81       	ldd	r18, Z+2	; 0x02
    3320:	33 81       	ldd	r19, Z+3	; 0x03
    3322:	40 0f       	add	r20, r16
    3324:	51 1f       	adc	r21, r17
    3326:	62 1f       	adc	r22, r18
    3328:	73 1f       	adc	r23, r19
    332a:	40 83       	st	Z, r20
    332c:	51 83       	std	Z+1, r21	; 0x01
    332e:	62 83       	std	Z+2, r22	; 0x02
    3330:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3332:	8e 3f       	cpi	r24, 0xFE	; 254
    3334:	9f 4f       	sbci	r25, 0xFF	; 255
    3336:	af 4f       	sbci	r26, 0xFF	; 255
    3338:	bf 4f       	sbci	r27, 0xFF	; 255
    333a:	11 f4       	brne	.+4      	; 0x3340 <_nrk_stats_task_preempted+0x74>
    333c:	81 e0       	ldi	r24, 0x01	; 1
    333e:	85 8f       	std	Z+29, r24	; 0x1d
}
    3340:	1f 91       	pop	r17
    3342:	0f 91       	pop	r16
    3344:	08 95       	ret

00003346 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3346:	cf 92       	push	r12
    3348:	df 92       	push	r13
    334a:	ef 92       	push	r14
    334c:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    334e:	28 2f       	mov	r18, r24
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	9e e1       	ldi	r25, 0x1E	; 30
    3354:	89 9f       	mul	r24, r25
    3356:	f0 01       	movw	r30, r0
    3358:	11 24       	eor	r1, r1
    335a:	e2 5d       	subi	r30, 0xD2	; 210
    335c:	f6 4f       	sbci	r31, 0xF6	; 246
    335e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3360:	81 30       	cpi	r24, 0x01	; 1
    3362:	09 f4       	brne	.+2      	; 0x3366 <_nrk_stats_task_suspend+0x20>
    3364:	4b c0       	rjmp	.+150    	; 0x33fc <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3366:	46 2f       	mov	r20, r22
    3368:	50 e0       	ldi	r21, 0x00	; 0
    336a:	60 e0       	ldi	r22, 0x00	; 0
    336c:	70 e0       	ldi	r23, 0x00	; 0
    336e:	84 89       	ldd	r24, Z+20	; 0x14
    3370:	95 89       	ldd	r25, Z+21	; 0x15
    3372:	a6 89       	ldd	r26, Z+22	; 0x16
    3374:	b7 89       	ldd	r27, Z+23	; 0x17
    3376:	84 0f       	add	r24, r20
    3378:	95 1f       	adc	r25, r21
    337a:	a6 1f       	adc	r26, r22
    337c:	b7 1f       	adc	r27, r23
    337e:	84 87       	std	Z+12, r24	; 0x0c
    3380:	95 87       	std	Z+13, r25	; 0x0d
    3382:	a6 87       	std	Z+14, r26	; 0x0e
    3384:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3386:	c0 80       	ld	r12, Z
    3388:	d1 80       	ldd	r13, Z+1	; 0x01
    338a:	e2 80       	ldd	r14, Z+2	; 0x02
    338c:	f3 80       	ldd	r15, Z+3	; 0x03
    338e:	4c 0d       	add	r20, r12
    3390:	5d 1d       	adc	r21, r13
    3392:	6e 1d       	adc	r22, r14
    3394:	7f 1d       	adc	r23, r15
    3396:	40 83       	st	Z, r20
    3398:	51 83       	std	Z+1, r21	; 0x01
    339a:	62 83       	std	Z+2, r22	; 0x02
    339c:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    339e:	44 81       	ldd	r20, Z+4	; 0x04
    33a0:	55 81       	ldd	r21, Z+5	; 0x05
    33a2:	66 81       	ldd	r22, Z+6	; 0x06
    33a4:	77 81       	ldd	r23, Z+7	; 0x07
    33a6:	41 15       	cp	r20, r1
    33a8:	51 05       	cpc	r21, r1
    33aa:	61 05       	cpc	r22, r1
    33ac:	71 05       	cpc	r23, r1
    33ae:	29 f0       	breq	.+10     	; 0x33ba <_nrk_stats_task_suspend+0x74>
    33b0:	84 17       	cp	r24, r20
    33b2:	95 07       	cpc	r25, r21
    33b4:	a6 07       	cpc	r26, r22
    33b6:	b7 07       	cpc	r27, r23
    33b8:	60 f4       	brcc	.+24     	; 0x33d2 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    33ba:	4e e1       	ldi	r20, 0x1E	; 30
    33bc:	42 9f       	mul	r20, r18
    33be:	f0 01       	movw	r30, r0
    33c0:	43 9f       	mul	r20, r19
    33c2:	f0 0d       	add	r31, r0
    33c4:	11 24       	eor	r1, r1
    33c6:	e2 5d       	subi	r30, 0xD2	; 210
    33c8:	f6 4f       	sbci	r31, 0xF6	; 246
    33ca:	84 83       	std	Z+4, r24	; 0x04
    33cc:	95 83       	std	Z+5, r25	; 0x05
    33ce:	a6 83       	std	Z+6, r26	; 0x06
    33d0:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    33d2:	4e e1       	ldi	r20, 0x1E	; 30
    33d4:	42 9f       	mul	r20, r18
    33d6:	f0 01       	movw	r30, r0
    33d8:	43 9f       	mul	r20, r19
    33da:	f0 0d       	add	r31, r0
    33dc:	11 24       	eor	r1, r1
    33de:	e2 5d       	subi	r30, 0xD2	; 210
    33e0:	f6 4f       	sbci	r31, 0xF6	; 246
    33e2:	40 85       	ldd	r20, Z+8	; 0x08
    33e4:	51 85       	ldd	r21, Z+9	; 0x09
    33e6:	62 85       	ldd	r22, Z+10	; 0x0a
    33e8:	73 85       	ldd	r23, Z+11	; 0x0b
    33ea:	48 17       	cp	r20, r24
    33ec:	59 07       	cpc	r21, r25
    33ee:	6a 07       	cpc	r22, r26
    33f0:	7b 07       	cpc	r23, r27
    33f2:	20 f4       	brcc	.+8      	; 0x33fc <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    33f4:	80 87       	std	Z+8, r24	; 0x08
    33f6:	91 87       	std	Z+9, r25	; 0x09
    33f8:	a2 87       	std	Z+10, r26	; 0x0a
    33fa:	b3 87       	std	Z+11, r27	; 0x0b

}
    33fc:	ff 90       	pop	r15
    33fe:	ef 90       	pop	r14
    3400:	df 90       	pop	r13
    3402:	cf 90       	pop	r12
    3404:	08 95       	ret

00003406 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3406:	8f 92       	push	r8
    3408:	9f 92       	push	r9
    340a:	af 92       	push	r10
    340c:	bf 92       	push	r11
    340e:	cf 92       	push	r12
    3410:	df 92       	push	r13
    3412:	ef 92       	push	r14
    3414:	ff 92       	push	r15
    3416:	0f 93       	push	r16
    3418:	1f 93       	push	r17
    341a:	cf 93       	push	r28
    341c:	df 93       	push	r29
    341e:	cd b7       	in	r28, 0x3d	; 61
    3420:	de b7       	in	r29, 0x3e	; 62
    3422:	28 97       	sbiw	r28, 0x08	; 8
    3424:	0f b6       	in	r0, 0x3f	; 63
    3426:	f8 94       	cli
    3428:	de bf       	out	0x3e, r29	; 62
    342a:	0f be       	out	0x3f, r0	; 63
    342c:	cd bf       	out	0x3d, r28	; 61
    342e:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    3430:	8c ea       	ldi	r24, 0xAC	; 172
    3432:	93 e0       	ldi	r25, 0x03	; 3
    3434:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    printf( "%d",pid );
    3438:	a1 2e       	mov	r10, r17
    343a:	b1 2c       	mov	r11, r1
    343c:	1f 92       	push	r1
    343e:	1f 93       	push	r17
    3440:	81 e5       	ldi	r24, 0x51	; 81
    3442:	93 e0       	ldi	r25, 0x03	; 3
    3444:	9f 93       	push	r25
    3446:	8f 93       	push	r24
    3448:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    344c:	0f 90       	pop	r0
    344e:	0f 90       	pop	r0
    3450:	0f 90       	pop	r0
    3452:	0f 90       	pop	r0
    3454:	11 11       	cpse	r17, r1
    3456:	52 c0       	rjmp	.+164    	; 0x34fc <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3458:	81 e9       	ldi	r24, 0x91	; 145
    345a:	93 e0       	ldi	r25, 0x03	; 3
    345c:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
        nrk_time_get(&t);
    3460:	ce 01       	movw	r24, r28
    3462:	01 96       	adiw	r24, 0x01	; 1
    3464:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3468:	6d 81       	ldd	r22, Y+5	; 0x05
    346a:	7e 81       	ldd	r23, Y+6	; 0x06
    346c:	8f 81       	ldd	r24, Y+7	; 0x07
    346e:	98 85       	ldd	r25, Y+8	; 0x08
    3470:	e0 e4       	ldi	r30, 0x40	; 64
    3472:	ce 2e       	mov	r12, r30
    3474:	e2 e4       	ldi	r30, 0x42	; 66
    3476:	de 2e       	mov	r13, r30
    3478:	ef e0       	ldi	r30, 0x0F	; 15
    347a:	ee 2e       	mov	r14, r30
    347c:	f1 2c       	mov	r15, r1
    347e:	a7 01       	movw	r20, r14
    3480:	96 01       	movw	r18, r12
    3482:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    3486:	5f 93       	push	r21
    3488:	4f 93       	push	r20
    348a:	3f 93       	push	r19
    348c:	2f 93       	push	r18
    348e:	8c 81       	ldd	r24, Y+4	; 0x04
    3490:	8f 93       	push	r24
    3492:	8b 81       	ldd	r24, Y+3	; 0x03
    3494:	8f 93       	push	r24
    3496:	8a 81       	ldd	r24, Y+2	; 0x02
    3498:	8f 93       	push	r24
    349a:	89 81       	ldd	r24, Y+1	; 0x01
    349c:	8f 93       	push	r24
    349e:	04 e5       	ldi	r16, 0x54	; 84
    34a0:	13 e0       	ldi	r17, 0x03	; 3
    34a2:	1f 93       	push	r17
    34a4:	0f 93       	push	r16
    34a6:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    34aa:	80 e7       	ldi	r24, 0x70	; 112
    34ac:	93 e0       	ldi	r25, 0x03	; 3
    34ae:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    34b2:	60 91 e8 06 	lds	r22, 0x06E8
    34b6:	70 91 e9 06 	lds	r23, 0x06E9
    34ba:	80 91 ea 06 	lds	r24, 0x06EA
    34be:	90 91 eb 06 	lds	r25, 0x06EB
    34c2:	a7 01       	movw	r20, r14
    34c4:	96 01       	movw	r18, r12
    34c6:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    34ca:	5f 93       	push	r21
    34cc:	4f 93       	push	r20
    34ce:	3f 93       	push	r19
    34d0:	2f 93       	push	r18
    34d2:	80 91 e7 06 	lds	r24, 0x06E7
    34d6:	8f 93       	push	r24
    34d8:	80 91 e6 06 	lds	r24, 0x06E6
    34dc:	8f 93       	push	r24
    34de:	80 91 e5 06 	lds	r24, 0x06E5
    34e2:	8f 93       	push	r24
    34e4:	80 91 e4 06 	lds	r24, 0x06E4
    34e8:	8f 93       	push	r24
    34ea:	1f 93       	push	r17
    34ec:	0f 93       	push	r16
    34ee:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    34f2:	0f b6       	in	r0, 0x3f	; 63
    34f4:	f8 94       	cli
    34f6:	de bf       	out	0x3e, r29	; 62
    34f8:	0f be       	out	0x3f, r0	; 63
    34fa:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    34fc:	8f e5       	ldi	r24, 0x5F	; 95
    34fe:	93 e0       	ldi	r25, 0x03	; 3
    3500:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3504:	8e e1       	ldi	r24, 0x1E	; 30
    3506:	8a 9d       	mul	r24, r10
    3508:	80 01       	movw	r16, r0
    350a:	8b 9d       	mul	r24, r11
    350c:	10 0d       	add	r17, r0
    350e:	11 24       	eor	r1, r1
    3510:	02 5d       	subi	r16, 0xD2	; 210
    3512:	16 4f       	sbci	r17, 0xF6	; 246
    3514:	f8 01       	movw	r30, r16
    3516:	60 81       	ld	r22, Z
    3518:	71 81       	ldd	r23, Z+1	; 0x01
    351a:	82 81       	ldd	r24, Z+2	; 0x02
    351c:	93 81       	ldd	r25, Z+3	; 0x03
    351e:	0e 94 60 27 	call	0x4ec0	; 0x4ec0 <_nrk_ticks_to_time>
    3522:	29 83       	std	Y+1, r18	; 0x01
    3524:	3a 83       	std	Y+2, r19	; 0x02
    3526:	4b 83       	std	Y+3, r20	; 0x03
    3528:	5c 83       	std	Y+4, r21	; 0x04
    352a:	6d 83       	std	Y+5, r22	; 0x05
    352c:	7e 83       	std	Y+6, r23	; 0x06
    352e:	8f 83       	std	Y+7, r24	; 0x07
    3530:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3532:	6d 81       	ldd	r22, Y+5	; 0x05
    3534:	7e 81       	ldd	r23, Y+6	; 0x06
    3536:	8f 81       	ldd	r24, Y+7	; 0x07
    3538:	98 85       	ldd	r25, Y+8	; 0x08
    353a:	20 e4       	ldi	r18, 0x40	; 64
    353c:	82 2e       	mov	r8, r18
    353e:	22 e4       	ldi	r18, 0x42	; 66
    3540:	92 2e       	mov	r9, r18
    3542:	2f e0       	ldi	r18, 0x0F	; 15
    3544:	a2 2e       	mov	r10, r18
    3546:	b1 2c       	mov	r11, r1
    3548:	a5 01       	movw	r20, r10
    354a:	94 01       	movw	r18, r8
    354c:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    3550:	5f 93       	push	r21
    3552:	4f 93       	push	r20
    3554:	3f 93       	push	r19
    3556:	2f 93       	push	r18
    3558:	8c 81       	ldd	r24, Y+4	; 0x04
    355a:	8f 93       	push	r24
    355c:	8b 81       	ldd	r24, Y+3	; 0x03
    355e:	8f 93       	push	r24
    3560:	8a 81       	ldd	r24, Y+2	; 0x02
    3562:	8f 93       	push	r24
    3564:	89 81       	ldd	r24, Y+1	; 0x01
    3566:	8f 93       	push	r24
    3568:	34 e5       	ldi	r19, 0x54	; 84
    356a:	e3 2e       	mov	r14, r19
    356c:	33 e0       	ldi	r19, 0x03	; 3
    356e:	f3 2e       	mov	r15, r19
    3570:	ff 92       	push	r15
    3572:	ef 92       	push	r14
    3574:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3578:	84 e4       	ldi	r24, 0x44	; 68
    357a:	93 e0       	ldi	r25, 0x03	; 3
    357c:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    3580:	f8 01       	movw	r30, r16
    3582:	64 81       	ldd	r22, Z+4	; 0x04
    3584:	75 81       	ldd	r23, Z+5	; 0x05
    3586:	86 81       	ldd	r24, Z+6	; 0x06
    3588:	97 81       	ldd	r25, Z+7	; 0x07
    358a:	0e 94 60 27 	call	0x4ec0	; 0x4ec0 <_nrk_ticks_to_time>
    358e:	29 83       	std	Y+1, r18	; 0x01
    3590:	3a 83       	std	Y+2, r19	; 0x02
    3592:	4b 83       	std	Y+3, r20	; 0x03
    3594:	5c 83       	std	Y+4, r21	; 0x04
    3596:	6d 83       	std	Y+5, r22	; 0x05
    3598:	7e 83       	std	Y+6, r23	; 0x06
    359a:	8f 83       	std	Y+7, r24	; 0x07
    359c:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    359e:	6d 81       	ldd	r22, Y+5	; 0x05
    35a0:	7e 81       	ldd	r23, Y+6	; 0x06
    35a2:	8f 81       	ldd	r24, Y+7	; 0x07
    35a4:	98 85       	ldd	r25, Y+8	; 0x08
    35a6:	a5 01       	movw	r20, r10
    35a8:	94 01       	movw	r18, r8
    35aa:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    35ae:	5f 93       	push	r21
    35b0:	4f 93       	push	r20
    35b2:	3f 93       	push	r19
    35b4:	2f 93       	push	r18
    35b6:	8c 81       	ldd	r24, Y+4	; 0x04
    35b8:	8f 93       	push	r24
    35ba:	8b 81       	ldd	r24, Y+3	; 0x03
    35bc:	8f 93       	push	r24
    35be:	8a 81       	ldd	r24, Y+2	; 0x02
    35c0:	8f 93       	push	r24
    35c2:	89 81       	ldd	r24, Y+1	; 0x01
    35c4:	8f 93       	push	r24
    35c6:	44 e6       	ldi	r20, 0x64	; 100
    35c8:	c4 2e       	mov	r12, r20
    35ca:	43 e0       	ldi	r20, 0x03	; 3
    35cc:	d4 2e       	mov	r13, r20
    35ce:	df 92       	push	r13
    35d0:	cf 92       	push	r12
    35d2:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    35d6:	f8 01       	movw	r30, r16
    35d8:	64 85       	ldd	r22, Z+12	; 0x0c
    35da:	75 85       	ldd	r23, Z+13	; 0x0d
    35dc:	86 85       	ldd	r24, Z+14	; 0x0e
    35de:	97 85       	ldd	r25, Z+15	; 0x0f
    35e0:	0e 94 60 27 	call	0x4ec0	; 0x4ec0 <_nrk_ticks_to_time>
    35e4:	29 83       	std	Y+1, r18	; 0x01
    35e6:	3a 83       	std	Y+2, r19	; 0x02
    35e8:	4b 83       	std	Y+3, r20	; 0x03
    35ea:	5c 83       	std	Y+4, r21	; 0x04
    35ec:	6d 83       	std	Y+5, r22	; 0x05
    35ee:	7e 83       	std	Y+6, r23	; 0x06
    35f0:	8f 83       	std	Y+7, r24	; 0x07
    35f2:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    35f4:	6d 81       	ldd	r22, Y+5	; 0x05
    35f6:	7e 81       	ldd	r23, Y+6	; 0x06
    35f8:	8f 81       	ldd	r24, Y+7	; 0x07
    35fa:	98 85       	ldd	r25, Y+8	; 0x08
    35fc:	a5 01       	movw	r20, r10
    35fe:	94 01       	movw	r18, r8
    3600:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    3604:	5f 93       	push	r21
    3606:	4f 93       	push	r20
    3608:	3f 93       	push	r19
    360a:	2f 93       	push	r18
    360c:	8c 81       	ldd	r24, Y+4	; 0x04
    360e:	8f 93       	push	r24
    3610:	8b 81       	ldd	r24, Y+3	; 0x03
    3612:	8f 93       	push	r24
    3614:	8a 81       	ldd	r24, Y+2	; 0x02
    3616:	8f 93       	push	r24
    3618:	89 81       	ldd	r24, Y+1	; 0x01
    361a:	8f 93       	push	r24
    361c:	df 92       	push	r13
    361e:	cf 92       	push	r12
    3620:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3624:	f8 01       	movw	r30, r16
    3626:	60 85       	ldd	r22, Z+8	; 0x08
    3628:	71 85       	ldd	r23, Z+9	; 0x09
    362a:	82 85       	ldd	r24, Z+10	; 0x0a
    362c:	93 85       	ldd	r25, Z+11	; 0x0b
    362e:	0e 94 60 27 	call	0x4ec0	; 0x4ec0 <_nrk_ticks_to_time>
    3632:	29 83       	std	Y+1, r18	; 0x01
    3634:	3a 83       	std	Y+2, r19	; 0x02
    3636:	4b 83       	std	Y+3, r20	; 0x03
    3638:	5c 83       	std	Y+4, r21	; 0x04
    363a:	6d 83       	std	Y+5, r22	; 0x05
    363c:	7e 83       	std	Y+6, r23	; 0x06
    363e:	8f 83       	std	Y+7, r24	; 0x07
    3640:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3642:	6d 81       	ldd	r22, Y+5	; 0x05
    3644:	7e 81       	ldd	r23, Y+6	; 0x06
    3646:	8f 81       	ldd	r24, Y+7	; 0x07
    3648:	98 85       	ldd	r25, Y+8	; 0x08
    364a:	a5 01       	movw	r20, r10
    364c:	94 01       	movw	r18, r8
    364e:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    3652:	5f 93       	push	r21
    3654:	4f 93       	push	r20
    3656:	3f 93       	push	r19
    3658:	2f 93       	push	r18
    365a:	8c 81       	ldd	r24, Y+4	; 0x04
    365c:	8f 93       	push	r24
    365e:	8b 81       	ldd	r24, Y+3	; 0x03
    3660:	8f 93       	push	r24
    3662:	8a 81       	ldd	r24, Y+2	; 0x02
    3664:	8f 93       	push	r24
    3666:	89 81       	ldd	r24, Y+1	; 0x01
    3668:	8f 93       	push	r24
    366a:	ff 92       	push	r15
    366c:	ef 92       	push	r14
    366e:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    3672:	0f b6       	in	r0, 0x3f	; 63
    3674:	f8 94       	cli
    3676:	de bf       	out	0x3e, r29	; 62
    3678:	0f be       	out	0x3f, r0	; 63
    367a:	cd bf       	out	0x3d, r28	; 61
    367c:	84 e3       	ldi	r24, 0x34	; 52
    367e:	93 e0       	ldi	r25, 0x03	; 3
    3680:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3684:	f8 01       	movw	r30, r16
    3686:	70 96       	adiw	r30, 0x10	; 16
    3688:	83 81       	ldd	r24, Z+3	; 0x03
    368a:	8f 93       	push	r24
    368c:	82 81       	ldd	r24, Z+2	; 0x02
    368e:	8f 93       	push	r24
    3690:	81 81       	ldd	r24, Z+1	; 0x01
    3692:	8f 93       	push	r24
    3694:	f8 01       	movw	r30, r16
    3696:	80 89       	ldd	r24, Z+16	; 0x10
    3698:	8f 93       	push	r24
    369a:	56 e7       	ldi	r21, 0x76	; 118
    369c:	e5 2e       	mov	r14, r21
    369e:	53 e0       	ldi	r21, 0x03	; 3
    36a0:	f5 2e       	mov	r15, r21
    36a2:	ff 92       	push	r15
    36a4:	ef 92       	push	r14
    36a6:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    36aa:	81 e2       	ldi	r24, 0x21	; 33
    36ac:	93 e0       	ldi	r25, 0x03	; 3
    36ae:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    36b2:	f8 01       	movw	r30, r16
    36b4:	78 96       	adiw	r30, 0x18	; 24
    36b6:	83 81       	ldd	r24, Z+3	; 0x03
    36b8:	8f 93       	push	r24
    36ba:	82 81       	ldd	r24, Z+2	; 0x02
    36bc:	8f 93       	push	r24
    36be:	81 81       	ldd	r24, Z+1	; 0x01
    36c0:	8f 93       	push	r24
    36c2:	f8 01       	movw	r30, r16
    36c4:	80 8d       	ldd	r24, Z+24	; 0x18
    36c6:	8f 93       	push	r24
    36c8:	ff 92       	push	r15
    36ca:	ef 92       	push	r14
    36cc:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    36d0:	88 e0       	ldi	r24, 0x08	; 8
    36d2:	93 e0       	ldi	r25, 0x03	; 3
    36d4:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    36d8:	f8 01       	movw	r30, r16
    36da:	84 8d       	ldd	r24, Z+28	; 0x1c
    36dc:	1f 92       	push	r1
    36de:	8f 93       	push	r24
    36e0:	6a e7       	ldi	r22, 0x7A	; 122
    36e2:	e6 2e       	mov	r14, r22
    36e4:	63 e0       	ldi	r22, 0x03	; 3
    36e6:	f6 2e       	mov	r15, r22
    36e8:	ff 92       	push	r15
    36ea:	ef 92       	push	r14
    36ec:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    36f0:	8b ee       	ldi	r24, 0xEB	; 235
    36f2:	92 e0       	ldi	r25, 0x02	; 2
    36f4:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    36f8:	f8 01       	movw	r30, r16
    36fa:	85 8d       	ldd	r24, Z+29	; 0x1d
    36fc:	1f 92       	push	r1
    36fe:	8f 93       	push	r24
    3700:	ff 92       	push	r15
    3702:	ef 92       	push	r14
    3704:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3708:	88 ee       	ldi	r24, 0xE8	; 232
    370a:	92 e0       	ldi	r25, 0x02	; 2
    370c:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
    3710:	0f b6       	in	r0, 0x3f	; 63
    3712:	f8 94       	cli
    3714:	de bf       	out	0x3e, r29	; 62
    3716:	0f be       	out	0x3f, r0	; 63
    3718:	cd bf       	out	0x3d, r28	; 61

}
    371a:	28 96       	adiw	r28, 0x08	; 8
    371c:	0f b6       	in	r0, 0x3f	; 63
    371e:	f8 94       	cli
    3720:	de bf       	out	0x3e, r29	; 62
    3722:	0f be       	out	0x3f, r0	; 63
    3724:	cd bf       	out	0x3d, r28	; 61
    3726:	df 91       	pop	r29
    3728:	cf 91       	pop	r28
    372a:	1f 91       	pop	r17
    372c:	0f 91       	pop	r16
    372e:	ff 90       	pop	r15
    3730:	ef 90       	pop	r14
    3732:	df 90       	pop	r13
    3734:	cf 90       	pop	r12
    3736:	bf 90       	pop	r11
    3738:	af 90       	pop	r10
    373a:	9f 90       	pop	r9
    373c:	8f 90       	pop	r8
    373e:	08 95       	ret

00003740 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    3740:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3742:	8b ec       	ldi	r24, 0xCB	; 203
    3744:	92 e0       	ldi	r25, 0x02	; 2
    3746:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    374a:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    374c:	8c 2f       	mov	r24, r28
    374e:	0e 94 03 1a 	call	0x3406	; 0x3406 <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3752:	cf 5f       	subi	r28, 0xFF	; 255
    3754:	c5 30       	cpi	r28, 0x05	; 5
    3756:	d1 f7       	brne	.-12     	; 0x374c <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    3758:	cf 91       	pop	r28
    375a:	08 95       	ret

0000375c <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    375c:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    375e:	85 30       	cpi	r24, 0x05	; 5
    3760:	08 f0       	brcs	.+2      	; 0x3764 <nrk_stats_get+0x8>
    3762:	54 c0       	rjmp	.+168    	; 0x380c <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3764:	9e e1       	ldi	r25, 0x1E	; 30
    3766:	89 9f       	mul	r24, r25
    3768:	f0 01       	movw	r30, r0
    376a:	11 24       	eor	r1, r1
    376c:	e2 5d       	subi	r30, 0xD2	; 210
    376e:	f6 4f       	sbci	r31, 0xF6	; 246
    3770:	40 81       	ld	r20, Z
    3772:	51 81       	ldd	r21, Z+1	; 0x01
    3774:	62 81       	ldd	r22, Z+2	; 0x02
    3776:	73 81       	ldd	r23, Z+3	; 0x03
    3778:	4d 93       	st	X+, r20
    377a:	5d 93       	st	X+, r21
    377c:	6d 93       	st	X+, r22
    377e:	7c 93       	st	X, r23
    3780:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    3782:	44 81       	ldd	r20, Z+4	; 0x04
    3784:	55 81       	ldd	r21, Z+5	; 0x05
    3786:	66 81       	ldd	r22, Z+6	; 0x06
    3788:	77 81       	ldd	r23, Z+7	; 0x07
    378a:	14 96       	adiw	r26, 0x04	; 4
    378c:	4d 93       	st	X+, r20
    378e:	5d 93       	st	X+, r21
    3790:	6d 93       	st	X+, r22
    3792:	7c 93       	st	X, r23
    3794:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3796:	40 85       	ldd	r20, Z+8	; 0x08
    3798:	51 85       	ldd	r21, Z+9	; 0x09
    379a:	62 85       	ldd	r22, Z+10	; 0x0a
    379c:	73 85       	ldd	r23, Z+11	; 0x0b
    379e:	18 96       	adiw	r26, 0x08	; 8
    37a0:	4d 93       	st	X+, r20
    37a2:	5d 93       	st	X+, r21
    37a4:	6d 93       	st	X+, r22
    37a6:	7c 93       	st	X, r23
    37a8:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    37aa:	44 85       	ldd	r20, Z+12	; 0x0c
    37ac:	55 85       	ldd	r21, Z+13	; 0x0d
    37ae:	66 85       	ldd	r22, Z+14	; 0x0e
    37b0:	77 85       	ldd	r23, Z+15	; 0x0f
    37b2:	1c 96       	adiw	r26, 0x0c	; 12
    37b4:	4d 93       	st	X+, r20
    37b6:	5d 93       	st	X+, r21
    37b8:	6d 93       	st	X+, r22
    37ba:	7c 93       	st	X, r23
    37bc:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    37be:	40 89       	ldd	r20, Z+16	; 0x10
    37c0:	51 89       	ldd	r21, Z+17	; 0x11
    37c2:	62 89       	ldd	r22, Z+18	; 0x12
    37c4:	73 89       	ldd	r23, Z+19	; 0x13
    37c6:	50 96       	adiw	r26, 0x10	; 16
    37c8:	4d 93       	st	X+, r20
    37ca:	5d 93       	st	X+, r21
    37cc:	6d 93       	st	X+, r22
    37ce:	7c 93       	st	X, r23
    37d0:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    37d2:	44 89       	ldd	r20, Z+20	; 0x14
    37d4:	55 89       	ldd	r21, Z+21	; 0x15
    37d6:	66 89       	ldd	r22, Z+22	; 0x16
    37d8:	77 89       	ldd	r23, Z+23	; 0x17
    37da:	54 96       	adiw	r26, 0x14	; 20
    37dc:	4d 93       	st	X+, r20
    37de:	5d 93       	st	X+, r21
    37e0:	6d 93       	st	X+, r22
    37e2:	7c 93       	st	X, r23
    37e4:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    37e6:	40 8d       	ldd	r20, Z+24	; 0x18
    37e8:	51 8d       	ldd	r21, Z+25	; 0x19
    37ea:	62 8d       	ldd	r22, Z+26	; 0x1a
    37ec:	73 8d       	ldd	r23, Z+27	; 0x1b
    37ee:	58 96       	adiw	r26, 0x18	; 24
    37f0:	4d 93       	st	X+, r20
    37f2:	5d 93       	st	X+, r21
    37f4:	6d 93       	st	X+, r22
    37f6:	7c 93       	st	X, r23
    37f8:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    37fa:	84 8d       	ldd	r24, Z+28	; 0x1c
    37fc:	5c 96       	adiw	r26, 0x1c	; 28
    37fe:	8c 93       	st	X, r24
    3800:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3802:	85 8d       	ldd	r24, Z+29	; 0x1d
    3804:	5d 96       	adiw	r26, 0x1d	; 29
    3806:	8c 93       	st	X, r24

    return NRK_OK;
    3808:	81 e0       	ldi	r24, 0x01	; 1
    380a:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    380c:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    380e:	08 95       	ret

00003810 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3810:	e0 91 98 0b 	lds	r30, 0x0B98
    3814:	f0 91 99 0b 	lds	r31, 0x0B99
    3818:	84 87       	std	Z+12, r24	; 0x0c
    381a:	08 95       	ret

0000381c <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    381c:	e0 91 98 0b 	lds	r30, 0x0B98
    3820:	f0 91 99 0b 	lds	r31, 0x0B99
}
    3824:	84 85       	ldd	r24, Z+12	; 0x0c
    3826:	08 95       	ret

00003828 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3828:	cf 93       	push	r28
    382a:	df 93       	push	r29
    382c:	d8 2f       	mov	r29, r24
    382e:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3830:	80 e0       	ldi	r24, 0x00	; 0
    3832:	92 e0       	ldi	r25, 0x02	; 2
    3834:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <nrk_eeprom_read_byte>
    error_cnt++;
    3838:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    383a:	8f 3f       	cpi	r24, 0xFF	; 255
    383c:	19 f0       	breq	.+6      	; 0x3844 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    383e:	80 93 14 06 	sts	0x0614, r24
    3842:	02 c0       	rjmp	.+4      	; 0x3848 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    3844:	10 92 14 06 	sts	0x0614, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3848:	20 91 14 06 	lds	r18, 0x0614
    384c:	36 e0       	ldi	r19, 0x06	; 6
    384e:	23 9f       	mul	r18, r19
    3850:	c0 01       	movw	r24, r0
    3852:	11 24       	eor	r1, r1
    3854:	6d 2f       	mov	r22, r29
    3856:	8f 5f       	subi	r24, 0xFF	; 255
    3858:	9d 4f       	sbci	r25, 0xFD	; 253
    385a:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    385e:	80 91 14 06 	lds	r24, 0x0614
    3862:	46 e0       	ldi	r20, 0x06	; 6
    3864:	84 9f       	mul	r24, r20
    3866:	c0 01       	movw	r24, r0
    3868:	11 24       	eor	r1, r1
    386a:	6c 2f       	mov	r22, r28
    386c:	8e 5f       	subi	r24, 0xFE	; 254
    386e:	9d 4f       	sbci	r25, 0xFD	; 253
    3870:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3874:	20 91 14 06 	lds	r18, 0x0614
    3878:	40 91 8f 0b 	lds	r20, 0x0B8F
    387c:	50 91 90 0b 	lds	r21, 0x0B90
    3880:	60 91 91 0b 	lds	r22, 0x0B91
    3884:	70 91 92 0b 	lds	r23, 0x0B92
    3888:	67 2f       	mov	r22, r23
    388a:	77 27       	eor	r23, r23
    388c:	88 27       	eor	r24, r24
    388e:	99 27       	eor	r25, r25
    3890:	46 e0       	ldi	r20, 0x06	; 6
    3892:	24 9f       	mul	r18, r20
    3894:	90 01       	movw	r18, r0
    3896:	11 24       	eor	r1, r1
    3898:	c9 01       	movw	r24, r18
    389a:	8d 5f       	subi	r24, 0xFD	; 253
    389c:	9d 4f       	sbci	r25, 0xFD	; 253
    389e:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    38a2:	20 91 14 06 	lds	r18, 0x0614
    38a6:	40 91 8f 0b 	lds	r20, 0x0B8F
    38aa:	50 91 90 0b 	lds	r21, 0x0B90
    38ae:	60 91 91 0b 	lds	r22, 0x0B91
    38b2:	70 91 92 0b 	lds	r23, 0x0B92
    38b6:	88 27       	eor	r24, r24
    38b8:	99 27       	eor	r25, r25
    38ba:	46 e0       	ldi	r20, 0x06	; 6
    38bc:	24 9f       	mul	r18, r20
    38be:	90 01       	movw	r18, r0
    38c0:	11 24       	eor	r1, r1
    38c2:	c9 01       	movw	r24, r18
    38c4:	8c 5f       	subi	r24, 0xFC	; 252
    38c6:	9d 4f       	sbci	r25, 0xFD	; 253
    38c8:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    38cc:	20 91 14 06 	lds	r18, 0x0614
    38d0:	40 91 8f 0b 	lds	r20, 0x0B8F
    38d4:	50 91 90 0b 	lds	r21, 0x0B90
    38d8:	60 91 91 0b 	lds	r22, 0x0B91
    38dc:	70 91 92 0b 	lds	r23, 0x0B92
    38e0:	99 27       	eor	r25, r25
    38e2:	87 2f       	mov	r24, r23
    38e4:	76 2f       	mov	r23, r22
    38e6:	65 2f       	mov	r22, r21
    38e8:	46 e0       	ldi	r20, 0x06	; 6
    38ea:	24 9f       	mul	r18, r20
    38ec:	90 01       	movw	r18, r0
    38ee:	11 24       	eor	r1, r1
    38f0:	c9 01       	movw	r24, r18
    38f2:	8b 5f       	subi	r24, 0xFB	; 251
    38f4:	9d 4f       	sbci	r25, 0xFD	; 253
    38f6:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    38fa:	80 91 14 06 	lds	r24, 0x0614
    38fe:	26 e0       	ldi	r18, 0x06	; 6
    3900:	82 9f       	mul	r24, r18
    3902:	c0 01       	movw	r24, r0
    3904:	11 24       	eor	r1, r1
    3906:	60 91 8f 0b 	lds	r22, 0x0B8F
    390a:	8a 5f       	subi	r24, 0xFA	; 250
    390c:	9d 4f       	sbci	r25, 0xFD	; 253
    390e:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3912:	60 91 14 06 	lds	r22, 0x0614
    3916:	80 e0       	ldi	r24, 0x00	; 0
    3918:	92 e0       	ldi	r25, 0x02	; 2
}
    391a:	df 91       	pop	r29
    391c:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    391e:	0c 94 7d 16 	jmp	0x2cfa	; 0x2cfa <nrk_eeprom_write_byte>

00003922 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3922:	fc 01       	movw	r30, r24
    if (error_num == 0)
    3924:	80 91 c4 09 	lds	r24, 0x09C4
    3928:	88 23       	and	r24, r24
    392a:	31 f0       	breq	.+12     	; 0x3938 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    392c:	db 01       	movw	r26, r22
    392e:	8c 93       	st	X, r24
    *task_id = error_task;
    3930:	80 91 b4 06 	lds	r24, 0x06B4
    3934:	80 83       	st	Z, r24
    return 1;
    3936:	81 e0       	ldi	r24, 0x01	; 1
}
    3938:	08 95       	ret

0000393a <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    393a:	80 91 c4 09 	lds	r24, 0x09C4
    393e:	88 23       	and	r24, r24
    3940:	09 f4       	brne	.+2      	; 0x3944 <nrk_error_print+0xa>
    3942:	83 c0       	rjmp	.+262    	; 0x3a4a <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3944:	83 ee       	ldi	r24, 0xE3	; 227
    3946:	95 e0       	ldi	r25, 0x05	; 5
    3948:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
        printf ("%d", error_task);
    394c:	80 91 b4 06 	lds	r24, 0x06B4
    3950:	1f 92       	push	r1
    3952:	8f 93       	push	r24
    3954:	81 e5       	ldi	r24, 0x51	; 81
    3956:	93 e0       	ldi	r25, 0x03	; 3
    3958:	9f 93       	push	r25
    395a:	8f 93       	push	r24
    395c:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
        nrk_kprintf (PSTR ("): "));
    3960:	8f ed       	ldi	r24, 0xDF	; 223
    3962:	95 e0       	ldi	r25, 0x05	; 5
    3964:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3968:	0f 90       	pop	r0
    396a:	0f 90       	pop	r0
    396c:	0f 90       	pop	r0
    396e:	0f 90       	pop	r0
    3970:	80 91 c4 09 	lds	r24, 0x09C4
    3974:	88 31       	cpi	r24, 0x18	; 24
    3976:	10 f0       	brcs	.+4      	; 0x397c <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    3978:	10 92 c4 09 	sts	0x09C4, r1
        switch (error_num)
    397c:	e0 91 c4 09 	lds	r30, 0x09C4
    3980:	8e 2f       	mov	r24, r30
    3982:	90 e0       	ldi	r25, 0x00	; 0
    3984:	fc 01       	movw	r30, r24
    3986:	31 97       	sbiw	r30, 0x01	; 1
    3988:	e6 31       	cpi	r30, 0x16	; 22
    398a:	f1 05       	cpc	r31, r1
    398c:	08 f0       	brcs	.+2      	; 0x3990 <nrk_error_print+0x56>
    398e:	46 c0       	rjmp	.+140    	; 0x3a1c <nrk_error_print+0xe2>
    3990:	e6 54       	subi	r30, 0x46	; 70
    3992:	ff 4f       	sbci	r31, 0xFF	; 255
    3994:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3998:	83 ea       	ldi	r24, 0xA3	; 163
    399a:	95 e0       	ldi	r25, 0x05	; 5
    399c:	41 c0       	rjmp	.+130    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    399e:	8c e7       	ldi	r24, 0x7C	; 124
    39a0:	95 e0       	ldi	r25, 0x05	; 5
    39a2:	3e c0       	rjmp	.+124    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    39a4:	88 e6       	ldi	r24, 0x68	; 104
    39a6:	95 e0       	ldi	r25, 0x05	; 5
    39a8:	3b c0       	rjmp	.+118    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    39aa:	82 e5       	ldi	r24, 0x52	; 82
    39ac:	95 e0       	ldi	r25, 0x05	; 5
    39ae:	38 c0       	rjmp	.+112    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    39b0:	87 e3       	ldi	r24, 0x37	; 55
    39b2:	95 e0       	ldi	r25, 0x05	; 5
    39b4:	35 c0       	rjmp	.+106    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    39b6:	81 e2       	ldi	r24, 0x21	; 33
    39b8:	95 e0       	ldi	r25, 0x05	; 5
    39ba:	32 c0       	rjmp	.+100    	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    39bc:	89 e0       	ldi	r24, 0x09	; 9
    39be:	95 e0       	ldi	r25, 0x05	; 5
    39c0:	2f c0       	rjmp	.+94     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    39c2:	86 ef       	ldi	r24, 0xF6	; 246
    39c4:	94 e0       	ldi	r25, 0x04	; 4
    39c6:	2c c0       	rjmp	.+88     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    39c8:	83 ee       	ldi	r24, 0xE3	; 227
    39ca:	94 e0       	ldi	r25, 0x04	; 4
    39cc:	29 c0       	rjmp	.+82     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    39ce:	85 ec       	ldi	r24, 0xC5	; 197
    39d0:	94 e0       	ldi	r25, 0x04	; 4
    39d2:	26 c0       	rjmp	.+76     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    39d4:	80 ea       	ldi	r24, 0xA0	; 160
    39d6:	94 e0       	ldi	r25, 0x04	; 4
    39d8:	23 c0       	rjmp	.+70     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    39da:	84 e9       	ldi	r24, 0x94	; 148
    39dc:	94 e0       	ldi	r25, 0x04	; 4
    39de:	20 c0       	rjmp	.+64     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    39e0:	89 e7       	ldi	r24, 0x79	; 121
    39e2:	94 e0       	ldi	r25, 0x04	; 4
    39e4:	1d c0       	rjmp	.+58     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    39e6:	8a e6       	ldi	r24, 0x6A	; 106
    39e8:	94 e0       	ldi	r25, 0x04	; 4
    39ea:	1a c0       	rjmp	.+52     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    39ec:	86 e5       	ldi	r24, 0x56	; 86
    39ee:	94 e0       	ldi	r25, 0x04	; 4
    39f0:	17 c0       	rjmp	.+46     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    39f2:	85 e4       	ldi	r24, 0x45	; 69
    39f4:	94 e0       	ldi	r25, 0x04	; 4
    39f6:	14 c0       	rjmp	.+40     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    39f8:	81 e3       	ldi	r24, 0x31	; 49
    39fa:	94 e0       	ldi	r25, 0x04	; 4
    39fc:	11 c0       	rjmp	.+34     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    39fe:	81 e1       	ldi	r24, 0x11	; 17
    3a00:	94 e0       	ldi	r25, 0x04	; 4
    3a02:	0e c0       	rjmp	.+28     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3a04:	89 ef       	ldi	r24, 0xF9	; 249
    3a06:	93 e0       	ldi	r25, 0x03	; 3
    3a08:	0b c0       	rjmp	.+22     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3a0a:	8e ed       	ldi	r24, 0xDE	; 222
    3a0c:	93 e0       	ldi	r25, 0x03	; 3
    3a0e:	08 c0       	rjmp	.+16     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3a10:	8d ec       	ldi	r24, 0xCD	; 205
    3a12:	93 e0       	ldi	r25, 0x03	; 3
    3a14:	05 c0       	rjmp	.+10     	; 0x3a20 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3a16:	8e eb       	ldi	r24, 0xBE	; 190
    3a18:	93 e0       	ldi	r25, 0x03	; 3
    3a1a:	02 c0       	rjmp	.+4      	; 0x3a20 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3a1c:	87 eb       	ldi	r24, 0xB7	; 183
    3a1e:	93 e0       	ldi	r25, 0x03	; 3
    3a20:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
        }
        putchar ('\r');
    3a24:	60 91 fd 0b 	lds	r22, 0x0BFD
    3a28:	70 91 fe 0b 	lds	r23, 0x0BFE
    3a2c:	8d e0       	ldi	r24, 0x0D	; 13
    3a2e:	90 e0       	ldi	r25, 0x00	; 0
    3a30:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
        putchar ('\n');
    3a34:	60 91 fd 0b 	lds	r22, 0x0BFD
    3a38:	70 91 fe 0b 	lds	r23, 0x0BFE
    3a3c:	8a e0       	ldi	r24, 0x0A	; 10
    3a3e:	90 e0       	ldi	r25, 0x00	; 0
    3a40:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
}


#endif

    return error_num;
    3a44:	80 91 c4 09 	lds	r24, 0x09C4
    3a48:	08 95       	ret




    if (error_num == 0)
        return 0;
    3a4a:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    3a4c:	08 95       	ret

00003a4e <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    3a4e:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    3a50:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    3a54:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    3a56:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    3a58:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    3a5a:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    3a5c:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    3a5e:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    3a60:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    3a62:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    3a64:	10 92 9b 00 	sts	0x009B, r1
    3a68:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    3a6c:	10 92 99 00 	sts	0x0099, r1
    3a70:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    3a74:	10 92 95 00 	sts	0x0095, r1
    3a78:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    3a7c:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    3a80:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3a84:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    3a86:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    3a8a:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    3a8e:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3a92:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    3a96:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    3a9a:	e0 eb       	ldi	r30, 0xB0	; 176
    3a9c:	f0 e0       	ldi	r31, 0x00	; 0
    3a9e:	10 82       	st	Z, r1
        TCCR2A=0;
    3aa0:	10 82       	st	Z, r1
        TIFR2=0;
    3aa2:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    3aa4:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    3aa8:	8f ef       	ldi	r24, 0xFF	; 255
    3aaa:	84 bf       	out	0x34, r24	; 52
    3aac:	08 95       	ret

00003aae <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    3aae:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_watchdog_disable();
    3ab2:	0e 94 e2 2f 	call	0x5fc4	; 0x5fc4 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3ab6:	80 91 c4 09 	lds	r24, 0x09C4
    3aba:	80 31       	cpi	r24, 0x10	; 16
    3abc:	71 f0       	breq	.+28     	; 0x3ada <nrk_error_handle+0x2c>
    3abe:	83 51       	subi	r24, 0x13	; 19
    3ac0:	82 30       	cpi	r24, 0x02	; 2
    3ac2:	58 f0       	brcs	.+22     	; 0x3ada <nrk_error_handle+0x2c>
        {
	    clear_regs();
    3ac4:	0e 94 27 1d 	call	0x3a4e	; 0x3a4e <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    3ac8:	8f ee       	ldi	r24, 0xEF	; 239
    3aca:	95 e0       	ldi	r25, 0x05	; 5
    3acc:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    3ad0:	0e 94 f0 2f 	call	0x5fe0	; 0x5fe0 <nrk_watchdog_enable>
            nrk_int_disable();
    3ad4:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    3ad8:	ff cf       	rjmp	.-2      	; 0x3ad8 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3ada:	10 92 c4 09 	sts	0x09C4, r1
    3ade:	08 95       	ret

00003ae0 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3ae0:	80 93 c4 09 	sts	0x09C4, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3ae4:	e0 91 98 0b 	lds	r30, 0x0B98
    3ae8:	f0 91 99 0b 	lds	r31, 0x0B99
    3aec:	60 85       	ldd	r22, Z+8	; 0x08
    3aee:	60 93 b4 06 	sts	0x06B4, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3af2:	0e 94 14 1c 	call	0x3828	; 0x3828 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3af6:	0e 94 9d 1c 	call	0x393a	; 0x393a <nrk_error_print>
#endif 

nrk_error_handle();
    3afa:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <nrk_error_handle>

00003afe <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    3afe:	80 93 c4 09 	sts	0x09C4, r24
    error_task = task;
    3b02:	60 93 b4 06 	sts	0x06B4, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3b06:	0e 94 14 1c 	call	0x3828	; 0x3828 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3b0a:	0e 94 9d 1c 	call	0x393a	; 0x393a <nrk_error_print>
#endif 

nrk_error_handle();
    3b0e:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <nrk_error_handle>

00003b12 <pause>:
    }

}

void pause()
{
    3b12:	cf 93       	push	r28
    3b14:	df 93       	push	r29
    3b16:	1f 92       	push	r1
    3b18:	cd b7       	in	r28, 0x3d	; 61
    3b1a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b1c:	19 82       	std	Y+1, r1	; 0x01
    3b1e:	89 81       	ldd	r24, Y+1	; 0x01
    3b20:	84 36       	cpi	r24, 0x64	; 100
    3b22:	40 f4       	brcc	.+16     	; 0x3b34 <pause+0x22>
        nrk_spin_wait_us (2000);
    3b24:	80 ed       	ldi	r24, 0xD0	; 208
    3b26:	97 e0       	ldi	r25, 0x07	; 7
    3b28:	0e 94 1e 2c 	call	0x583c	; 0x583c <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b2c:	89 81       	ldd	r24, Y+1	; 0x01
    3b2e:	8f 5f       	subi	r24, 0xFF	; 255
    3b30:	89 83       	std	Y+1, r24	; 0x01
    3b32:	f5 cf       	rjmp	.-22     	; 0x3b1e <pause+0xc>
        nrk_spin_wait_us (2000);
}
    3b34:	0f 90       	pop	r0
    3b36:	df 91       	pop	r29
    3b38:	cf 91       	pop	r28
    3b3a:	08 95       	ret

00003b3c <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3b3c:	81 e0       	ldi	r24, 0x01	; 1
    3b3e:	90 e0       	ldi	r25, 0x00	; 0
    3b40:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
    pause();
    3b44:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
    pause();
    3b48:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
    pause();
    3b4c:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
    nrk_led_clr(GREEN_LED);
    3b50:	81 e0       	ldi	r24, 0x01	; 1
    3b52:	90 e0       	ldi	r25, 0x00	; 0
    3b54:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
    pause();
    3b58:	0c 94 89 1d 	jmp	0x3b12	; 0x3b12 <pause>

00003b5c <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3b5c:	81 e0       	ldi	r24, 0x01	; 1
    3b5e:	90 e0       	ldi	r25, 0x00	; 0
    3b60:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <nrk_led_set>
    pause();
    3b64:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
    nrk_led_clr(GREEN_LED);
    3b68:	81 e0       	ldi	r24, 0x01	; 1
    3b6a:	90 e0       	ldi	r25, 0x00	; 0
    3b6c:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
    pause();
    3b70:	0c 94 89 1d 	jmp	0x3b12	; 0x3b12 <pause>

00003b74 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    3b74:	ff 92       	push	r15
    3b76:	0f 93       	push	r16
    3b78:	1f 93       	push	r17
    3b7a:	cf 93       	push	r28
    3b7c:	df 93       	push	r29
    3b7e:	00 d0       	rcall	.+0      	; 0x3b80 <blink_morse_code_error+0xc>
    3b80:	1f 92       	push	r1
    3b82:	cd b7       	in	r28, 0x3d	; 61
    3b84:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3b86:	1f 92       	push	r1
    3b88:	8f 93       	push	r24
    3b8a:	81 e5       	ldi	r24, 0x51	; 81
    3b8c:	93 e0       	ldi	r25, 0x03	; 3
    3b8e:	9f 93       	push	r25
    3b90:	8f 93       	push	r24
    3b92:	8e 01       	movw	r16, r28
    3b94:	0f 5f       	subi	r16, 0xFF	; 255
    3b96:	1f 4f       	sbci	r17, 0xFF	; 255
    3b98:	1f 93       	push	r17
    3b9a:	0f 93       	push	r16
    3b9c:	0e 94 fe 33 	call	0x67fc	; 0x67fc <sprintf>

    for(i=0; i<strlen(str); i++ )
    3ba0:	0f 90       	pop	r0
    3ba2:	0f 90       	pop	r0
    3ba4:	0f 90       	pop	r0
    3ba6:	0f 90       	pop	r0
    3ba8:	0f 90       	pop	r0
    3baa:	0f 90       	pop	r0
    3bac:	f1 2c       	mov	r15, r1
    3bae:	f8 01       	movw	r30, r16
    3bb0:	01 90       	ld	r0, Z+
    3bb2:	00 20       	and	r0, r0
    3bb4:	e9 f7       	brne	.-6      	; 0x3bb0 <blink_morse_code_error+0x3c>
    3bb6:	31 97       	sbiw	r30, 0x01	; 1
    3bb8:	e0 1b       	sub	r30, r16
    3bba:	f1 0b       	sbc	r31, r17
    3bbc:	8f 2d       	mov	r24, r15
    3bbe:	90 e0       	ldi	r25, 0x00	; 0
    3bc0:	8e 17       	cp	r24, r30
    3bc2:	9f 07       	cpc	r25, r31
    3bc4:	08 f0       	brcs	.+2      	; 0x3bc8 <blink_morse_code_error+0x54>
    3bc6:	5d c0       	rjmp	.+186    	; 0x3c82 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3bc8:	f8 01       	movw	r30, r16
    3bca:	e8 0f       	add	r30, r24
    3bcc:	f9 1f       	adc	r31, r25
    3bce:	e0 81       	ld	r30, Z
    3bd0:	8e 2f       	mov	r24, r30
    3bd2:	90 e0       	ldi	r25, 0x00	; 0
    3bd4:	fc 01       	movw	r30, r24
    3bd6:	f0 97       	sbiw	r30, 0x30	; 48
    3bd8:	ea 30       	cpi	r30, 0x0A	; 10
    3bda:	f1 05       	cpc	r31, r1
    3bdc:	08 f0       	brcs	.+2      	; 0x3be0 <blink_morse_code_error+0x6c>
    3bde:	49 c0       	rjmp	.+146    	; 0x3c72 <blink_morse_code_error+0xfe>
    3be0:	e0 53       	subi	r30, 0x30	; 48
    3be2:	ff 4f       	sbci	r31, 0xFF	; 255
    3be4:	0c 94 fa 32 	jmp	0x65f4	; 0x65f4 <__tablejump2__>
        {
        case '0':
            blink_dash();
    3be8:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
    3bec:	02 c0       	rjmp	.+4      	; 0x3bf2 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3bee:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dash();
    3bf2:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3bf6:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3bfa:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3bfe:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            break;
    3c02:	37 c0       	rjmp	.+110    	; 0x3c72 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3c04:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c08:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c0c:	f4 cf       	rjmp	.-24     	; 0x3bf6 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3c0e:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c12:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c16:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c1a:	ef cf       	rjmp	.-34     	; 0x3bfa <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3c1c:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c20:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c24:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            blink_dot();
    3c28:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c2c:	e8 cf       	rjmp	.-48     	; 0x3bfe <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3c2e:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c32:	02 c0       	rjmp	.+4      	; 0x3c38 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3c34:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dot();
    3c38:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c3c:	04 c0       	rjmp	.+8      	; 0x3c46 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3c3e:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c42:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dot();
    3c46:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c4a:	06 c0       	rjmp	.+12     	; 0x3c58 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3c4c:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c50:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c54:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dot();
    3c58:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
    3c5c:	08 c0       	rjmp	.+16     	; 0x3c6e <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3c5e:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c62:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c66:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dash();
    3c6a:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <blink_dash>
            blink_dot();
    3c6e:	0e 94 ae 1d 	call	0x3b5c	; 0x3b5c <blink_dot>
            break;
        }
        pause();
    3c72:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
        pause();
    3c76:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
        pause();
    3c7a:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3c7e:	f3 94       	inc	r15
    3c80:	96 cf       	rjmp	.-212    	; 0x3bae <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3c82:	0f 90       	pop	r0
    3c84:	0f 90       	pop	r0
    3c86:	0f 90       	pop	r0
    3c88:	df 91       	pop	r29
    3c8a:	cf 91       	pop	r28
    3c8c:	1f 91       	pop	r17
    3c8e:	0f 91       	pop	r16
    3c90:	ff 90       	pop	r15
    3c92:	08 95       	ret

00003c94 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3c94:	6f 92       	push	r6
    3c96:	7f 92       	push	r7
    3c98:	8f 92       	push	r8
    3c9a:	9f 92       	push	r9
    3c9c:	af 92       	push	r10
    3c9e:	bf 92       	push	r11
    3ca0:	cf 92       	push	r12
    3ca2:	df 92       	push	r13
    3ca4:	ef 92       	push	r14
    3ca6:	ff 92       	push	r15
    3ca8:	0f 93       	push	r16
    3caa:	1f 93       	push	r17
    3cac:	cf 93       	push	r28
    3cae:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3cb0:	8f ef       	ldi	r24, 0xFF	; 255
    3cb2:	95 e0       	ldi	r25, 0x05	; 5
    3cb4:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3cb8:	e0 91 98 0b 	lds	r30, 0x0B98
    3cbc:	f0 91 99 0b 	lds	r31, 0x0B99
    3cc0:	80 85       	ldd	r24, Z+8	; 0x08
    3cc2:	28 2f       	mov	r18, r24
    3cc4:	33 27       	eor	r19, r19
    3cc6:	27 fd       	sbrc	r18, 7
    3cc8:	30 95       	com	r19
    3cca:	3f 93       	push	r19
    3ccc:	8f 93       	push	r24
    3cce:	8d e7       	ldi	r24, 0x7D	; 125
    3cd0:	93 e0       	ldi	r25, 0x03	; 3
    3cd2:	9f 93       	push	r25
    3cd4:	8f 93       	push	r24
    3cd6:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3cda:	e0 91 98 0b 	lds	r30, 0x0B98
    3cde:	f0 91 99 0b 	lds	r31, 0x0B99
    3ce2:	c2 81       	ldd	r28, Z+2	; 0x02
    3ce4:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3ce6:	df 93       	push	r29
    3ce8:	cf 93       	push	r28
    3cea:	81 eb       	ldi	r24, 0xB1	; 177
    3cec:	93 e0       	ldi	r25, 0x03	; 3
    3cee:	9f 93       	push	r25
    3cf0:	8f 93       	push	r24
    3cf2:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    printf( "canary = %x ",*stkc );
    3cf6:	88 81       	ld	r24, Y
    3cf8:	1f 92       	push	r1
    3cfa:	8f 93       	push	r24
    3cfc:	86 e8       	ldi	r24, 0x86	; 134
    3cfe:	93 e0       	ldi	r25, 0x03	; 3
    3d00:	9f 93       	push	r25
    3d02:	8f 93       	push	r24
    3d04:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3d08:	e0 91 98 0b 	lds	r30, 0x0B98
    3d0c:	f0 91 99 0b 	lds	r31, 0x0B99
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3d10:	81 81       	ldd	r24, Z+1	; 0x01
    3d12:	8f 93       	push	r24
    3d14:	80 81       	ld	r24, Z
    3d16:	8f 93       	push	r24
    3d18:	83 e9       	ldi	r24, 0x93	; 147
    3d1a:	93 e0       	ldi	r25, 0x03	; 3
    3d1c:	9f 93       	push	r25
    3d1e:	8f 93       	push	r24
    3d20:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3d24:	80 91 99 0b 	lds	r24, 0x0B99
    3d28:	8f 93       	push	r24
    3d2a:	80 91 98 0b 	lds	r24, 0x0B98
    3d2e:	8f 93       	push	r24
    3d30:	8d e9       	ldi	r24, 0x9D	; 157
    3d32:	93 e0       	ldi	r25, 0x03	; 3
    3d34:	9f 93       	push	r25
    3d36:	8f 93       	push	r24
    3d38:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    3d3c:	cb ea       	ldi	r28, 0xAB	; 171
    3d3e:	da e0       	ldi	r29, 0x0A	; 10
    3d40:	ed b7       	in	r30, 0x3d	; 61
    3d42:	fe b7       	in	r31, 0x3e	; 62
    3d44:	74 96       	adiw	r30, 0x14	; 20
    3d46:	0f b6       	in	r0, 0x3f	; 63
    3d48:	f8 94       	cli
    3d4a:	fe bf       	out	0x3e, r31	; 62
    3d4c:	0f be       	out	0x3f, r0	; 63
    3d4e:	ed bf       	out	0x3d, r30	; 61
    3d50:	00 e0       	ldi	r16, 0x00	; 0
    3d52:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3d54:	8d ea       	ldi	r24, 0xAD	; 173
    3d56:	68 2e       	mov	r6, r24
    3d58:	83 e0       	ldi	r24, 0x03	; 3
    3d5a:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3d5c:	96 e8       	ldi	r25, 0x86	; 134
    3d5e:	89 2e       	mov	r8, r25
    3d60:	93 e0       	ldi	r25, 0x03	; 3
    3d62:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3d64:	23 e9       	ldi	r18, 0x93	; 147
    3d66:	a2 2e       	mov	r10, r18
    3d68:	23 e0       	ldi	r18, 0x03	; 3
    3d6a:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3d6c:	3d e9       	ldi	r19, 0x9D	; 157
    3d6e:	c3 2e       	mov	r12, r19
    3d70:	33 e0       	ldi	r19, 0x03	; 3
    3d72:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3d74:	ea 80       	ldd	r14, Y+2	; 0x02
    3d76:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3d78:	ff 92       	push	r15
    3d7a:	ef 92       	push	r14
    3d7c:	1f 93       	push	r17
    3d7e:	0f 93       	push	r16
    3d80:	7f 92       	push	r7
    3d82:	6f 92       	push	r6
    3d84:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
        printf( "canary = %x ",*stkc );
    3d88:	f7 01       	movw	r30, r14
    3d8a:	80 81       	ld	r24, Z
    3d8c:	1f 92       	push	r1
    3d8e:	8f 93       	push	r24
    3d90:	9f 92       	push	r9
    3d92:	8f 92       	push	r8
    3d94:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3d98:	89 81       	ldd	r24, Y+1	; 0x01
    3d9a:	8f 93       	push	r24
    3d9c:	88 81       	ld	r24, Y
    3d9e:	8f 93       	push	r24
    3da0:	bf 92       	push	r11
    3da2:	af 92       	push	r10
    3da4:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3da8:	df 93       	push	r29
    3daa:	cf 93       	push	r28
    3dac:	df 92       	push	r13
    3dae:	cf 92       	push	r12
    3db0:	0e 94 b4 33 	call	0x6768	; 0x6768 <printf>
    3db4:	0f 5f       	subi	r16, 0xFF	; 255
    3db6:	1f 4f       	sbci	r17, 0xFF	; 255
    3db8:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3dba:	ed b7       	in	r30, 0x3d	; 61
    3dbc:	fe b7       	in	r31, 0x3e	; 62
    3dbe:	72 96       	adiw	r30, 0x12	; 18
    3dc0:	0f b6       	in	r0, 0x3f	; 63
    3dc2:	f8 94       	cli
    3dc4:	fe bf       	out	0x3e, r31	; 62
    3dc6:	0f be       	out	0x3f, r0	; 63
    3dc8:	ed bf       	out	0x3d, r30	; 61
    3dca:	05 30       	cpi	r16, 0x05	; 5
    3dcc:	11 05       	cpc	r17, r1
    3dce:	91 f6       	brne	.-92     	; 0x3d74 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3dd0:	df 91       	pop	r29
    3dd2:	cf 91       	pop	r28
    3dd4:	1f 91       	pop	r17
    3dd6:	0f 91       	pop	r16
    3dd8:	ff 90       	pop	r15
    3dda:	ef 90       	pop	r14
    3ddc:	df 90       	pop	r13
    3dde:	cf 90       	pop	r12
    3de0:	bf 90       	pop	r11
    3de2:	af 90       	pop	r10
    3de4:	9f 90       	pop	r9
    3de6:	8f 90       	pop	r8
    3de8:	7f 90       	pop	r7
    3dea:	6f 90       	pop	r6
    3dec:	08 95       	ret

00003dee <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3dee:	cf 93       	push	r28
    3df0:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3df2:	e0 91 98 0b 	lds	r30, 0x0B98
    3df6:	f0 91 99 0b 	lds	r31, 0x0B99
    3dfa:	c2 81       	ldd	r28, Z+2	; 0x02
    3dfc:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3dfe:	88 81       	ld	r24, Y
    3e00:	85 35       	cpi	r24, 0x55	; 85
    3e02:	39 f0       	breq	.+14     	; 0x3e12 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e04:	0e 94 4a 1e 	call	0x3c94	; 0x3c94 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3e08:	81 e0       	ldi	r24, 0x01	; 1
    3e0a:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3e0e:	85 e5       	ldi	r24, 0x55	; 85
    3e10:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3e12:	e0 91 98 0b 	lds	r30, 0x0B98
    3e16:	f0 91 99 0b 	lds	r31, 0x0B99
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e1a:	80 81       	ld	r24, Z
    3e1c:	91 81       	ldd	r25, Z+1	; 0x01
    3e1e:	81 15       	cp	r24, r1
    3e20:	92 44       	sbci	r25, 0x42	; 66
    3e22:	38 f0       	brcs	.+14     	; 0x3e32 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e24:	0e 94 4a 1e 	call	0x3c94	; 0x3c94 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e28:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3e2a:	df 91       	pop	r29
    3e2c:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e2e:	0c 94 70 1d 	jmp	0x3ae0	; 0x3ae0 <nrk_error_add>




#endif
}
    3e32:	df 91       	pop	r29
    3e34:	cf 91       	pop	r28
    3e36:	08 95       	ret

00003e38 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3e38:	2b e2       	ldi	r18, 0x2B	; 43
    3e3a:	82 02       	muls	r24, r18
    3e3c:	c0 01       	movw	r24, r0
    3e3e:	11 24       	eor	r1, r1
    3e40:	fc 01       	movw	r30, r24
    3e42:	e5 55       	subi	r30, 0x55	; 85
    3e44:	f5 4f       	sbci	r31, 0xF5	; 245
    3e46:	a2 81       	ldd	r26, Z+2	; 0x02
    3e48:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3e4a:	8c 91       	ld	r24, X
    3e4c:	85 35       	cpi	r24, 0x55	; 85
    3e4e:	19 f0       	breq	.+6      	; 0x3e56 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3e50:	85 e5       	ldi	r24, 0x55	; 85
    3e52:	8c 93       	st	X, r24
    3e54:	08 c0       	rjmp	.+16     	; 0x3e66 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e56:	80 81       	ld	r24, Z
    3e58:	91 81       	ldd	r25, Z+1	; 0x01
    3e5a:	81 15       	cp	r24, r1
    3e5c:	92 44       	sbci	r25, 0x42	; 66
    3e5e:	28 f0       	brcs	.+10     	; 0x3e6a <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e60:	82 e1       	ldi	r24, 0x12	; 18
    3e62:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <nrk_error_add>
        return NRK_ERROR;
    3e66:	8f ef       	ldi	r24, 0xFF	; 255
    3e68:	08 95       	ret
    }
#endif
    return NRK_OK;
    3e6a:	81 e0       	ldi	r24, 0x01	; 1
}
    3e6c:	08 95       	ret

00003e6e <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3e6e:	0f 93       	push	r16
    3e70:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3e72:	40 91 6c 07 	lds	r20, 0x076C
    3e76:	50 91 6d 07 	lds	r21, 0x076D
    3e7a:	60 91 6e 07 	lds	r22, 0x076E
    3e7e:	70 91 6f 07 	lds	r23, 0x076F
    3e82:	80 e0       	ldi	r24, 0x00	; 0
    3e84:	90 e0       	ldi	r25, 0x00	; 0
    3e86:	8a 01       	movw	r16, r20
    3e88:	9b 01       	movw	r18, r22
    3e8a:	08 2e       	mov	r0, r24
    3e8c:	04 c0       	rjmp	.+8      	; 0x3e96 <nrk_signal_create+0x28>
    3e8e:	36 95       	lsr	r19
    3e90:	27 95       	ror	r18
    3e92:	17 95       	ror	r17
    3e94:	07 95       	ror	r16
    3e96:	0a 94       	dec	r0
    3e98:	d2 f7       	brpl	.-12     	; 0x3e8e <nrk_signal_create+0x20>
    3e9a:	00 fd       	sbrc	r16, 0
    3e9c:	19 c0       	rjmp	.+50     	; 0x3ed0 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3e9e:	01 e0       	ldi	r16, 0x01	; 1
    3ea0:	10 e0       	ldi	r17, 0x00	; 0
    3ea2:	20 e0       	ldi	r18, 0x00	; 0
    3ea4:	30 e0       	ldi	r19, 0x00	; 0
    3ea6:	08 2e       	mov	r0, r24
    3ea8:	04 c0       	rjmp	.+8      	; 0x3eb2 <nrk_signal_create+0x44>
    3eaa:	00 0f       	add	r16, r16
    3eac:	11 1f       	adc	r17, r17
    3eae:	22 1f       	adc	r18, r18
    3eb0:	33 1f       	adc	r19, r19
    3eb2:	0a 94       	dec	r0
    3eb4:	d2 f7       	brpl	.-12     	; 0x3eaa <nrk_signal_create+0x3c>
    3eb6:	40 2b       	or	r20, r16
    3eb8:	51 2b       	or	r21, r17
    3eba:	62 2b       	or	r22, r18
    3ebc:	73 2b       	or	r23, r19
    3ebe:	40 93 6c 07 	sts	0x076C, r20
    3ec2:	50 93 6d 07 	sts	0x076D, r21
    3ec6:	60 93 6e 07 	sts	0x076E, r22
    3eca:	70 93 6f 07 	sts	0x076F, r23
			return i;
    3ece:	05 c0       	rjmp	.+10     	; 0x3eda <nrk_signal_create+0x6c>
    3ed0:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3ed2:	80 32       	cpi	r24, 0x20	; 32
    3ed4:	91 05       	cpc	r25, r1
    3ed6:	b9 f6       	brne	.-82     	; 0x3e86 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3ed8:	8f ef       	ldi	r24, 0xFF	; 255


}
    3eda:	1f 91       	pop	r17
    3edc:	0f 91       	pop	r16
    3ede:	08 95       	ret

00003ee0 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3ee0:	e0 91 98 0b 	lds	r30, 0x0B98
    3ee4:	f0 91 99 0b 	lds	r31, 0x0B99
    3ee8:	65 85       	ldd	r22, Z+13	; 0x0d
    3eea:	76 85       	ldd	r23, Z+14	; 0x0e
    3eec:	87 85       	ldd	r24, Z+15	; 0x0f
    3eee:	90 89       	ldd	r25, Z+16	; 0x10
}
    3ef0:	08 95       	ret

00003ef2 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3ef2:	cf 92       	push	r12
    3ef4:	df 92       	push	r13
    3ef6:	ef 92       	push	r14
    3ef8:	ff 92       	push	r15
    3efa:	0f 93       	push	r16
    3efc:	1f 93       	push	r17
    3efe:	cf 93       	push	r28
    3f00:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3f02:	c1 2c       	mov	r12, r1
    3f04:	d1 2c       	mov	r13, r1
    3f06:	76 01       	movw	r14, r12
    3f08:	c3 94       	inc	r12
    3f0a:	08 2e       	mov	r0, r24
    3f0c:	04 c0       	rjmp	.+8      	; 0x3f16 <nrk_signal_delete+0x24>
    3f0e:	cc 0c       	add	r12, r12
    3f10:	dd 1c       	adc	r13, r13
    3f12:	ee 1c       	adc	r14, r14
    3f14:	ff 1c       	adc	r15, r15
    3f16:	0a 94       	dec	r0
    3f18:	d2 f7       	brpl	.-12     	; 0x3f0e <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3f1a:	40 91 6c 07 	lds	r20, 0x076C
    3f1e:	50 91 6d 07 	lds	r21, 0x076D
    3f22:	60 91 6e 07 	lds	r22, 0x076E
    3f26:	70 91 6f 07 	lds	r23, 0x076F
    3f2a:	4c 21       	and	r20, r12
    3f2c:	5d 21       	and	r21, r13
    3f2e:	6e 21       	and	r22, r14
    3f30:	7f 21       	and	r23, r15
    3f32:	45 2b       	or	r20, r21
    3f34:	46 2b       	or	r20, r22
    3f36:	47 2b       	or	r20, r23
    3f38:	09 f4       	brne	.+2      	; 0x3f3c <nrk_signal_delete+0x4a>
    3f3a:	60 c0       	rjmp	.+192    	; 0x3ffc <nrk_signal_delete+0x10a>
    3f3c:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3f3e:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    3f42:	e4 eb       	ldi	r30, 0xB4	; 180
    3f44:	fa e0       	ldi	r31, 0x0A	; 10
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f46:	b7 01       	movw	r22, r14
    3f48:	a6 01       	movw	r20, r12
    3f4a:	40 95       	com	r20
    3f4c:	50 95       	com	r21
    3f4e:	60 95       	com	r22
    3f50:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3f52:	13 e0       	ldi	r17, 0x03	; 3
    3f54:	df 01       	movw	r26, r30
    3f56:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3f58:	8c 91       	ld	r24, X
    3f5a:	8f 3f       	cpi	r24, 0xFF	; 255
    3f5c:	39 f1       	breq	.+78     	; 0x3fac <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3f5e:	84 81       	ldd	r24, Z+4	; 0x04
    3f60:	95 81       	ldd	r25, Z+5	; 0x05
    3f62:	a6 81       	ldd	r26, Z+6	; 0x06
    3f64:	b7 81       	ldd	r27, Z+7	; 0x07
    3f66:	8c 15       	cp	r24, r12
    3f68:	9d 05       	cpc	r25, r13
    3f6a:	ae 05       	cpc	r26, r14
    3f6c:	bf 05       	cpc	r27, r15
    3f6e:	51 f4       	brne	.+20     	; 0x3f84 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3f70:	10 86       	std	Z+8, r1	; 0x08
    3f72:	11 86       	std	Z+9, r1	; 0x09
    3f74:	12 86       	std	Z+10, r1	; 0x0a
    3f76:	13 86       	std	Z+11, r1	; 0x0b
    3f78:	9f 01       	movw	r18, r30
    3f7a:	22 50       	subi	r18, 0x02	; 2
    3f7c:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3f7e:	e9 01       	movw	r28, r18
    3f80:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3f82:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f84:	84 23       	and	r24, r20
    3f86:	95 23       	and	r25, r21
    3f88:	a6 23       	and	r26, r22
    3f8a:	b7 23       	and	r27, r23
    3f8c:	84 83       	std	Z+4, r24	; 0x04
    3f8e:	95 83       	std	Z+5, r25	; 0x05
    3f90:	a6 83       	std	Z+6, r26	; 0x06
    3f92:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f94:	80 85       	ldd	r24, Z+8	; 0x08
    3f96:	91 85       	ldd	r25, Z+9	; 0x09
    3f98:	a2 85       	ldd	r26, Z+10	; 0x0a
    3f9a:	b3 85       	ldd	r27, Z+11	; 0x0b
    3f9c:	84 23       	and	r24, r20
    3f9e:	95 23       	and	r25, r21
    3fa0:	a6 23       	and	r26, r22
    3fa2:	b7 23       	and	r27, r23
    3fa4:	80 87       	std	Z+8, r24	; 0x08
    3fa6:	91 87       	std	Z+9, r25	; 0x09
    3fa8:	a2 87       	std	Z+10, r26	; 0x0a
    3faa:	b3 87       	std	Z+11, r27	; 0x0b
    3fac:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3fae:	db e0       	ldi	r29, 0x0B	; 11
    3fb0:	eb 38       	cpi	r30, 0x8B	; 139
    3fb2:	fd 07       	cpc	r31, r29
    3fb4:	79 f6       	brne	.-98     	; 0x3f54 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3fb6:	8e ef       	ldi	r24, 0xFE	; 254
    3fb8:	9f ef       	ldi	r25, 0xFF	; 255
    3fba:	af ef       	ldi	r26, 0xFF	; 255
    3fbc:	bf ef       	ldi	r27, 0xFF	; 255
    3fbe:	04 c0       	rjmp	.+8      	; 0x3fc8 <nrk_signal_delete+0xd6>
    3fc0:	88 0f       	add	r24, r24
    3fc2:	99 1f       	adc	r25, r25
    3fc4:	aa 1f       	adc	r26, r26
    3fc6:	bb 1f       	adc	r27, r27
    3fc8:	0a 95       	dec	r16
    3fca:	d2 f7       	brpl	.-12     	; 0x3fc0 <nrk_signal_delete+0xce>
    3fcc:	40 91 6c 07 	lds	r20, 0x076C
    3fd0:	50 91 6d 07 	lds	r21, 0x076D
    3fd4:	60 91 6e 07 	lds	r22, 0x076E
    3fd8:	70 91 6f 07 	lds	r23, 0x076F
    3fdc:	84 23       	and	r24, r20
    3fde:	95 23       	and	r25, r21
    3fe0:	a6 23       	and	r26, r22
    3fe2:	b7 23       	and	r27, r23
    3fe4:	80 93 6c 07 	sts	0x076C, r24
    3fe8:	90 93 6d 07 	sts	0x076D, r25
    3fec:	a0 93 6e 07 	sts	0x076E, r26
    3ff0:	b0 93 6f 07 	sts	0x076F, r27
	nrk_int_enable();
    3ff4:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>

	return NRK_OK;
    3ff8:	81 e0       	ldi	r24, 0x01	; 1
    3ffa:	01 c0       	rjmp	.+2      	; 0x3ffe <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3ffc:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3ffe:	df 91       	pop	r29
    4000:	cf 91       	pop	r28
    4002:	1f 91       	pop	r17
    4004:	0f 91       	pop	r16
    4006:	ff 90       	pop	r15
    4008:	ef 90       	pop	r14
    400a:	df 90       	pop	r13
    400c:	cf 90       	pop	r12
    400e:	08 95       	ret

00004010 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4010:	0f 93       	push	r16
    4012:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4014:	41 e0       	ldi	r20, 0x01	; 1
    4016:	50 e0       	ldi	r21, 0x00	; 0
    4018:	60 e0       	ldi	r22, 0x00	; 0
    401a:	70 e0       	ldi	r23, 0x00	; 0
    401c:	8a 01       	movw	r16, r20
    401e:	9b 01       	movw	r18, r22
    4020:	04 c0       	rjmp	.+8      	; 0x402a <nrk_signal_unregister+0x1a>
    4022:	00 0f       	add	r16, r16
    4024:	11 1f       	adc	r17, r17
    4026:	22 1f       	adc	r18, r18
    4028:	33 1f       	adc	r19, r19
    402a:	8a 95       	dec	r24
    402c:	d2 f7       	brpl	.-12     	; 0x4022 <nrk_signal_unregister+0x12>
    402e:	d9 01       	movw	r26, r18
    4030:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    4032:	e0 91 98 0b 	lds	r30, 0x0B98
    4036:	f0 91 99 0b 	lds	r31, 0x0B99
    403a:	45 85       	ldd	r20, Z+13	; 0x0d
    403c:	56 85       	ldd	r21, Z+14	; 0x0e
    403e:	67 85       	ldd	r22, Z+15	; 0x0f
    4040:	70 89       	ldd	r23, Z+16	; 0x10
    4042:	04 23       	and	r16, r20
    4044:	15 23       	and	r17, r21
    4046:	26 23       	and	r18, r22
    4048:	37 23       	and	r19, r23
    404a:	01 2b       	or	r16, r17
    404c:	02 2b       	or	r16, r18
    404e:	03 2b       	or	r16, r19
    4050:	d1 f0       	breq	.+52     	; 0x4086 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4052:	80 95       	com	r24
    4054:	90 95       	com	r25
    4056:	a0 95       	com	r26
    4058:	b0 95       	com	r27
    405a:	48 23       	and	r20, r24
    405c:	59 23       	and	r21, r25
    405e:	6a 23       	and	r22, r26
    4060:	7b 23       	and	r23, r27
    4062:	45 87       	std	Z+13, r20	; 0x0d
    4064:	56 87       	std	Z+14, r21	; 0x0e
    4066:	67 87       	std	Z+15, r22	; 0x0f
    4068:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    406a:	41 89       	ldd	r20, Z+17	; 0x11
    406c:	52 89       	ldd	r21, Z+18	; 0x12
    406e:	63 89       	ldd	r22, Z+19	; 0x13
    4070:	74 89       	ldd	r23, Z+20	; 0x14
    4072:	84 23       	and	r24, r20
    4074:	95 23       	and	r25, r21
    4076:	a6 23       	and	r26, r22
    4078:	b7 23       	and	r27, r23
    407a:	81 8b       	std	Z+17, r24	; 0x11
    407c:	92 8b       	std	Z+18, r25	; 0x12
    407e:	a3 8b       	std	Z+19, r26	; 0x13
    4080:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    4082:	81 e0       	ldi	r24, 0x01	; 1
    4084:	01 c0       	rjmp	.+2      	; 0x4088 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    4086:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    4088:	1f 91       	pop	r17
    408a:	0f 91       	pop	r16
    408c:	08 95       	ret

0000408e <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    408e:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    4090:	40 91 6c 07 	lds	r20, 0x076C
    4094:	50 91 6d 07 	lds	r21, 0x076D
    4098:	60 91 6e 07 	lds	r22, 0x076E
    409c:	70 91 6f 07 	lds	r23, 0x076F
    40a0:	08 2e       	mov	r0, r24
    40a2:	04 c0       	rjmp	.+8      	; 0x40ac <nrk_signal_register+0x1e>
    40a4:	76 95       	lsr	r23
    40a6:	67 95       	ror	r22
    40a8:	57 95       	ror	r21
    40aa:	47 95       	ror	r20
    40ac:	0a 94       	dec	r0
    40ae:	d2 f7       	brpl	.-12     	; 0x40a4 <nrk_signal_register+0x16>
    40b0:	40 ff       	sbrs	r20, 0
    40b2:	1d c0       	rjmp	.+58     	; 0x40ee <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    40b4:	e0 91 98 0b 	lds	r30, 0x0B98
    40b8:	f0 91 99 0b 	lds	r31, 0x0B99
    40bc:	81 e0       	ldi	r24, 0x01	; 1
    40be:	90 e0       	ldi	r25, 0x00	; 0
    40c0:	a0 e0       	ldi	r26, 0x00	; 0
    40c2:	b0 e0       	ldi	r27, 0x00	; 0
    40c4:	04 c0       	rjmp	.+8      	; 0x40ce <nrk_signal_register+0x40>
    40c6:	88 0f       	add	r24, r24
    40c8:	99 1f       	adc	r25, r25
    40ca:	aa 1f       	adc	r26, r26
    40cc:	bb 1f       	adc	r27, r27
    40ce:	2a 95       	dec	r18
    40d0:	d2 f7       	brpl	.-12     	; 0x40c6 <nrk_signal_register+0x38>
    40d2:	45 85       	ldd	r20, Z+13	; 0x0d
    40d4:	56 85       	ldd	r21, Z+14	; 0x0e
    40d6:	67 85       	ldd	r22, Z+15	; 0x0f
    40d8:	70 89       	ldd	r23, Z+16	; 0x10
    40da:	84 2b       	or	r24, r20
    40dc:	95 2b       	or	r25, r21
    40de:	a6 2b       	or	r26, r22
    40e0:	b7 2b       	or	r27, r23
    40e2:	85 87       	std	Z+13, r24	; 0x0d
    40e4:	96 87       	std	Z+14, r25	; 0x0e
    40e6:	a7 87       	std	Z+15, r26	; 0x0f
    40e8:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    40ea:	81 e0       	ldi	r24, 0x01	; 1
    40ec:	08 95       	ret
	}
            
	return NRK_ERROR;
    40ee:	8f ef       	ldi	r24, 0xFF	; 255
}
    40f0:	08 95       	ret

000040f2 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    40f2:	cf 92       	push	r12
    40f4:	df 92       	push	r13
    40f6:	ef 92       	push	r14
    40f8:	ff 92       	push	r15
    40fa:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    40fc:	c1 2c       	mov	r12, r1
    40fe:	d1 2c       	mov	r13, r1
    4100:	76 01       	movw	r14, r12
    4102:	c3 94       	inc	r12
    4104:	04 c0       	rjmp	.+8      	; 0x410e <nrk_event_signal+0x1c>
    4106:	cc 0c       	add	r12, r12
    4108:	dd 1c       	adc	r13, r13
    410a:	ee 1c       	adc	r14, r14
    410c:	ff 1c       	adc	r15, r15
    410e:	8a 95       	dec	r24
    4110:	d2 f7       	brpl	.-12     	; 0x4106 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4112:	80 91 6c 07 	lds	r24, 0x076C
    4116:	90 91 6d 07 	lds	r25, 0x076D
    411a:	a0 91 6e 07 	lds	r26, 0x076E
    411e:	b0 91 6f 07 	lds	r27, 0x076F
    4122:	8c 21       	and	r24, r12
    4124:	9d 21       	and	r25, r13
    4126:	ae 21       	and	r26, r14
    4128:	bf 21       	and	r27, r15
    412a:	89 2b       	or	r24, r25
    412c:	8a 2b       	or	r24, r26
    412e:	8b 2b       	or	r24, r27
    4130:	11 f4       	brne	.+4      	; 0x4136 <nrk_event_signal+0x44>
    4132:	81 e0       	ldi	r24, 0x01	; 1
    4134:	44 c0       	rjmp	.+136    	; 0x41be <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    4136:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    413a:	e2 eb       	ldi	r30, 0xB2	; 178
    413c:	fa e0       	ldi	r31, 0x0A	; 10
    413e:	a4 eb       	ldi	r26, 0xB4	; 180
    4140:	ba e0       	ldi	r27, 0x0A	; 10

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4142:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4144:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4146:	90 81       	ld	r25, Z
    4148:	91 30       	cpi	r25, 0x01	; 1
    414a:	b9 f4       	brne	.+46     	; 0x417a <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    414c:	42 85       	ldd	r20, Z+10	; 0x0a
    414e:	53 85       	ldd	r21, Z+11	; 0x0b
    4150:	64 85       	ldd	r22, Z+12	; 0x0c
    4152:	75 85       	ldd	r23, Z+13	; 0x0d
    4154:	4c 21       	and	r20, r12
    4156:	5d 21       	and	r21, r13
    4158:	6e 21       	and	r22, r14
    415a:	7f 21       	and	r23, r15
    415c:	45 2b       	or	r20, r21
    415e:	46 2b       	or	r20, r22
    4160:	47 2b       	or	r20, r23
    4162:	59 f0       	breq	.+22     	; 0x417a <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4164:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4166:	16 86       	std	Z+14, r1	; 0x0e
    4168:	17 86       	std	Z+15, r1	; 0x0f
    416a:	10 8a       	std	Z+16, r1	; 0x10
    416c:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    416e:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    4170:	c2 86       	std	Z+10, r12	; 0x0a
    4172:	d3 86       	std	Z+11, r13	; 0x0b
    4174:	e4 86       	std	Z+12, r14	; 0x0c
    4176:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    4178:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    417a:	90 81       	ld	r25, Z
    417c:	92 30       	cpi	r25, 0x02	; 2
    417e:	a1 f4       	brne	.+40     	; 0x41a8 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    4180:	42 85       	ldd	r20, Z+10	; 0x0a
    4182:	53 85       	ldd	r21, Z+11	; 0x0b
    4184:	64 85       	ldd	r22, Z+12	; 0x0c
    4186:	75 85       	ldd	r23, Z+13	; 0x0d
    4188:	4c 15       	cp	r20, r12
    418a:	5d 05       	cpc	r21, r13
    418c:	6e 05       	cpc	r22, r14
    418e:	7f 05       	cpc	r23, r15
    4190:	59 f4       	brne	.+22     	; 0x41a8 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4192:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4194:	16 86       	std	Z+14, r1	; 0x0e
    4196:	17 86       	std	Z+15, r1	; 0x0f
    4198:	10 8a       	std	Z+16, r1	; 0x10
    419a:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    419c:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    419e:	12 86       	std	Z+10, r1	; 0x0a
    41a0:	13 86       	std	Z+11, r1	; 0x0b
    41a2:	14 86       	std	Z+12, r1	; 0x0c
    41a4:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    41a6:	c1 e0       	ldi	r28, 0x01	; 1
    41a8:	bb 96       	adiw	r30, 0x2b	; 43
    41aa:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    41ac:	9b e0       	ldi	r25, 0x0B	; 11
    41ae:	e9 38       	cpi	r30, 0x89	; 137
    41b0:	f9 07       	cpc	r31, r25
    41b2:	49 f6       	brne	.-110    	; 0x4146 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    41b4:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
	if(event_occured)
    41b8:	c1 11       	cpse	r28, r1
    41ba:	05 c0       	rjmp	.+10     	; 0x41c6 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    41bc:	82 e0       	ldi	r24, 0x02	; 2
    41be:	0e 94 08 1c 	call	0x3810	; 0x3810 <_nrk_errno_set>
	return NRK_ERROR;
    41c2:	8f ef       	ldi	r24, 0xFF	; 255
    41c4:	01 c0       	rjmp	.+2      	; 0x41c8 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    41c6:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    41c8:	cf 91       	pop	r28
    41ca:	ff 90       	pop	r15
    41cc:	ef 90       	pop	r14
    41ce:	df 90       	pop	r13
    41d0:	cf 90       	pop	r12
    41d2:	08 95       	ret

000041d4 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    41d4:	0f 93       	push	r16
    41d6:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    41d8:	e0 91 98 0b 	lds	r30, 0x0B98
    41dc:	f0 91 99 0b 	lds	r31, 0x0B99
    41e0:	05 85       	ldd	r16, Z+13	; 0x0d
    41e2:	16 85       	ldd	r17, Z+14	; 0x0e
    41e4:	27 85       	ldd	r18, Z+15	; 0x0f
    41e6:	30 89       	ldd	r19, Z+16	; 0x10
    41e8:	06 23       	and	r16, r22
    41ea:	17 23       	and	r17, r23
    41ec:	28 23       	and	r18, r24
    41ee:	39 23       	and	r19, r25
    41f0:	01 15       	cp	r16, r1
    41f2:	11 05       	cpc	r17, r1
    41f4:	21 05       	cpc	r18, r1
    41f6:	31 05       	cpc	r19, r1
    41f8:	11 f1       	breq	.+68     	; 0x423e <__stack+0x3f>
    41fa:	dc 01       	movw	r26, r24
    41fc:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    41fe:	81 8b       	std	Z+17, r24	; 0x11
    4200:	92 8b       	std	Z+18, r25	; 0x12
    4202:	a3 8b       	std	Z+19, r26	; 0x13
    4204:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4206:	21 e0       	ldi	r18, 0x01	; 1
    4208:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    420a:	00 90 88 0b 	lds	r0, 0x0B88
    420e:	04 c0       	rjmp	.+8      	; 0x4218 <__stack+0x19>
    4210:	b6 95       	lsr	r27
    4212:	a7 95       	ror	r26
    4214:	97 95       	ror	r25
    4216:	87 95       	ror	r24
    4218:	0a 94       	dec	r0
    421a:	d2 f7       	brpl	.-12     	; 0x4210 <__stack+0x11>
    421c:	80 ff       	sbrs	r24, 0
    421e:	03 c0       	rjmp	.+6      	; 0x4226 <__stack+0x27>
		nrk_wait_until_nw();
    4220:	0e 94 a2 24 	call	0x4944	; 0x4944 <nrk_wait_until_nw>
    4224:	04 c0       	rjmp	.+8      	; 0x422e <__stack+0x2f>
	else
		nrk_wait_until_ticks(0);
    4226:	80 e0       	ldi	r24, 0x00	; 0
    4228:	90 e0       	ldi	r25, 0x00	; 0
    422a:	0e 94 73 24 	call	0x48e6	; 0x48e6 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    422e:	e0 91 98 0b 	lds	r30, 0x0B98
    4232:	f0 91 99 0b 	lds	r31, 0x0B99
    4236:	01 89       	ldd	r16, Z+17	; 0x11
    4238:	12 89       	ldd	r17, Z+18	; 0x12
    423a:	23 89       	ldd	r18, Z+19	; 0x13
    423c:	34 89       	ldd	r19, Z+20	; 0x14
}
    423e:	c9 01       	movw	r24, r18
    4240:	b8 01       	movw	r22, r16
    4242:	1f 91       	pop	r17
    4244:	0f 91       	pop	r16
    4246:	08 95       	ret

00004248 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    4248:	80 e0       	ldi	r24, 0x00	; 0
    424a:	90 e0       	ldi	r25, 0x00	; 0
    424c:	08 95       	ret

0000424e <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    424e:	21 e0       	ldi	r18, 0x01	; 1
    4250:	84 58       	subi	r24, 0x84	; 132
    4252:	9b 40       	sbci	r25, 0x0B	; 11
    4254:	09 f4       	brne	.+2      	; 0x4258 <nrk_get_resource_index+0xa>
    4256:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    4258:	82 2f       	mov	r24, r18
    425a:	81 95       	neg	r24
    425c:	08 95       	ret

0000425e <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    425e:	0e 94 27 21 	call	0x424e	; 0x424e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4262:	8f 3f       	cpi	r24, 0xFF	; 255
    4264:	11 f4       	brne	.+4      	; 0x426a <nrk_sem_query+0xc>
    4266:	81 e0       	ldi	r24, 0x01	; 1
    4268:	03 c0       	rjmp	.+6      	; 0x4270 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    426a:	81 30       	cpi	r24, 0x01	; 1
    426c:	29 f4       	brne	.+10     	; 0x4278 <nrk_sem_query+0x1a>
    426e:	82 e0       	ldi	r24, 0x02	; 2
    4270:	0e 94 08 1c 	call	0x3810	; 0x3810 <_nrk_errno_set>
    4274:	8f ef       	ldi	r24, 0xFF	; 255
    4276:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    4278:	99 27       	eor	r25, r25
    427a:	87 fd       	sbrc	r24, 7
    427c:	90 95       	com	r25
    427e:	fc 01       	movw	r30, r24
    4280:	ee 0f       	add	r30, r30
    4282:	ff 1f       	adc	r31, r31
    4284:	8e 0f       	add	r24, r30
    4286:	9f 1f       	adc	r25, r31
    4288:	fc 01       	movw	r30, r24
    428a:	ec 57       	subi	r30, 0x7C	; 124
    428c:	f4 4f       	sbci	r31, 0xF4	; 244
    428e:	82 81       	ldd	r24, Z+2	; 0x02
}
    4290:	08 95       	ret

00004292 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4292:	ef 92       	push	r14
    4294:	ff 92       	push	r15
    4296:	0f 93       	push	r16
    4298:	1f 93       	push	r17
    429a:	cf 93       	push	r28
    429c:	df 93       	push	r29
    429e:	1f 92       	push	r1
    42a0:	cd b7       	in	r28, 0x3d	; 61
    42a2:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    42a4:	0e 94 27 21 	call	0x424e	; 0x424e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42a8:	8f 3f       	cpi	r24, 0xFF	; 255
    42aa:	11 f4       	brne	.+4      	; 0x42b0 <nrk_sem_pend+0x1e>
    42ac:	81 e0       	ldi	r24, 0x01	; 1
    42ae:	03 c0       	rjmp	.+6      	; 0x42b6 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42b0:	81 30       	cpi	r24, 0x01	; 1
    42b2:	29 f4       	brne	.+10     	; 0x42be <nrk_sem_pend+0x2c>
    42b4:	82 e0       	ldi	r24, 0x02	; 2
    42b6:	0e 94 08 1c 	call	0x3810	; 0x3810 <_nrk_errno_set>
    42ba:	8f ef       	ldi	r24, 0xFF	; 255
    42bc:	41 c0       	rjmp	.+130    	; 0x4340 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    42be:	89 83       	std	Y+1, r24	; 0x01
    42c0:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    42c4:	89 81       	ldd	r24, Y+1	; 0x01
    42c6:	e8 2e       	mov	r14, r24
    42c8:	ff 24       	eor	r15, r15
    42ca:	e7 fc       	sbrc	r14, 7
    42cc:	f0 94       	com	r15
    42ce:	87 01       	movw	r16, r14
    42d0:	00 0f       	add	r16, r16
    42d2:	11 1f       	adc	r17, r17
    42d4:	f8 01       	movw	r30, r16
    42d6:	ee 0d       	add	r30, r14
    42d8:	ff 1d       	adc	r31, r15
    42da:	ec 57       	subi	r30, 0x7C	; 124
    42dc:	f4 4f       	sbci	r31, 0xF4	; 244
    42de:	92 81       	ldd	r25, Z+2	; 0x02
    42e0:	91 11       	cpse	r25, r1
    42e2:	16 c0       	rjmp	.+44     	; 0x4310 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    42e4:	e0 91 98 0b 	lds	r30, 0x0B98
    42e8:	f0 91 99 0b 	lds	r31, 0x0B99
    42ec:	97 81       	ldd	r25, Z+7	; 0x07
    42ee:	92 60       	ori	r25, 0x02	; 2
    42f0:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    42f2:	99 27       	eor	r25, r25
    42f4:	87 fd       	sbrc	r24, 7
    42f6:	90 95       	com	r25
    42f8:	a9 2f       	mov	r26, r25
    42fa:	b9 2f       	mov	r27, r25
    42fc:	81 8b       	std	Z+17, r24	; 0x11
    42fe:	92 8b       	std	Z+18, r25	; 0x12
    4300:	a3 8b       	std	Z+19, r26	; 0x13
    4302:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4304:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    4308:	80 e0       	ldi	r24, 0x00	; 0
    430a:	90 e0       	ldi	r25, 0x00	; 0
    430c:	0e 94 73 24 	call	0x48e6	; 0x48e6 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4310:	0e 0d       	add	r16, r14
    4312:	1f 1d       	adc	r17, r15
    4314:	d8 01       	movw	r26, r16
    4316:	ac 57       	subi	r26, 0x7C	; 124
    4318:	b4 4f       	sbci	r27, 0xF4	; 244
    431a:	12 96       	adiw	r26, 0x02	; 2
    431c:	8c 91       	ld	r24, X
    431e:	12 97       	sbiw	r26, 0x02	; 2
    4320:	81 50       	subi	r24, 0x01	; 1
    4322:	12 96       	adiw	r26, 0x02	; 2
    4324:	8c 93       	st	X, r24
    4326:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    4328:	e0 91 98 0b 	lds	r30, 0x0B98
    432c:	f0 91 99 0b 	lds	r31, 0x0B99
    4330:	11 96       	adiw	r26, 0x01	; 1
    4332:	8c 91       	ld	r24, X
    4334:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4336:	81 e0       	ldi	r24, 0x01	; 1
    4338:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    433a:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>

	return NRK_OK;
    433e:	81 e0       	ldi	r24, 0x01	; 1
}
    4340:	0f 90       	pop	r0
    4342:	df 91       	pop	r29
    4344:	cf 91       	pop	r28
    4346:	1f 91       	pop	r17
    4348:	0f 91       	pop	r16
    434a:	ff 90       	pop	r15
    434c:	ef 90       	pop	r14
    434e:	08 95       	ret

00004350 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4350:	0f 93       	push	r16
    4352:	1f 93       	push	r17
    4354:	cf 93       	push	r28
    4356:	df 93       	push	r29
    4358:	1f 92       	push	r1
    435a:	cd b7       	in	r28, 0x3d	; 61
    435c:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    435e:	0e 94 27 21 	call	0x424e	; 0x424e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4362:	8f 3f       	cpi	r24, 0xFF	; 255
    4364:	11 f4       	brne	.+4      	; 0x436a <nrk_sem_post+0x1a>
    4366:	81 e0       	ldi	r24, 0x01	; 1
    4368:	03 c0       	rjmp	.+6      	; 0x4370 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    436a:	81 30       	cpi	r24, 0x01	; 1
    436c:	29 f4       	brne	.+10     	; 0x4378 <nrk_sem_post+0x28>
    436e:	82 e0       	ldi	r24, 0x02	; 2
    4370:	0e 94 08 1c 	call	0x3810	; 0x3810 <_nrk_errno_set>
    4374:	8f ef       	ldi	r24, 0xFF	; 255
    4376:	44 c0       	rjmp	.+136    	; 0x4400 <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4378:	48 2f       	mov	r20, r24
    437a:	55 27       	eor	r21, r21
    437c:	47 fd       	sbrc	r20, 7
    437e:	50 95       	com	r21
    4380:	9a 01       	movw	r18, r20
    4382:	22 0f       	add	r18, r18
    4384:	33 1f       	adc	r19, r19
    4386:	24 0f       	add	r18, r20
    4388:	35 1f       	adc	r19, r21
    438a:	89 01       	movw	r16, r18
    438c:	0c 57       	subi	r16, 0x7C	; 124
    438e:	14 4f       	sbci	r17, 0xF4	; 244
    4390:	f8 01       	movw	r30, r16
    4392:	22 81       	ldd	r18, Z+2	; 0x02
    4394:	90 81       	ld	r25, Z
    4396:	29 17       	cp	r18, r25
    4398:	94 f5       	brge	.+100    	; 0x43fe <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    439a:	89 83       	std	Y+1, r24	; 0x01
    439c:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>

		nrk_sem_list[id].value++;
    43a0:	f8 01       	movw	r30, r16
    43a2:	92 81       	ldd	r25, Z+2	; 0x02
    43a4:	9f 5f       	subi	r25, 0xFF	; 255
    43a6:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    43a8:	e0 91 98 0b 	lds	r30, 0x0B98
    43ac:	f0 91 99 0b 	lds	r31, 0x0B99
    43b0:	14 82       	std	Z+4, r1	; 0x04
    43b2:	e2 eb       	ldi	r30, 0xB2	; 178
    43b4:	fa e0       	ldi	r31, 0x0A	; 10

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43b6:	89 81       	ldd	r24, Y+1	; 0x01
    43b8:	99 27       	eor	r25, r25
    43ba:	87 fd       	sbrc	r24, 7
    43bc:	90 95       	com	r25
    43be:	a9 2f       	mov	r26, r25
    43c0:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43c2:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    43c4:	30 81       	ld	r19, Z
    43c6:	32 30       	cpi	r19, 0x02	; 2
    43c8:	99 f4       	brne	.+38     	; 0x43f0 <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43ca:	42 85       	ldd	r20, Z+10	; 0x0a
    43cc:	53 85       	ldd	r21, Z+11	; 0x0b
    43ce:	64 85       	ldd	r22, Z+12	; 0x0c
    43d0:	75 85       	ldd	r23, Z+13	; 0x0d
    43d2:	48 17       	cp	r20, r24
    43d4:	59 07       	cpc	r21, r25
    43d6:	6a 07       	cpc	r22, r26
    43d8:	7b 07       	cpc	r23, r27
    43da:	51 f4       	brne	.+20     	; 0x43f0 <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43dc:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    43de:	16 86       	std	Z+14, r1	; 0x0e
    43e0:	17 86       	std	Z+15, r1	; 0x0f
    43e2:	10 8a       	std	Z+16, r1	; 0x10
    43e4:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    43e6:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    43e8:	12 86       	std	Z+10, r1	; 0x0a
    43ea:	13 86       	std	Z+11, r1	; 0x0b
    43ec:	14 86       	std	Z+12, r1	; 0x0c
    43ee:	15 86       	std	Z+13, r1	; 0x0d
    43f0:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    43f2:	3b e0       	ldi	r19, 0x0B	; 11
    43f4:	e9 38       	cpi	r30, 0x89	; 137
    43f6:	f3 07       	cpc	r31, r19
    43f8:	29 f7       	brne	.-54     	; 0x43c4 <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    43fa:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
	}
		
return NRK_OK;
    43fe:	81 e0       	ldi	r24, 0x01	; 1
}
    4400:	0f 90       	pop	r0
    4402:	df 91       	pop	r29
    4404:	cf 91       	pop	r28
    4406:	1f 91       	pop	r17
    4408:	0f 91       	pop	r16
    440a:	08 95       	ret

0000440c <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    440c:	0e 94 27 21 	call	0x424e	; 0x424e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4410:	8f 3f       	cpi	r24, 0xFF	; 255
    4412:	11 f4       	brne	.+4      	; 0x4418 <nrk_sem_delete+0xc>
    4414:	81 e0       	ldi	r24, 0x01	; 1
    4416:	03 c0       	rjmp	.+6      	; 0x441e <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4418:	81 30       	cpi	r24, 0x01	; 1
    441a:	29 f4       	brne	.+10     	; 0x4426 <nrk_sem_delete+0x1a>
    441c:	82 e0       	ldi	r24, 0x02	; 2
    441e:	0e 94 08 1c 	call	0x3810	; 0x3810 <_nrk_errno_set>
    4422:	8f ef       	ldi	r24, 0xFF	; 255
    4424:	08 95       	ret

	nrk_sem_list[id].count=-1;
    4426:	99 27       	eor	r25, r25
    4428:	87 fd       	sbrc	r24, 7
    442a:	90 95       	com	r25
    442c:	fc 01       	movw	r30, r24
    442e:	ee 0f       	add	r30, r30
    4430:	ff 1f       	adc	r31, r31
    4432:	8e 0f       	add	r24, r30
    4434:	9f 1f       	adc	r25, r31
    4436:	fc 01       	movw	r30, r24
    4438:	ec 57       	subi	r30, 0x7C	; 124
    443a:	f4 4f       	sbci	r31, 0xF4	; 244
    443c:	8f ef       	ldi	r24, 0xFF	; 255
    443e:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4440:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4442:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4444:	80 91 97 0b 	lds	r24, 0x0B97
    4448:	81 50       	subi	r24, 0x01	; 1
    444a:	80 93 97 0b 	sts	0x0B97, r24
return NRK_OK;
    444e:	81 e0       	ldi	r24, 0x01	; 1
}
    4450:	08 95       	ret

00004452 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    4452:	e0 91 8d 0b 	lds	r30, 0x0B8D
    4456:	f0 91 8e 0b 	lds	r31, 0x0B8E
}
    445a:	80 81       	ld	r24, Z
    445c:	08 95       	ret

0000445e <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    445e:	e0 91 8d 0b 	lds	r30, 0x0B8D
    4462:	f0 91 8e 0b 	lds	r31, 0x0B8E
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    4466:	30 97       	sbiw	r30, 0x00	; 0
    4468:	21 f0       	breq	.+8      	; 0x4472 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    446a:	03 80       	ldd	r0, Z+3	; 0x03
    446c:	f4 81       	ldd	r31, Z+4	; 0x04
    446e:	e0 2d       	mov	r30, r0
    4470:	fa cf       	rjmp	.-12     	; 0x4466 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4472:	08 95       	ret

00004474 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4474:	af 92       	push	r10
    4476:	bf 92       	push	r11
    4478:	cf 92       	push	r12
    447a:	df 92       	push	r13
    447c:	ef 92       	push	r14
    447e:	ff 92       	push	r15
    4480:	0f 93       	push	r16
    4482:	1f 93       	push	r17
    4484:	cf 93       	push	r28
    4486:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    4488:	e0 91 a9 0a 	lds	r30, 0x0AA9
    448c:	f0 91 aa 0a 	lds	r31, 0x0AAA
    4490:	30 97       	sbiw	r30, 0x00	; 0
    4492:	09 f4       	brne	.+2      	; 0x4496 <nrk_add_to_readyQ+0x22>
    4494:	94 c0       	rjmp	.+296    	; 0x45be <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    4496:	00 91 8d 0b 	lds	r16, 0x0B8D
    449a:	10 91 8e 0b 	lds	r17, 0x0B8E
    CurNode = _free_node;

    if (_head_node != NULL)
    449e:	01 15       	cp	r16, r1
    44a0:	11 05       	cpc	r17, r1
    44a2:	09 f4       	brne	.+2      	; 0x44a6 <nrk_add_to_readyQ+0x32>
    44a4:	4c c0       	rjmp	.+152    	; 0x453e <nrk_add_to_readyQ+0xca>
    44a6:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    44a8:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    44aa:	58 2f       	mov	r21, r24
    44ac:	54 03       	mulsu	r21, r20
    44ae:	90 01       	movw	r18, r0
    44b0:	11 24       	eor	r1, r1
    44b2:	25 55       	subi	r18, 0x55	; 85
    44b4:	35 4f       	sbci	r19, 0xF5	; 245
    44b6:	79 01       	movw	r14, r18
    44b8:	9a e0       	ldi	r25, 0x0A	; 10
    44ba:	e9 0e       	add	r14, r25
    44bc:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    44be:	69 01       	movw	r12, r18
    44c0:	c4 e0       	ldi	r28, 0x04	; 4
    44c2:	cc 0e       	add	r12, r28
    44c4:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    44c6:	59 01       	movw	r10, r18
    44c8:	db e0       	ldi	r29, 0x0B	; 11
    44ca:	ad 0e       	add	r10, r29
    44cc:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    44ce:	2c 91       	ld	r18, X
    44d0:	30 e0       	ldi	r19, 0x00	; 0
    44d2:	42 9f       	mul	r20, r18
    44d4:	b0 01       	movw	r22, r0
    44d6:	43 9f       	mul	r20, r19
    44d8:	70 0d       	add	r23, r0
    44da:	11 24       	eor	r1, r1
    44dc:	65 55       	subi	r22, 0x55	; 85
    44de:	75 4f       	sbci	r23, 0xF5	; 245
    44e0:	eb 01       	movw	r28, r22
    44e2:	9c 81       	ldd	r25, Y+4	; 0x04
    44e4:	99 23       	and	r25, r25
    44e6:	29 f0       	breq	.+10     	; 0x44f2 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    44e8:	5b 85       	ldd	r21, Y+11	; 0x0b
    44ea:	e7 01       	movw	r28, r14
    44ec:	98 81       	ld	r25, Y
    44ee:	59 17       	cp	r21, r25
    44f0:	40 f1       	brcs	.+80     	; 0x4542 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    44f2:	e6 01       	movw	r28, r12
    44f4:	98 81       	ld	r25, Y
    44f6:	99 23       	and	r25, r25
    44f8:	69 f0       	breq	.+26     	; 0x4514 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    44fa:	42 9f       	mul	r20, r18
    44fc:	b0 01       	movw	r22, r0
    44fe:	43 9f       	mul	r20, r19
    4500:	70 0d       	add	r23, r0
    4502:	11 24       	eor	r1, r1
    4504:	65 55       	subi	r22, 0x55	; 85
    4506:	75 4f       	sbci	r23, 0xF5	; 245
    4508:	eb 01       	movw	r28, r22
    450a:	5a 85       	ldd	r21, Y+10	; 0x0a
    450c:	e5 01       	movw	r28, r10
    450e:	98 81       	ld	r25, Y
    4510:	59 17       	cp	r21, r25
    4512:	b8 f0       	brcs	.+46     	; 0x4542 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4514:	42 9f       	mul	r20, r18
    4516:	b0 01       	movw	r22, r0
    4518:	43 9f       	mul	r20, r19
    451a:	70 0d       	add	r23, r0
    451c:	11 24       	eor	r1, r1
    451e:	9b 01       	movw	r18, r22
    4520:	25 55       	subi	r18, 0x55	; 85
    4522:	35 4f       	sbci	r19, 0xF5	; 245
    4524:	e9 01       	movw	r28, r18
    4526:	2a 85       	ldd	r18, Y+10	; 0x0a
    4528:	e7 01       	movw	r28, r14
    452a:	98 81       	ld	r25, Y
    452c:	29 17       	cp	r18, r25
    452e:	48 f0       	brcs	.+18     	; 0x4542 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    4530:	13 96       	adiw	r26, 0x03	; 3
    4532:	0d 90       	ld	r0, X+
    4534:	bc 91       	ld	r27, X
    4536:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    4538:	10 97       	sbiw	r26, 0x00	; 0
    453a:	49 f6       	brne	.-110    	; 0x44ce <nrk_add_to_readyQ+0x5a>
    453c:	02 c0       	rjmp	.+4      	; 0x4542 <nrk_add_to_readyQ+0xce>
    453e:	a0 e0       	ldi	r26, 0x00	; 0
    4540:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    4542:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    4544:	c3 81       	ldd	r28, Z+3	; 0x03
    4546:	d4 81       	ldd	r29, Z+4	; 0x04
    4548:	d0 93 aa 0a 	sts	0x0AAA, r29
    454c:	c0 93 a9 0a 	sts	0x0AA9, r28

    if (NextNode == _head_node)
    4550:	a0 17       	cp	r26, r16
    4552:	b1 07       	cpc	r27, r17
    4554:	b1 f4       	brne	.+44     	; 0x4582 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    4556:	10 97       	sbiw	r26, 0x00	; 0
    4558:	49 f0       	breq	.+18     	; 0x456c <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    455a:	b4 83       	std	Z+4, r27	; 0x04
    455c:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    455e:	12 82       	std	Z+2, r1	; 0x02
    4560:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    4562:	12 96       	adiw	r26, 0x02	; 2
    4564:	fc 93       	st	X, r31
    4566:	ee 93       	st	-X, r30
    4568:	11 97       	sbiw	r26, 0x01	; 1
    456a:	06 c0       	rjmp	.+12     	; 0x4578 <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    456c:	14 82       	std	Z+4, r1	; 0x04
    456e:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4570:	12 82       	std	Z+2, r1	; 0x02
    4572:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4574:	fa 83       	std	Y+2, r31	; 0x02
    4576:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    4578:	f0 93 8e 0b 	sts	0x0B8E, r31
    457c:	e0 93 8d 0b 	sts	0x0B8D, r30
    4580:	1e c0       	rjmp	.+60     	; 0x45be <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    4582:	ac 17       	cp	r26, r28
    4584:	bd 07       	cpc	r27, r29
    4586:	79 f0       	breq	.+30     	; 0x45a6 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4588:	11 96       	adiw	r26, 0x01	; 1
    458a:	8d 91       	ld	r24, X+
    458c:	9c 91       	ld	r25, X
    458e:	12 97       	sbiw	r26, 0x02	; 2
    4590:	92 83       	std	Z+2, r25	; 0x02
    4592:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4594:	b4 83       	std	Z+4, r27	; 0x04
    4596:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4598:	11 96       	adiw	r26, 0x01	; 1
    459a:	cd 91       	ld	r28, X+
    459c:	dc 91       	ld	r29, X
    459e:	12 97       	sbiw	r26, 0x02	; 2
    45a0:	fc 83       	std	Y+4, r31	; 0x04
    45a2:	eb 83       	std	Y+3, r30	; 0x03
    45a4:	08 c0       	rjmp	.+16     	; 0x45b6 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    45a6:	14 82       	std	Z+4, r1	; 0x04
    45a8:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    45aa:	11 96       	adiw	r26, 0x01	; 1
    45ac:	8d 91       	ld	r24, X+
    45ae:	9c 91       	ld	r25, X
    45b0:	12 97       	sbiw	r26, 0x02	; 2
    45b2:	92 83       	std	Z+2, r25	; 0x02
    45b4:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    45b6:	12 96       	adiw	r26, 0x02	; 2
    45b8:	fc 93       	st	X, r31
    45ba:	ee 93       	st	-X, r30
    45bc:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    45be:	df 91       	pop	r29
    45c0:	cf 91       	pop	r28
    45c2:	1f 91       	pop	r17
    45c4:	0f 91       	pop	r16
    45c6:	ff 90       	pop	r15
    45c8:	ef 90       	pop	r14
    45ca:	df 90       	pop	r13
    45cc:	cf 90       	pop	r12
    45ce:	bf 90       	pop	r11
    45d0:	af 90       	pop	r10
    45d2:	08 95       	ret

000045d4 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    45d4:	cf 93       	push	r28
    45d6:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    45d8:	e0 91 8d 0b 	lds	r30, 0x0B8D
    45dc:	f0 91 8e 0b 	lds	r31, 0x0B8E
    45e0:	30 97       	sbiw	r30, 0x00	; 0
    45e2:	09 f4       	brne	.+2      	; 0x45e6 <nrk_rem_from_readyQ+0x12>
    45e4:	44 c0       	rjmp	.+136    	; 0x466e <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    45e6:	99 27       	eor	r25, r25
    45e8:	87 fd       	sbrc	r24, 7
    45ea:	90 95       	com	r25
    45ec:	20 81       	ld	r18, Z
    45ee:	30 e0       	ldi	r19, 0x00	; 0
    45f0:	28 17       	cp	r18, r24
    45f2:	39 07       	cpc	r19, r25
    45f4:	81 f4       	brne	.+32     	; 0x4616 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    45f6:	a3 81       	ldd	r26, Z+3	; 0x03
    45f8:	b4 81       	ldd	r27, Z+4	; 0x04
    45fa:	b0 93 8e 0b 	sts	0x0B8E, r27
    45fe:	a0 93 8d 0b 	sts	0x0B8D, r26
        _head_node->Prev = NULL;
    4602:	12 96       	adiw	r26, 0x02	; 2
    4604:	1c 92       	st	X, r1
    4606:	1e 92       	st	-X, r1
    4608:	11 97       	sbiw	r26, 0x01	; 1
    460a:	18 c0       	rjmp	.+48     	; 0x463c <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    460c:	03 80       	ldd	r0, Z+3	; 0x03
    460e:	f4 81       	ldd	r31, Z+4	; 0x04
    4610:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4612:	30 97       	sbiw	r30, 0x00	; 0
    4614:	61 f1       	breq	.+88     	; 0x466e <nrk_rem_from_readyQ+0x9a>
    4616:	20 81       	ld	r18, Z
    4618:	30 e0       	ldi	r19, 0x00	; 0
    461a:	28 17       	cp	r18, r24
    461c:	39 07       	cpc	r19, r25
    461e:	b1 f7       	brne	.-20     	; 0x460c <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4620:	c1 81       	ldd	r28, Z+1	; 0x01
    4622:	d2 81       	ldd	r29, Z+2	; 0x02
    4624:	83 81       	ldd	r24, Z+3	; 0x03
    4626:	94 81       	ldd	r25, Z+4	; 0x04
    4628:	9c 83       	std	Y+4, r25	; 0x04
    462a:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    462c:	a3 81       	ldd	r26, Z+3	; 0x03
    462e:	b4 81       	ldd	r27, Z+4	; 0x04
    4630:	10 97       	sbiw	r26, 0x00	; 0
    4632:	21 f0       	breq	.+8      	; 0x463c <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4634:	12 96       	adiw	r26, 0x02	; 2
    4636:	dc 93       	st	X, r29
    4638:	ce 93       	st	-X, r28
    463a:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    463c:	a0 91 a9 0a 	lds	r26, 0x0AA9
    4640:	b0 91 aa 0a 	lds	r27, 0x0AAA
    4644:	10 97       	sbiw	r26, 0x00	; 0
    4646:	39 f4       	brne	.+14     	; 0x4656 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    4648:	f0 93 aa 0a 	sts	0x0AAA, r31
    464c:	e0 93 a9 0a 	sts	0x0AA9, r30
        _free_node->Next = NULL;
    4650:	14 82       	std	Z+4, r1	; 0x04
    4652:	13 82       	std	Z+3, r1	; 0x03
    4654:	0a c0       	rjmp	.+20     	; 0x466a <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4656:	b4 83       	std	Z+4, r27	; 0x04
    4658:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    465a:	12 96       	adiw	r26, 0x02	; 2
    465c:	fc 93       	st	X, r31
    465e:	ee 93       	st	-X, r30
    4660:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    4662:	f0 93 aa 0a 	sts	0x0AAA, r31
    4666:	e0 93 a9 0a 	sts	0x0AA9, r30
    }
    _free_node->Prev = NULL;
    466a:	12 82       	std	Z+2, r1	; 0x02
    466c:	11 82       	std	Z+1, r1	; 0x01
}
    466e:	df 91       	pop	r29
    4670:	cf 91       	pop	r28
    4672:	08 95       	ret

00004674 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4674:	ef 92       	push	r14
    4676:	ff 92       	push	r15
    4678:	0f 93       	push	r16
    467a:	1f 93       	push	r17
    467c:	cf 93       	push	r28
    467e:	df 93       	push	r29
    4680:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4682:	4b 81       	ldd	r20, Y+3	; 0x03
    4684:	5c 81       	ldd	r21, Y+4	; 0x04
    4686:	69 81       	ldd	r22, Y+1	; 0x01
    4688:	7a 81       	ldd	r23, Y+2	; 0x02
    468a:	8d 81       	ldd	r24, Y+5	; 0x05
    468c:	9e 81       	ldd	r25, Y+6	; 0x06
    468e:	0e 94 42 30 	call	0x6084	; 0x6084 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4692:	2f 81       	ldd	r18, Y+7	; 0x07
    4694:	22 23       	and	r18, r18
    4696:	71 f0       	breq	.+28     	; 0x46b4 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4698:	4b 81       	ldd	r20, Y+3	; 0x03
    469a:	5c 81       	ldd	r21, Y+4	; 0x04
    469c:	e1 2c       	mov	r14, r1
    469e:	f1 2c       	mov	r15, r1
    46a0:	00 e0       	ldi	r16, 0x00	; 0
    46a2:	10 e0       	ldi	r17, 0x00	; 0
    46a4:	20 e0       	ldi	r18, 0x00	; 0
    46a6:	30 e0       	ldi	r19, 0x00	; 0
    46a8:	bc 01       	movw	r22, r24
    46aa:	ce 01       	movw	r24, r28
    46ac:	0e 94 09 18 	call	0x3012	; 0x3012 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    46b0:	1f 82       	std	Y+7, r1	; 0x07
    46b2:	0c c0       	rjmp	.+24     	; 0x46cc <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    46b4:	e8 81       	ld	r30, Y
    46b6:	2b e2       	ldi	r18, 0x2B	; 43
    46b8:	e2 02       	muls	r30, r18
    46ba:	f0 01       	movw	r30, r0
    46bc:	11 24       	eor	r1, r1
    46be:	e5 55       	subi	r30, 0x55	; 85
    46c0:	f5 4f       	sbci	r31, 0xF5	; 245
    46c2:	21 85       	ldd	r18, Z+9	; 0x09
    46c4:	23 30       	cpi	r18, 0x03	; 3
    46c6:	b9 f4       	brne	.+46     	; 0x46f6 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    46c8:	91 83       	std	Z+1, r25	; 0x01
    46ca:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    46cc:	e8 81       	ld	r30, Y
    46ce:	8b e2       	ldi	r24, 0x2B	; 43
    46d0:	e8 02       	muls	r30, r24
    46d2:	f0 01       	movw	r30, r0
    46d4:	11 24       	eor	r1, r1
    46d6:	e5 55       	subi	r30, 0x55	; 85
    46d8:	f5 4f       	sbci	r31, 0xF5	; 245
    46da:	85 89       	ldd	r24, Z+21	; 0x15
    46dc:	96 89       	ldd	r25, Z+22	; 0x16
    46de:	a7 89       	ldd	r26, Z+23	; 0x17
    46e0:	b0 8d       	ldd	r27, Z+24	; 0x18
    46e2:	89 2b       	or	r24, r25
    46e4:	8a 2b       	or	r24, r26
    46e6:	8b 2b       	or	r24, r27
    46e8:	41 f4       	brne	.+16     	; 0x46fa <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    46ea:	82 e0       	ldi	r24, 0x02	; 2
    46ec:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    46ee:	88 81       	ld	r24, Y
    46f0:	0e 94 3a 22 	call	0x4474	; 0x4474 <nrk_add_to_readyQ>
    46f4:	02 c0       	rjmp	.+4      	; 0x46fa <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    46f6:	8f ef       	ldi	r24, 0xFF	; 255
    46f8:	01 c0       	rjmp	.+2      	; 0x46fc <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    46fa:	81 e0       	ldi	r24, 0x01	; 1
}
    46fc:	df 91       	pop	r29
    46fe:	cf 91       	pop	r28
    4700:	1f 91       	pop	r17
    4702:	0f 91       	pop	r16
    4704:	ff 90       	pop	r15
    4706:	ef 90       	pop	r14
    4708:	08 95       	ret

0000470a <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    470a:	1f 93       	push	r17
    470c:	cf 93       	push	r28
    470e:	df 93       	push	r29
    4710:	cd b7       	in	r28, 0x3d	; 61
    4712:	de b7       	in	r29, 0x3e	; 62
    4714:	28 97       	sbiw	r28, 0x08	; 8
    4716:	0f b6       	in	r0, 0x3f	; 63
    4718:	f8 94       	cli
    471a:	de bf       	out	0x3e, r29	; 62
    471c:	0f be       	out	0x3f, r0	; 63
    471e:	cd bf       	out	0x3d, r28	; 61
    4720:	29 83       	std	Y+1, r18	; 0x01
    4722:	3a 83       	std	Y+2, r19	; 0x02
    4724:	4b 83       	std	Y+3, r20	; 0x03
    4726:	5c 83       	std	Y+4, r21	; 0x04
    4728:	6d 83       	std	Y+5, r22	; 0x05
    472a:	7e 83       	std	Y+6, r23	; 0x06
    472c:	8f 83       	std	Y+7, r24	; 0x07
    472e:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4730:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4734:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    4738:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    473a:	ce 01       	movw	r24, r28
    473c:	01 96       	adiw	r24, 0x01	; 1
    473e:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    4742:	63 30       	cpi	r22, 0x03	; 3
    4744:	71 05       	cpc	r23, r1
    4746:	98 f0       	brcs	.+38     	; 0x476e <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4748:	e0 91 98 0b 	lds	r30, 0x0B98
    474c:	f0 91 99 0b 	lds	r31, 0x0B99
    4750:	21 2f       	mov	r18, r17
    4752:	30 e0       	ldi	r19, 0x00	; 0
    4754:	62 0f       	add	r22, r18
    4756:	73 1f       	adc	r23, r19
    4758:	cb 01       	movw	r24, r22
    475a:	a0 e0       	ldi	r26, 0x00	; 0
    475c:	b0 e0       	ldi	r27, 0x00	; 0
    475e:	85 8b       	std	Z+21, r24	; 0x15
    4760:	96 8b       	std	Z+22, r25	; 0x16
    4762:	a7 8b       	std	Z+23, r26	; 0x17
    4764:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4766:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>

    return NRK_OK;
    476a:	81 e0       	ldi	r24, 0x01	; 1
    476c:	01 c0       	rjmp	.+2      	; 0x4770 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    476e:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4770:	28 96       	adiw	r28, 0x08	; 8
    4772:	0f b6       	in	r0, 0x3f	; 63
    4774:	f8 94       	cli
    4776:	de bf       	out	0x3e, r29	; 62
    4778:	0f be       	out	0x3f, r0	; 63
    477a:	cd bf       	out	0x3d, r28	; 61
    477c:	df 91       	pop	r29
    477e:	cf 91       	pop	r28
    4780:	1f 91       	pop	r17
    4782:	08 95       	ret

00004784 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4784:	0e 94 15 30 	call	0x602a	; 0x602a <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4788:	e0 91 98 0b 	lds	r30, 0x0B98
    478c:	f0 91 99 0b 	lds	r31, 0x0B99
    4790:	85 81       	ldd	r24, Z+5	; 0x05
    4792:	81 11       	cpse	r24, r1
    4794:	f7 cf       	rjmp	.-18     	; 0x4784 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4796:	08 95       	ret

00004798 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4798:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    479a:	0e 94 f7 1e 	call	0x3dee	; 0x3dee <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    479e:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    47a2:	e0 91 98 0b 	lds	r30, 0x0B98
    47a6:	f0 91 99 0b 	lds	r31, 0x0B99
    47aa:	81 e0       	ldi	r24, 0x01	; 1
    47ac:	90 e0       	ldi	r25, 0x00	; 0
    47ae:	92 a7       	std	Z+42, r25	; 0x2a
    47b0:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    47b2:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    47b4:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    47b8:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    47ba:	88 3f       	cpi	r24, 0xF8	; 248
    47bc:	80 f4       	brcc	.+32     	; 0x47de <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47be:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    47c2:	2c 2f       	mov	r18, r28
    47c4:	30 e0       	ldi	r19, 0x00	; 0
    47c6:	2f 5f       	subi	r18, 0xFF	; 255
    47c8:	3f 4f       	sbci	r19, 0xFF	; 255
    47ca:	90 e0       	ldi	r25, 0x00	; 0
    47cc:	28 17       	cp	r18, r24
    47ce:	39 07       	cpc	r19, r25
    47d0:	34 f4       	brge	.+12     	; 0x47de <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    47d2:	82 e0       	ldi	r24, 0x02	; 2
    47d4:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    47d6:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    47da:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    47de:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    47e2:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    47e6:	81 e0       	ldi	r24, 0x01	; 1
    47e8:	cf 91       	pop	r28
    47ea:	08 95       	ret

000047ec <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    47ec:	e0 91 98 0b 	lds	r30, 0x0B98
    47f0:	f0 91 99 0b 	lds	r31, 0x0B99
    47f4:	80 85       	ldd	r24, Z+8	; 0x08
    47f6:	0e 94 ea 22 	call	0x45d4	; 0x45d4 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    47fa:	e0 91 98 0b 	lds	r30, 0x0B98
    47fe:	f0 91 99 0b 	lds	r31, 0x0B99
    4802:	84 e0       	ldi	r24, 0x04	; 4
    4804:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4806:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_wait_until_next_period>
    return NRK_OK;
}
    480a:	81 e0       	ldi	r24, 0x01	; 1
    480c:	08 95       	ret

0000480e <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    480e:	cf 93       	push	r28
    4810:	df 93       	push	r29
    4812:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4814:	0e 94 f7 1e 	call	0x3dee	; 0x3dee <nrk_stack_check>

    if (p == 0)
    4818:	20 97       	sbiw	r28, 0x00	; 0
    481a:	11 f4       	brne	.+4      	; 0x4820 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    481c:	c1 e0       	ldi	r28, 0x01	; 1
    481e:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4820:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4824:	e0 91 98 0b 	lds	r30, 0x0B98
    4828:	f0 91 99 0b 	lds	r31, 0x0B99
    482c:	81 e0       	ldi	r24, 0x01	; 1
    482e:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4830:	d2 a7       	std	Z+42, r29	; 0x2a
    4832:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    4834:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    4838:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    483a:	88 3f       	cpi	r24, 0xF8	; 248
    483c:	80 f4       	brcc	.+32     	; 0x485e <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    483e:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    4842:	2c 2f       	mov	r18, r28
    4844:	30 e0       	ldi	r19, 0x00	; 0
    4846:	2f 5f       	subi	r18, 0xFF	; 255
    4848:	3f 4f       	sbci	r19, 0xFF	; 255
    484a:	90 e0       	ldi	r25, 0x00	; 0
    484c:	28 17       	cp	r18, r24
    484e:	39 07       	cpc	r19, r25
    4850:	34 f4       	brge	.+12     	; 0x485e <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    4852:	82 e0       	ldi	r24, 0x02	; 2
    4854:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4856:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    485a:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    485e:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4862:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4866:	81 e0       	ldi	r24, 0x01	; 1
    4868:	df 91       	pop	r29
    486a:	cf 91       	pop	r28
    486c:	08 95       	ret

0000486e <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    486e:	ef 92       	push	r14
    4870:	ff 92       	push	r15
    4872:	0f 93       	push	r16
    4874:	1f 93       	push	r17
    4876:	cf 93       	push	r28
    4878:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    487a:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    487e:	e0 91 98 0b 	lds	r30, 0x0B98
    4882:	f0 91 99 0b 	lds	r31, 0x0B99
    4886:	81 e0       	ldi	r24, 0x01	; 1
    4888:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    488a:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    488e:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4890:	e0 91 98 0b 	lds	r30, 0x0B98
    4894:	f0 91 99 0b 	lds	r31, 0x0B99
    4898:	e8 2e       	mov	r14, r24
    489a:	f1 2c       	mov	r15, r1
    489c:	c7 01       	movw	r24, r14
    489e:	80 0f       	add	r24, r16
    48a0:	91 1f       	adc	r25, r17
    48a2:	a0 e0       	ldi	r26, 0x00	; 0
    48a4:	b0 e0       	ldi	r27, 0x00	; 0
    48a6:	85 8b       	std	Z+21, r24	; 0x15
    48a8:	96 8b       	std	Z+22, r25	; 0x16
    48aa:	a7 8b       	std	Z+23, r26	; 0x17
    48ac:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    48ae:	c8 3f       	cpi	r28, 0xF8	; 248
    48b0:	78 f4       	brcc	.+30     	; 0x48d0 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48b2:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    48b6:	9f ef       	ldi	r25, 0xFF	; 255
    48b8:	e9 1a       	sub	r14, r25
    48ba:	f9 0a       	sbc	r15, r25
    48bc:	90 e0       	ldi	r25, 0x00	; 0
    48be:	e8 16       	cp	r14, r24
    48c0:	f9 06       	cpc	r15, r25
    48c2:	34 f4       	brge	.+12     	; 0x48d0 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    48c4:	82 e0       	ldi	r24, 0x02	; 2
    48c6:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    48c8:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);
    48cc:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    48d0:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    48d4:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48d8:	81 e0       	ldi	r24, 0x01	; 1
    48da:	cf 91       	pop	r28
    48dc:	1f 91       	pop	r17
    48de:	0f 91       	pop	r16
    48e0:	ff 90       	pop	r15
    48e2:	ef 90       	pop	r14
    48e4:	08 95       	ret

000048e6 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    48e6:	cf 93       	push	r28
    48e8:	df 93       	push	r29
    48ea:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    48ec:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    48f0:	e0 91 98 0b 	lds	r30, 0x0B98
    48f4:	f0 91 99 0b 	lds	r31, 0x0B99
    48f8:	21 e0       	ldi	r18, 0x01	; 1
    48fa:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    48fc:	ce 01       	movw	r24, r28
    48fe:	a0 e0       	ldi	r26, 0x00	; 0
    4900:	b0 e0       	ldi	r27, 0x00	; 0
    4902:	85 8b       	std	Z+21, r24	; 0x15
    4904:	96 8b       	std	Z+22, r25	; 0x16
    4906:	a7 8b       	std	Z+23, r26	; 0x17
    4908:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    490a:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    490e:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4910:	88 3f       	cpi	r24, 0xF8	; 248
    4912:	80 f4       	brcc	.+32     	; 0x4934 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4914:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    4918:	2c 2f       	mov	r18, r28
    491a:	30 e0       	ldi	r19, 0x00	; 0
    491c:	2f 5f       	subi	r18, 0xFF	; 255
    491e:	3f 4f       	sbci	r19, 0xFF	; 255
    4920:	90 e0       	ldi	r25, 0x00	; 0
    4922:	28 17       	cp	r18, r24
    4924:	39 07       	cpc	r19, r25
    4926:	34 f4       	brge	.+12     	; 0x4934 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    4928:	82 e0       	ldi	r24, 0x02	; 2
    492a:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    492c:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);
    4930:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4934:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4938:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    493c:	81 e0       	ldi	r24, 0x01	; 1
    493e:	df 91       	pop	r29
    4940:	cf 91       	pop	r28
    4942:	08 95       	ret

00004944 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4944:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    4946:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    494a:	e0 91 98 0b 	lds	r30, 0x0B98
    494e:	f0 91 99 0b 	lds	r31, 0x0B99
    4952:	81 e0       	ldi	r24, 0x01	; 1
    4954:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4956:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4958:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    495c:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    495e:	88 3f       	cpi	r24, 0xF8	; 248
    4960:	80 f4       	brcc	.+32     	; 0x4982 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4962:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    4966:	2c 2f       	mov	r18, r28
    4968:	30 e0       	ldi	r19, 0x00	; 0
    496a:	2f 5f       	subi	r18, 0xFF	; 255
    496c:	3f 4f       	sbci	r19, 0xFF	; 255
    496e:	90 e0       	ldi	r25, 0x00	; 0
    4970:	28 17       	cp	r18, r24
    4972:	39 07       	cpc	r19, r25
    4974:	34 f4       	brge	.+12     	; 0x4982 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4976:	82 e0       	ldi	r24, 0x02	; 2
    4978:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    497a:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);
    497e:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4982:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4986:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    498a:	81 e0       	ldi	r24, 0x01	; 1
    498c:	cf 91       	pop	r28
    498e:	08 95       	ret

00004990 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    4990:	1f 93       	push	r17
    4992:	cf 93       	push	r28
    4994:	df 93       	push	r29
    4996:	cd b7       	in	r28, 0x3d	; 61
    4998:	de b7       	in	r29, 0x3e	; 62
    499a:	28 97       	sbiw	r28, 0x08	; 8
    499c:	0f b6       	in	r0, 0x3f	; 63
    499e:	f8 94       	cli
    49a0:	de bf       	out	0x3e, r29	; 62
    49a2:	0f be       	out	0x3f, r0	; 63
    49a4:	cd bf       	out	0x3d, r28	; 61
    49a6:	29 83       	std	Y+1, r18	; 0x01
    49a8:	3a 83       	std	Y+2, r19	; 0x02
    49aa:	4b 83       	std	Y+3, r20	; 0x03
    49ac:	5c 83       	std	Y+4, r21	; 0x04
    49ae:	6d 83       	std	Y+5, r22	; 0x05
    49b0:	7e 83       	std	Y+6, r23	; 0x06
    49b2:	8f 83       	std	Y+7, r24	; 0x07
    49b4:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    49b6:	0e 94 f7 1e 	call	0x3dee	; 0x3dee <nrk_stack_check>

    nrk_int_disable ();
    49ba:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    49be:	e0 91 98 0b 	lds	r30, 0x0B98
    49c2:	f0 91 99 0b 	lds	r31, 0x0B99
    49c6:	81 e0       	ldi	r24, 0x01	; 1
    49c8:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    49ca:	81 e0       	ldi	r24, 0x01	; 1
    49cc:	90 e0       	ldi	r25, 0x00	; 0
    49ce:	92 a7       	std	Z+42, r25	; 0x2a
    49d0:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    49d2:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    49d6:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    49d8:	ce 01       	movw	r24, r28
    49da:	01 96       	adiw	r24, 0x01	; 1
    49dc:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    49e0:	e0 91 98 0b 	lds	r30, 0x0B98
    49e4:	f0 91 99 0b 	lds	r31, 0x0B99
    49e8:	dc 01       	movw	r26, r24
    49ea:	cb 01       	movw	r24, r22
    49ec:	81 0f       	add	r24, r17
    49ee:	91 1d       	adc	r25, r1
    49f0:	a1 1d       	adc	r26, r1
    49f2:	b1 1d       	adc	r27, r1
    49f4:	85 8b       	std	Z+21, r24	; 0x15
    49f6:	96 8b       	std	Z+22, r25	; 0x16
    49f8:	a7 8b       	std	Z+23, r26	; 0x17
    49fa:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    49fc:	18 3f       	cpi	r17, 0xF8	; 248
    49fe:	80 f4       	brcc	.+32     	; 0x4a20 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a00:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    4a04:	21 2f       	mov	r18, r17
    4a06:	30 e0       	ldi	r19, 0x00	; 0
    4a08:	2f 5f       	subi	r18, 0xFF	; 255
    4a0a:	3f 4f       	sbci	r19, 0xFF	; 255
    4a0c:	90 e0       	ldi	r25, 0x00	; 0
    4a0e:	28 17       	cp	r18, r24
    4a10:	39 07       	cpc	r19, r25
    4a12:	34 f4       	brge	.+12     	; 0x4a20 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    4a14:	82 e0       	ldi	r24, 0x02	; 2
    4a16:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    4a18:	80 93 2d 09 	sts	0x092D, r24
            _nrk_set_next_wakeup (timer);
    4a1c:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4a20:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4a24:	0e 94 c2 23 	call	0x4784	; 0x4784 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a28:	81 e0       	ldi	r24, 0x01	; 1
    4a2a:	28 96       	adiw	r28, 0x08	; 8
    4a2c:	0f b6       	in	r0, 0x3f	; 63
    4a2e:	f8 94       	cli
    4a30:	de bf       	out	0x3e, r29	; 62
    4a32:	0f be       	out	0x3f, r0	; 63
    4a34:	cd bf       	out	0x3d, r28	; 61
    4a36:	df 91       	pop	r29
    4a38:	cf 91       	pop	r28
    4a3a:	1f 91       	pop	r17
    4a3c:	08 95       	ret

00004a3e <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4a3e:	8f 92       	push	r8
    4a40:	9f 92       	push	r9
    4a42:	af 92       	push	r10
    4a44:	bf 92       	push	r11
    4a46:	cf 92       	push	r12
    4a48:	df 92       	push	r13
    4a4a:	ef 92       	push	r14
    4a4c:	ff 92       	push	r15
    4a4e:	0f 93       	push	r16
    4a50:	1f 93       	push	r17
    4a52:	cf 93       	push	r28
    4a54:	df 93       	push	r29
    4a56:	cd b7       	in	r28, 0x3d	; 61
    4a58:	de b7       	in	r29, 0x3e	; 62
    4a5a:	60 97       	sbiw	r28, 0x10	; 16
    4a5c:	0f b6       	in	r0, 0x3f	; 63
    4a5e:	f8 94       	cli
    4a60:	de bf       	out	0x3e, r29	; 62
    4a62:	0f be       	out	0x3f, r0	; 63
    4a64:	cd bf       	out	0x3d, r28	; 61
    4a66:	29 87       	std	Y+9, r18	; 0x09
    4a68:	3a 87       	std	Y+10, r19	; 0x0a
    4a6a:	4b 87       	std	Y+11, r20	; 0x0b
    4a6c:	5c 87       	std	Y+12, r21	; 0x0c
    4a6e:	6d 87       	std	Y+13, r22	; 0x0d
    4a70:	7e 87       	std	Y+14, r23	; 0x0e
    4a72:	8f 87       	std	Y+15, r24	; 0x0f
    4a74:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4a76:	ce 01       	movw	r24, r28
    4a78:	01 96       	adiw	r24, 0x01	; 1
    4a7a:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4a7e:	89 80       	ldd	r8, Y+1	; 0x01
    4a80:	9a 80       	ldd	r9, Y+2	; 0x02
    4a82:	ab 80       	ldd	r10, Y+3	; 0x03
    4a84:	bc 80       	ldd	r11, Y+4	; 0x04
    4a86:	cd 80       	ldd	r12, Y+5	; 0x05
    4a88:	de 80       	ldd	r13, Y+6	; 0x06
    4a8a:	ef 80       	ldd	r14, Y+7	; 0x07
    4a8c:	f8 84       	ldd	r15, Y+8	; 0x08
    4a8e:	09 85       	ldd	r16, Y+9	; 0x09
    4a90:	1a 85       	ldd	r17, Y+10	; 0x0a
    4a92:	2b 85       	ldd	r18, Y+11	; 0x0b
    4a94:	3c 85       	ldd	r19, Y+12	; 0x0c
    4a96:	4d 85       	ldd	r20, Y+13	; 0x0d
    4a98:	5e 85       	ldd	r21, Y+14	; 0x0e
    4a9a:	6f 85       	ldd	r22, Y+15	; 0x0f
    4a9c:	78 89       	ldd	r23, Y+16	; 0x10
    4a9e:	ce 01       	movw	r24, r28
    4aa0:	09 96       	adiw	r24, 0x09	; 9
    4aa2:	0e 94 d8 25 	call	0x4bb0	; 0x4bb0 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4aa6:	8f 3f       	cpi	r24, 0xFF	; 255
    4aa8:	61 f0       	breq	.+24     	; 0x4ac2 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4aaa:	29 85       	ldd	r18, Y+9	; 0x09
    4aac:	3a 85       	ldd	r19, Y+10	; 0x0a
    4aae:	4b 85       	ldd	r20, Y+11	; 0x0b
    4ab0:	5c 85       	ldd	r21, Y+12	; 0x0c
    4ab2:	6d 85       	ldd	r22, Y+13	; 0x0d
    4ab4:	7e 85       	ldd	r23, Y+14	; 0x0e
    4ab6:	8f 85       	ldd	r24, Y+15	; 0x0f
    4ab8:	98 89       	ldd	r25, Y+16	; 0x10
    4aba:	0e 94 c8 24 	call	0x4990	; 0x4990 <nrk_wait>

    return NRK_OK;
    4abe:	81 e0       	ldi	r24, 0x01	; 1
    4ac0:	01 c0       	rjmp	.+2      	; 0x4ac4 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4ac2:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4ac4:	60 96       	adiw	r28, 0x10	; 16
    4ac6:	0f b6       	in	r0, 0x3f	; 63
    4ac8:	f8 94       	cli
    4aca:	de bf       	out	0x3e, r29	; 62
    4acc:	0f be       	out	0x3f, r0	; 63
    4ace:	cd bf       	out	0x3d, r28	; 61
    4ad0:	df 91       	pop	r29
    4ad2:	cf 91       	pop	r28
    4ad4:	1f 91       	pop	r17
    4ad6:	0f 91       	pop	r16
    4ad8:	ff 90       	pop	r15
    4ada:	ef 90       	pop	r14
    4adc:	df 90       	pop	r13
    4ade:	cf 90       	pop	r12
    4ae0:	bf 90       	pop	r11
    4ae2:	af 90       	pop	r10
    4ae4:	9f 90       	pop	r9
    4ae6:	8f 90       	pop	r8
    4ae8:	08 95       	ret

00004aea <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4aea:	e0 91 98 0b 	lds	r30, 0x0B98
    4aee:	f0 91 99 0b 	lds	r31, 0x0B99
}
    4af2:	80 85       	ldd	r24, Z+8	; 0x08
    4af4:	08 95       	ret

00004af6 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4af6:	0f 93       	push	r16
    4af8:	1f 93       	push	r17
    4afa:	cf 93       	push	r28
    4afc:	df 93       	push	r29
    4afe:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4b00:	1c 82       	std	Y+4, r1	; 0x04
    4b02:	1d 82       	std	Y+5, r1	; 0x05
    4b04:	1e 82       	std	Y+6, r1	; 0x06
    4b06:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4b08:	80 91 8f 0b 	lds	r24, 0x0B8F
    4b0c:	90 91 90 0b 	lds	r25, 0x0B90
    4b10:	a0 91 91 0b 	lds	r26, 0x0B91
    4b14:	b0 91 92 0b 	lds	r27, 0x0B92
    4b18:	88 83       	st	Y, r24
    4b1a:	99 83       	std	Y+1, r25	; 0x01
    4b1c:	aa 83       	std	Y+2, r26	; 0x02
    4b1e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4b20:	80 91 93 0b 	lds	r24, 0x0B93
    4b24:	90 91 94 0b 	lds	r25, 0x0B94
    4b28:	a0 91 95 0b 	lds	r26, 0x0B95
    4b2c:	b0 91 96 0b 	lds	r27, 0x0B96
    4b30:	8c 83       	std	Y+4, r24	; 0x04
    4b32:	9d 83       	std	Y+5, r25	; 0x05
    4b34:	ae 83       	std	Y+6, r26	; 0x06
    4b36:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4b38:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    4b3c:	a8 2f       	mov	r26, r24
    4b3e:	b0 e0       	ldi	r27, 0x00	; 0
    4b40:	23 eb       	ldi	r18, 0xB3	; 179
    4b42:	36 ee       	ldi	r19, 0xE6	; 230
    4b44:	4e e0       	ldi	r20, 0x0E	; 14
    4b46:	50 e0       	ldi	r21, 0x00	; 0
    4b48:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    4b4c:	0c 81       	ldd	r16, Y+4	; 0x04
    4b4e:	1d 81       	ldd	r17, Y+5	; 0x05
    4b50:	2e 81       	ldd	r18, Y+6	; 0x06
    4b52:	3f 81       	ldd	r19, Y+7	; 0x07
    4b54:	dc 01       	movw	r26, r24
    4b56:	cb 01       	movw	r24, r22
    4b58:	80 0f       	add	r24, r16
    4b5a:	91 1f       	adc	r25, r17
    4b5c:	a2 1f       	adc	r26, r18
    4b5e:	b3 1f       	adc	r27, r19
    4b60:	8c 83       	std	Y+4, r24	; 0x04
    4b62:	9d 83       	std	Y+5, r25	; 0x05
    4b64:	ae 83       	std	Y+6, r26	; 0x06
    4b66:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4b68:	8c 81       	ldd	r24, Y+4	; 0x04
    4b6a:	9d 81       	ldd	r25, Y+5	; 0x05
    4b6c:	ae 81       	ldd	r26, Y+6	; 0x06
    4b6e:	bf 81       	ldd	r27, Y+7	; 0x07
    4b70:	81 15       	cp	r24, r1
    4b72:	2a ec       	ldi	r18, 0xCA	; 202
    4b74:	92 07       	cpc	r25, r18
    4b76:	2a e9       	ldi	r18, 0x9A	; 154
    4b78:	a2 07       	cpc	r26, r18
    4b7a:	2b e3       	ldi	r18, 0x3B	; 59
    4b7c:	b2 07       	cpc	r27, r18
    4b7e:	98 f0       	brcs	.+38     	; 0x4ba6 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4b80:	9a 5c       	subi	r25, 0xCA	; 202
    4b82:	aa 49       	sbci	r26, 0x9A	; 154
    4b84:	bb 43       	sbci	r27, 0x3B	; 59
    4b86:	8c 83       	std	Y+4, r24	; 0x04
    4b88:	9d 83       	std	Y+5, r25	; 0x05
    4b8a:	ae 83       	std	Y+6, r26	; 0x06
    4b8c:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4b8e:	88 81       	ld	r24, Y
    4b90:	99 81       	ldd	r25, Y+1	; 0x01
    4b92:	aa 81       	ldd	r26, Y+2	; 0x02
    4b94:	bb 81       	ldd	r27, Y+3	; 0x03
    4b96:	01 96       	adiw	r24, 0x01	; 1
    4b98:	a1 1d       	adc	r26, r1
    4b9a:	b1 1d       	adc	r27, r1
    4b9c:	88 83       	st	Y, r24
    4b9e:	99 83       	std	Y+1, r25	; 0x01
    4ba0:	aa 83       	std	Y+2, r26	; 0x02
    4ba2:	bb 83       	std	Y+3, r27	; 0x03
    4ba4:	e1 cf       	rjmp	.-62     	; 0x4b68 <nrk_time_get+0x72>
    }

}
    4ba6:	df 91       	pop	r29
    4ba8:	cf 91       	pop	r28
    4baa:	1f 91       	pop	r17
    4bac:	0f 91       	pop	r16
    4bae:	08 95       	ret

00004bb0 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4bb0:	8f 92       	push	r8
    4bb2:	9f 92       	push	r9
    4bb4:	af 92       	push	r10
    4bb6:	bf 92       	push	r11
    4bb8:	cf 92       	push	r12
    4bba:	df 92       	push	r13
    4bbc:	ef 92       	push	r14
    4bbe:	ff 92       	push	r15
    4bc0:	0f 93       	push	r16
    4bc2:	1f 93       	push	r17
    4bc4:	cf 93       	push	r28
    4bc6:	df 93       	push	r29
    4bc8:	cd b7       	in	r28, 0x3d	; 61
    4bca:	de b7       	in	r29, 0x3e	; 62
    4bcc:	60 97       	sbiw	r28, 0x10	; 16
    4bce:	0f b6       	in	r0, 0x3f	; 63
    4bd0:	f8 94       	cli
    4bd2:	de bf       	out	0x3e, r29	; 62
    4bd4:	0f be       	out	0x3f, r0	; 63
    4bd6:	cd bf       	out	0x3d, r28	; 61
    4bd8:	fc 01       	movw	r30, r24
    4bda:	09 83       	std	Y+1, r16	; 0x01
    4bdc:	1a 83       	std	Y+2, r17	; 0x02
    4bde:	2b 83       	std	Y+3, r18	; 0x03
    4be0:	3c 83       	std	Y+4, r19	; 0x04
    4be2:	4d 83       	std	Y+5, r20	; 0x05
    4be4:	5e 83       	std	Y+6, r21	; 0x06
    4be6:	6f 83       	std	Y+7, r22	; 0x07
    4be8:	78 87       	std	Y+8, r23	; 0x08
    4bea:	89 86       	std	Y+9, r8	; 0x09
    4bec:	9a 86       	std	Y+10, r9	; 0x0a
    4bee:	ab 86       	std	Y+11, r10	; 0x0b
    4bf0:	bc 86       	std	Y+12, r11	; 0x0c
    4bf2:	cd 86       	std	Y+13, r12	; 0x0d
    4bf4:	de 86       	std	Y+14, r13	; 0x0e
    4bf6:	ef 86       	std	Y+15, r14	; 0x0f
    4bf8:	f8 8a       	std	Y+16, r15	; 0x10
    4bfa:	09 81       	ldd	r16, Y+1	; 0x01
    4bfc:	1a 81       	ldd	r17, Y+2	; 0x02
    4bfe:	2b 81       	ldd	r18, Y+3	; 0x03
    4c00:	3c 81       	ldd	r19, Y+4	; 0x04
    4c02:	4d 81       	ldd	r20, Y+5	; 0x05
    4c04:	5e 81       	ldd	r21, Y+6	; 0x06
    4c06:	6f 81       	ldd	r22, Y+7	; 0x07
    4c08:	78 85       	ldd	r23, Y+8	; 0x08
    4c0a:	c9 84       	ldd	r12, Y+9	; 0x09
    4c0c:	da 84       	ldd	r13, Y+10	; 0x0a
    4c0e:	eb 84       	ldd	r14, Y+11	; 0x0b
    4c10:	fc 84       	ldd	r15, Y+12	; 0x0c
    4c12:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c14:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c16:	af 85       	ldd	r26, Y+15	; 0x0f
    4c18:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4c1a:	0c 15       	cp	r16, r12
    4c1c:	1d 05       	cpc	r17, r13
    4c1e:	2e 05       	cpc	r18, r14
    4c20:	3f 05       	cpc	r19, r15
    4c22:	f0 f1       	brcs	.+124    	; 0x4ca0 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4c24:	c0 16       	cp	r12, r16
    4c26:	d1 06       	cpc	r13, r17
    4c28:	e2 06       	cpc	r14, r18
    4c2a:	f3 06       	cpc	r15, r19
    4c2c:	91 f4       	brne	.+36     	; 0x4c52 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4c2e:	48 17       	cp	r20, r24
    4c30:	59 07       	cpc	r21, r25
    4c32:	6a 07       	cpc	r22, r26
    4c34:	7b 07       	cpc	r23, r27
    4c36:	a0 f1       	brcs	.+104    	; 0x4ca0 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4c38:	48 1b       	sub	r20, r24
    4c3a:	59 0b       	sbc	r21, r25
    4c3c:	6a 0b       	sbc	r22, r26
    4c3e:	7b 0b       	sbc	r23, r27
    4c40:	44 83       	std	Z+4, r20	; 0x04
    4c42:	55 83       	std	Z+5, r21	; 0x05
    4c44:	66 83       	std	Z+6, r22	; 0x06
    4c46:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4c48:	10 82       	st	Z, r1
    4c4a:	11 82       	std	Z+1, r1	; 0x01
    4c4c:	12 82       	std	Z+2, r1	; 0x02
    4c4e:	13 82       	std	Z+3, r1	; 0x03
    4c50:	25 c0       	rjmp	.+74     	; 0x4c9c <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4c52:	48 17       	cp	r20, r24
    4c54:	59 07       	cpc	r21, r25
    4c56:	6a 07       	cpc	r22, r26
    4c58:	7b 07       	cpc	r23, r27
    4c5a:	80 f4       	brcc	.+32     	; 0x4c7c <nrk_time_sub+0xcc>
{
	high.secs--;
    4c5c:	01 50       	subi	r16, 0x01	; 1
    4c5e:	11 09       	sbc	r17, r1
    4c60:	21 09       	sbc	r18, r1
    4c62:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4c64:	0c 19       	sub	r16, r12
    4c66:	1d 09       	sbc	r17, r13
    4c68:	2e 09       	sbc	r18, r14
    4c6a:	3f 09       	sbc	r19, r15
    4c6c:	00 83       	st	Z, r16
    4c6e:	11 83       	std	Z+1, r17	; 0x01
    4c70:	22 83       	std	Z+2, r18	; 0x02
    4c72:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4c74:	56 53       	subi	r21, 0x36	; 54
    4c76:	65 46       	sbci	r22, 0x65	; 101
    4c78:	74 4c       	sbci	r23, 0xC4	; 196
    4c7a:	08 c0       	rjmp	.+16     	; 0x4c8c <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4c7c:	0c 19       	sub	r16, r12
    4c7e:	1d 09       	sbc	r17, r13
    4c80:	2e 09       	sbc	r18, r14
    4c82:	3f 09       	sbc	r19, r15
    4c84:	00 83       	st	Z, r16
    4c86:	11 83       	std	Z+1, r17	; 0x01
    4c88:	22 83       	std	Z+2, r18	; 0x02
    4c8a:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4c8c:	48 1b       	sub	r20, r24
    4c8e:	59 0b       	sbc	r21, r25
    4c90:	6a 0b       	sbc	r22, r26
    4c92:	7b 0b       	sbc	r23, r27
    4c94:	44 83       	std	Z+4, r20	; 0x04
    4c96:	55 83       	std	Z+5, r21	; 0x05
    4c98:	66 83       	std	Z+6, r22	; 0x06
    4c9a:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4c9c:	81 e0       	ldi	r24, 0x01	; 1
    4c9e:	01 c0       	rjmp	.+2      	; 0x4ca2 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4ca0:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4ca2:	60 96       	adiw	r28, 0x10	; 16
    4ca4:	0f b6       	in	r0, 0x3f	; 63
    4ca6:	f8 94       	cli
    4ca8:	de bf       	out	0x3e, r29	; 62
    4caa:	0f be       	out	0x3f, r0	; 63
    4cac:	cd bf       	out	0x3d, r28	; 61
    4cae:	df 91       	pop	r29
    4cb0:	cf 91       	pop	r28
    4cb2:	1f 91       	pop	r17
    4cb4:	0f 91       	pop	r16
    4cb6:	ff 90       	pop	r15
    4cb8:	ef 90       	pop	r14
    4cba:	df 90       	pop	r13
    4cbc:	cf 90       	pop	r12
    4cbe:	bf 90       	pop	r11
    4cc0:	af 90       	pop	r10
    4cc2:	9f 90       	pop	r9
    4cc4:	8f 90       	pop	r8
    4cc6:	08 95       	ret

00004cc8 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4cc8:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4cca:	44 81       	ldd	r20, Z+4	; 0x04
    4ccc:	55 81       	ldd	r21, Z+5	; 0x05
    4cce:	66 81       	ldd	r22, Z+6	; 0x06
    4cd0:	77 81       	ldd	r23, Z+7	; 0x07
    4cd2:	41 15       	cp	r20, r1
    4cd4:	8a ec       	ldi	r24, 0xCA	; 202
    4cd6:	58 07       	cpc	r21, r24
    4cd8:	8a e9       	ldi	r24, 0x9A	; 154
    4cda:	68 07       	cpc	r22, r24
    4cdc:	8b e3       	ldi	r24, 0x3B	; 59
    4cde:	78 07       	cpc	r23, r24
    4ce0:	98 f0       	brcs	.+38     	; 0x4d08 <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4ce2:	5a 5c       	subi	r21, 0xCA	; 202
    4ce4:	6a 49       	sbci	r22, 0x9A	; 154
    4ce6:	7b 43       	sbci	r23, 0x3B	; 59
    4ce8:	44 83       	std	Z+4, r20	; 0x04
    4cea:	55 83       	std	Z+5, r21	; 0x05
    4cec:	66 83       	std	Z+6, r22	; 0x06
    4cee:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4cf0:	80 81       	ld	r24, Z
    4cf2:	91 81       	ldd	r25, Z+1	; 0x01
    4cf4:	a2 81       	ldd	r26, Z+2	; 0x02
    4cf6:	b3 81       	ldd	r27, Z+3	; 0x03
    4cf8:	01 96       	adiw	r24, 0x01	; 1
    4cfa:	a1 1d       	adc	r26, r1
    4cfc:	b1 1d       	adc	r27, r1
    4cfe:	80 83       	st	Z, r24
    4d00:	91 83       	std	Z+1, r25	; 0x01
    4d02:	a2 83       	std	Z+2, r26	; 0x02
    4d04:	b3 83       	std	Z+3, r27	; 0x03
    4d06:	e1 cf       	rjmp	.-62     	; 0x4cca <nrk_time_compact_nanos+0x2>
    }
}
    4d08:	08 95       	ret

00004d0a <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4d0a:	8f 92       	push	r8
    4d0c:	9f 92       	push	r9
    4d0e:	af 92       	push	r10
    4d10:	bf 92       	push	r11
    4d12:	cf 92       	push	r12
    4d14:	df 92       	push	r13
    4d16:	ef 92       	push	r14
    4d18:	ff 92       	push	r15
    4d1a:	0f 93       	push	r16
    4d1c:	1f 93       	push	r17
    4d1e:	cf 93       	push	r28
    4d20:	df 93       	push	r29
    4d22:	cd b7       	in	r28, 0x3d	; 61
    4d24:	de b7       	in	r29, 0x3e	; 62
    4d26:	60 97       	sbiw	r28, 0x10	; 16
    4d28:	0f b6       	in	r0, 0x3f	; 63
    4d2a:	f8 94       	cli
    4d2c:	de bf       	out	0x3e, r29	; 62
    4d2e:	0f be       	out	0x3f, r0	; 63
    4d30:	cd bf       	out	0x3d, r28	; 61
    4d32:	09 83       	std	Y+1, r16	; 0x01
    4d34:	1a 83       	std	Y+2, r17	; 0x02
    4d36:	2b 83       	std	Y+3, r18	; 0x03
    4d38:	3c 83       	std	Y+4, r19	; 0x04
    4d3a:	4d 83       	std	Y+5, r20	; 0x05
    4d3c:	5e 83       	std	Y+6, r21	; 0x06
    4d3e:	6f 83       	std	Y+7, r22	; 0x07
    4d40:	78 87       	std	Y+8, r23	; 0x08
    4d42:	89 86       	std	Y+9, r8	; 0x09
    4d44:	9a 86       	std	Y+10, r9	; 0x0a
    4d46:	ab 86       	std	Y+11, r10	; 0x0b
    4d48:	bc 86       	std	Y+12, r11	; 0x0c
    4d4a:	cd 86       	std	Y+13, r12	; 0x0d
    4d4c:	de 86       	std	Y+14, r13	; 0x0e
    4d4e:	ef 86       	std	Y+15, r14	; 0x0f
    4d50:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4d52:	09 85       	ldd	r16, Y+9	; 0x09
    4d54:	1a 85       	ldd	r17, Y+10	; 0x0a
    4d56:	2b 85       	ldd	r18, Y+11	; 0x0b
    4d58:	3c 85       	ldd	r19, Y+12	; 0x0c
    4d5a:	49 81       	ldd	r20, Y+1	; 0x01
    4d5c:	5a 81       	ldd	r21, Y+2	; 0x02
    4d5e:	6b 81       	ldd	r22, Y+3	; 0x03
    4d60:	7c 81       	ldd	r23, Y+4	; 0x04
    4d62:	40 0f       	add	r20, r16
    4d64:	51 1f       	adc	r21, r17
    4d66:	62 1f       	adc	r22, r18
    4d68:	73 1f       	adc	r23, r19
    4d6a:	fc 01       	movw	r30, r24
    4d6c:	40 83       	st	Z, r20
    4d6e:	51 83       	std	Z+1, r21	; 0x01
    4d70:	62 83       	std	Z+2, r22	; 0x02
    4d72:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4d74:	0d 85       	ldd	r16, Y+13	; 0x0d
    4d76:	1e 85       	ldd	r17, Y+14	; 0x0e
    4d78:	2f 85       	ldd	r18, Y+15	; 0x0f
    4d7a:	38 89       	ldd	r19, Y+16	; 0x10
    4d7c:	4d 81       	ldd	r20, Y+5	; 0x05
    4d7e:	5e 81       	ldd	r21, Y+6	; 0x06
    4d80:	6f 81       	ldd	r22, Y+7	; 0x07
    4d82:	78 85       	ldd	r23, Y+8	; 0x08
    4d84:	40 0f       	add	r20, r16
    4d86:	51 1f       	adc	r21, r17
    4d88:	62 1f       	adc	r22, r18
    4d8a:	73 1f       	adc	r23, r19
    4d8c:	44 83       	std	Z+4, r20	; 0x04
    4d8e:	55 83       	std	Z+5, r21	; 0x05
    4d90:	66 83       	std	Z+6, r22	; 0x06
    4d92:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4d94:	0e 94 64 26 	call	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>
return NRK_OK;
}
    4d98:	81 e0       	ldi	r24, 0x01	; 1
    4d9a:	60 96       	adiw	r28, 0x10	; 16
    4d9c:	0f b6       	in	r0, 0x3f	; 63
    4d9e:	f8 94       	cli
    4da0:	de bf       	out	0x3e, r29	; 62
    4da2:	0f be       	out	0x3f, r0	; 63
    4da4:	cd bf       	out	0x3d, r28	; 61
    4da6:	df 91       	pop	r29
    4da8:	cf 91       	pop	r28
    4daa:	1f 91       	pop	r17
    4dac:	0f 91       	pop	r16
    4dae:	ff 90       	pop	r15
    4db0:	ef 90       	pop	r14
    4db2:	df 90       	pop	r13
    4db4:	cf 90       	pop	r12
    4db6:	bf 90       	pop	r11
    4db8:	af 90       	pop	r10
    4dba:	9f 90       	pop	r9
    4dbc:	8f 90       	pop	r8
    4dbe:	08 95       	ret

00004dc0 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4dc0:	ef e8       	ldi	r30, 0x8F	; 143
    4dc2:	fb e0       	ldi	r31, 0x0B	; 11
    4dc4:	60 83       	st	Z, r22
    4dc6:	71 83       	std	Z+1, r23	; 0x01
    4dc8:	82 83       	std	Z+2, r24	; 0x02
    4dca:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4dcc:	24 83       	std	Z+4, r18	; 0x04
    4dce:	35 83       	std	Z+5, r19	; 0x05
    4dd0:	46 83       	std	Z+6, r20	; 0x06
    4dd2:	57 83       	std	Z+7, r21	; 0x07
    4dd4:	08 95       	ret

00004dd6 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4dd6:	2f 92       	push	r2
    4dd8:	3f 92       	push	r3
    4dda:	4f 92       	push	r4
    4ddc:	5f 92       	push	r5
    4dde:	6f 92       	push	r6
    4de0:	7f 92       	push	r7
    4de2:	8f 92       	push	r8
    4de4:	9f 92       	push	r9
    4de6:	af 92       	push	r10
    4de8:	bf 92       	push	r11
    4dea:	cf 92       	push	r12
    4dec:	df 92       	push	r13
    4dee:	ef 92       	push	r14
    4df0:	ff 92       	push	r15
    4df2:	0f 93       	push	r16
    4df4:	1f 93       	push	r17
    4df6:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4df8:	c0 80       	ld	r12, Z
    4dfa:	d1 80       	ldd	r13, Z+1	; 0x01
    4dfc:	e2 80       	ldd	r14, Z+2	; 0x02
    4dfe:	f3 80       	ldd	r15, Z+3	; 0x03
    4e00:	c1 14       	cp	r12, r1
    4e02:	d1 04       	cpc	r13, r1
    4e04:	e1 04       	cpc	r14, r1
    4e06:	f1 04       	cpc	r15, r1
    4e08:	e1 f1       	breq	.+120    	; 0x4e82 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4e0a:	84 81       	ldd	r24, Z+4	; 0x04
    4e0c:	95 81       	ldd	r25, Z+5	; 0x05
    4e0e:	a6 81       	ldd	r26, Z+6	; 0x06
    4e10:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4e12:	22 e4       	ldi	r18, 0x42	; 66
    4e14:	c2 16       	cp	r12, r18
    4e16:	d1 04       	cpc	r13, r1
    4e18:	e1 04       	cpc	r14, r1
    4e1a:	f1 04       	cpc	r15, r1
    4e1c:	f0 f5       	brcc	.+124    	; 0x4e9a <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4e1e:	1c 01       	movw	r2, r24
    4e20:	2d 01       	movw	r4, r26
    4e22:	61 2c       	mov	r6, r1
    4e24:	71 2c       	mov	r7, r1
    4e26:	43 01       	movw	r8, r6
    4e28:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4e2a:	8e 2f       	mov	r24, r30
    4e2c:	90 e0       	ldi	r25, 0x00	; 0
    4e2e:	a0 e0       	ldi	r26, 0x00	; 0
    4e30:	b0 e0       	ldi	r27, 0x00	; 0
    4e32:	8c 15       	cp	r24, r12
    4e34:	9d 05       	cpc	r25, r13
    4e36:	ae 05       	cpc	r26, r14
    4e38:	bf 05       	cpc	r27, r15
    4e3a:	88 f4       	brcc	.+34     	; 0x4e5e <_nrk_time_to_ticks+0x88>
    4e3c:	91 01       	movw	r18, r2
    4e3e:	a2 01       	movw	r20, r4
    4e40:	b3 01       	movw	r22, r6
    4e42:	c4 01       	movw	r24, r8
    4e44:	36 53       	subi	r19, 0x36	; 54
    4e46:	45 46       	sbci	r20, 0x65	; 101
    4e48:	54 4c       	sbci	r21, 0xC4	; 196
    4e4a:	6f 4f       	sbci	r22, 0xFF	; 255
    4e4c:	7f 4f       	sbci	r23, 0xFF	; 255
    4e4e:	8f 4f       	sbci	r24, 0xFF	; 255
    4e50:	9f 4f       	sbci	r25, 0xFF	; 255
    4e52:	19 01       	movw	r2, r18
    4e54:	2a 01       	movw	r4, r20
    4e56:	3b 01       	movw	r6, r22
    4e58:	4c 01       	movw	r8, r24
    4e5a:	ef 5f       	subi	r30, 0xFF	; 255
    4e5c:	e6 cf       	rjmp	.-52     	; 0x4e2a <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4e5e:	83 eb       	ldi	r24, 0xB3	; 179
    4e60:	a8 2e       	mov	r10, r24
    4e62:	96 ee       	ldi	r25, 0xE6	; 230
    4e64:	b9 2e       	mov	r11, r25
    4e66:	2e e0       	ldi	r18, 0x0E	; 14
    4e68:	c2 2e       	mov	r12, r18
    4e6a:	d1 2c       	mov	r13, r1
    4e6c:	e1 2c       	mov	r14, r1
    4e6e:	f1 2c       	mov	r15, r1
    4e70:	00 e0       	ldi	r16, 0x00	; 0
    4e72:	10 e0       	ldi	r17, 0x00	; 0
    4e74:	91 01       	movw	r18, r2
    4e76:	a2 01       	movw	r20, r4
    4e78:	b3 01       	movw	r22, r6
    4e7a:	c4 01       	movw	r24, r8
    4e7c:	0e 94 9d 32 	call	0x653a	; 0x653a <__udivdi3>
    4e80:	0a c0       	rjmp	.+20     	; 0x4e96 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4e82:	64 81       	ldd	r22, Z+4	; 0x04
    4e84:	75 81       	ldd	r23, Z+5	; 0x05
    4e86:	86 81       	ldd	r24, Z+6	; 0x06
    4e88:	97 81       	ldd	r25, Z+7	; 0x07
    4e8a:	23 eb       	ldi	r18, 0xB3	; 179
    4e8c:	36 ee       	ldi	r19, 0xE6	; 230
    4e8e:	4e e0       	ldi	r20, 0x0E	; 14
    4e90:	50 e0       	ldi	r21, 0x00	; 0
    4e92:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    4e96:	c9 01       	movw	r24, r18
    4e98:	02 c0       	rjmp	.+4      	; 0x4e9e <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4e9a:	80 e0       	ldi	r24, 0x00	; 0
    4e9c:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4e9e:	1f 91       	pop	r17
    4ea0:	0f 91       	pop	r16
    4ea2:	ff 90       	pop	r15
    4ea4:	ef 90       	pop	r14
    4ea6:	df 90       	pop	r13
    4ea8:	cf 90       	pop	r12
    4eaa:	bf 90       	pop	r11
    4eac:	af 90       	pop	r10
    4eae:	9f 90       	pop	r9
    4eb0:	8f 90       	pop	r8
    4eb2:	7f 90       	pop	r7
    4eb4:	6f 90       	pop	r6
    4eb6:	5f 90       	pop	r5
    4eb8:	4f 90       	pop	r4
    4eba:	3f 90       	pop	r3
    4ebc:	2f 90       	pop	r2
    4ebe:	08 95       	ret

00004ec0 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4ec0:	cf 92       	push	r12
    4ec2:	df 92       	push	r13
    4ec4:	ef 92       	push	r14
    4ec6:	ff 92       	push	r15
    4ec8:	cf 93       	push	r28
    4eca:	df 93       	push	r29
    4ecc:	cd b7       	in	r28, 0x3d	; 61
    4ece:	de b7       	in	r29, 0x3e	; 62
    4ed0:	28 97       	sbiw	r28, 0x08	; 8
    4ed2:	0f b6       	in	r0, 0x3f	; 63
    4ed4:	f8 94       	cli
    4ed6:	de bf       	out	0x3e, r29	; 62
    4ed8:	0f be       	out	0x3f, r0	; 63
    4eda:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4edc:	6b 01       	movw	r12, r22
    4ede:	7c 01       	movw	r14, r24
    4ee0:	2a e0       	ldi	r18, 0x0A	; 10
    4ee2:	f6 94       	lsr	r15
    4ee4:	e7 94       	ror	r14
    4ee6:	d7 94       	ror	r13
    4ee8:	c7 94       	ror	r12
    4eea:	2a 95       	dec	r18
    4eec:	d1 f7       	brne	.-12     	; 0x4ee2 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4eee:	c9 82       	std	Y+1, r12	; 0x01
    4ef0:	da 82       	std	Y+2, r13	; 0x02
    4ef2:	eb 82       	std	Y+3, r14	; 0x03
    4ef4:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4ef6:	9b 01       	movw	r18, r22
    4ef8:	ac 01       	movw	r20, r24
    4efa:	33 70       	andi	r19, 0x03	; 3
    4efc:	44 27       	eor	r20, r20
    4efe:	55 27       	eor	r21, r21
    4f00:	63 eb       	ldi	r22, 0xB3	; 179
    4f02:	76 ee       	ldi	r23, 0xE6	; 230
    4f04:	8e e0       	ldi	r24, 0x0E	; 14
    4f06:	90 e0       	ldi	r25, 0x00	; 0
    4f08:	0e 94 55 32 	call	0x64aa	; 0x64aa <__mulsi3>

return t;
    4f0c:	2c 2d       	mov	r18, r12
    4f0e:	3a 81       	ldd	r19, Y+2	; 0x02
    4f10:	4b 81       	ldd	r20, Y+3	; 0x03
    4f12:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4f14:	28 96       	adiw	r28, 0x08	; 8
    4f16:	0f b6       	in	r0, 0x3f	; 63
    4f18:	f8 94       	cli
    4f1a:	de bf       	out	0x3e, r29	; 62
    4f1c:	0f be       	out	0x3f, r0	; 63
    4f1e:	cd bf       	out	0x3d, r28	; 61
    4f20:	df 91       	pop	r29
    4f22:	cf 91       	pop	r28
    4f24:	ff 90       	pop	r15
    4f26:	ef 90       	pop	r14
    4f28:	df 90       	pop	r13
    4f2a:	cf 90       	pop	r12
    4f2c:	08 95       	ret

00004f2e <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4f2e:	2f 92       	push	r2
    4f30:	3f 92       	push	r3
    4f32:	4f 92       	push	r4
    4f34:	5f 92       	push	r5
    4f36:	6f 92       	push	r6
    4f38:	7f 92       	push	r7
    4f3a:	8f 92       	push	r8
    4f3c:	9f 92       	push	r9
    4f3e:	af 92       	push	r10
    4f40:	bf 92       	push	r11
    4f42:	cf 92       	push	r12
    4f44:	df 92       	push	r13
    4f46:	ef 92       	push	r14
    4f48:	ff 92       	push	r15
    4f4a:	0f 93       	push	r16
    4f4c:	1f 93       	push	r17
    4f4e:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4f50:	c0 80       	ld	r12, Z
    4f52:	d1 80       	ldd	r13, Z+1	; 0x01
    4f54:	e2 80       	ldd	r14, Z+2	; 0x02
    4f56:	f3 80       	ldd	r15, Z+3	; 0x03
    4f58:	c1 14       	cp	r12, r1
    4f5a:	d1 04       	cpc	r13, r1
    4f5c:	e1 04       	cpc	r14, r1
    4f5e:	f1 04       	cpc	r15, r1
    4f60:	b9 f1       	breq	.+110    	; 0x4fd0 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4f62:	84 81       	ldd	r24, Z+4	; 0x04
    4f64:	95 81       	ldd	r25, Z+5	; 0x05
    4f66:	a6 81       	ldd	r26, Z+6	; 0x06
    4f68:	b7 81       	ldd	r27, Z+7	; 0x07
    4f6a:	1c 01       	movw	r2, r24
    4f6c:	2d 01       	movw	r4, r26
    4f6e:	61 2c       	mov	r6, r1
    4f70:	71 2c       	mov	r7, r1
    4f72:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4f74:	e0 e0       	ldi	r30, 0x00	; 0
    4f76:	8e 2f       	mov	r24, r30
    4f78:	90 e0       	ldi	r25, 0x00	; 0
    4f7a:	a0 e0       	ldi	r26, 0x00	; 0
    4f7c:	b0 e0       	ldi	r27, 0x00	; 0
    4f7e:	8c 15       	cp	r24, r12
    4f80:	9d 05       	cpc	r25, r13
    4f82:	ae 05       	cpc	r26, r14
    4f84:	bf 05       	cpc	r27, r15
    4f86:	88 f4       	brcc	.+34     	; 0x4faa <_nrk_time_to_ticks_long+0x7c>
    4f88:	91 01       	movw	r18, r2
    4f8a:	a2 01       	movw	r20, r4
    4f8c:	b3 01       	movw	r22, r6
    4f8e:	c4 01       	movw	r24, r8
    4f90:	36 53       	subi	r19, 0x36	; 54
    4f92:	45 46       	sbci	r20, 0x65	; 101
    4f94:	54 4c       	sbci	r21, 0xC4	; 196
    4f96:	6f 4f       	sbci	r22, 0xFF	; 255
    4f98:	7f 4f       	sbci	r23, 0xFF	; 255
    4f9a:	8f 4f       	sbci	r24, 0xFF	; 255
    4f9c:	9f 4f       	sbci	r25, 0xFF	; 255
    4f9e:	19 01       	movw	r2, r18
    4fa0:	2a 01       	movw	r4, r20
    4fa2:	3b 01       	movw	r6, r22
    4fa4:	4c 01       	movw	r8, r24
    4fa6:	ef 5f       	subi	r30, 0xFF	; 255
    4fa8:	e6 cf       	rjmp	.-52     	; 0x4f76 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4faa:	83 eb       	ldi	r24, 0xB3	; 179
    4fac:	a8 2e       	mov	r10, r24
    4fae:	96 ee       	ldi	r25, 0xE6	; 230
    4fb0:	b9 2e       	mov	r11, r25
    4fb2:	2e e0       	ldi	r18, 0x0E	; 14
    4fb4:	c2 2e       	mov	r12, r18
    4fb6:	d1 2c       	mov	r13, r1
    4fb8:	e1 2c       	mov	r14, r1
    4fba:	f1 2c       	mov	r15, r1
    4fbc:	00 e0       	ldi	r16, 0x00	; 0
    4fbe:	10 e0       	ldi	r17, 0x00	; 0
    4fc0:	91 01       	movw	r18, r2
    4fc2:	a2 01       	movw	r20, r4
    4fc4:	b3 01       	movw	r22, r6
    4fc6:	c4 01       	movw	r24, r8
    4fc8:	0e 94 9d 32 	call	0x653a	; 0x653a <__udivdi3>
    4fcc:	ca 01       	movw	r24, r20
    4fce:	0b c0       	rjmp	.+22     	; 0x4fe6 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4fd0:	64 81       	ldd	r22, Z+4	; 0x04
    4fd2:	75 81       	ldd	r23, Z+5	; 0x05
    4fd4:	86 81       	ldd	r24, Z+6	; 0x06
    4fd6:	97 81       	ldd	r25, Z+7	; 0x07
    4fd8:	23 eb       	ldi	r18, 0xB3	; 179
    4fda:	36 ee       	ldi	r19, 0xE6	; 230
    4fdc:	4e e0       	ldi	r20, 0x0E	; 14
    4fde:	50 e0       	ldi	r21, 0x00	; 0
    4fe0:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    4fe4:	ca 01       	movw	r24, r20
}
return ticks;
}
    4fe6:	b9 01       	movw	r22, r18
    4fe8:	1f 91       	pop	r17
    4fea:	0f 91       	pop	r16
    4fec:	ff 90       	pop	r15
    4fee:	ef 90       	pop	r14
    4ff0:	df 90       	pop	r13
    4ff2:	cf 90       	pop	r12
    4ff4:	bf 90       	pop	r11
    4ff6:	af 90       	pop	r10
    4ff8:	9f 90       	pop	r9
    4ffa:	8f 90       	pop	r8
    4ffc:	7f 90       	pop	r7
    4ffe:	6f 90       	pop	r6
    5000:	5f 90       	pop	r5
    5002:	4f 90       	pop	r4
    5004:	3f 90       	pop	r3
    5006:	2f 90       	pop	r2
    5008:	08 95       	ret

0000500a <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    500a:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    500c:	0e 94 f7 1e 	call	0x3dee	; 0x3dee <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    5010:	0e 94 06 2d 	call	0x5a0c	; 0x5a0c <_nrk_get_next_wakeup>
    5014:	84 30       	cpi	r24, 0x04	; 4
    5016:	10 f4       	brcc	.+4      	; 0x501c <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    5018:	c0 93 8c 0b 	sts	0x0B8C, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    501c:	0e 94 15 30 	call	0x602a	; 0x602a <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5020:	80 91 d8 09 	lds	r24, 0x09D8
    5024:	85 35       	cpi	r24, 0x55	; 85
    5026:	19 f0       	breq	.+6      	; 0x502e <nrk_idle_task+0x24>
    5028:	88 e0       	ldi	r24, 0x08	; 8
    502a:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    502e:	80 91 7e 41 	lds	r24, 0x417E
    5032:	85 35       	cpi	r24, 0x55	; 85
    5034:	59 f3       	breq	.-42     	; 0x500c <nrk_idle_task+0x2>
    5036:	88 e0       	ldi	r24, 0x08	; 8
    5038:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <nrk_error_add>
    503c:	e7 cf       	rjmp	.-50     	; 0x500c <nrk_idle_task+0x2>

0000503e <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    503e:	2f 92       	push	r2
    5040:	3f 92       	push	r3
    5042:	4f 92       	push	r4
    5044:	5f 92       	push	r5
    5046:	6f 92       	push	r6
    5048:	7f 92       	push	r7
    504a:	8f 92       	push	r8
    504c:	9f 92       	push	r9
    504e:	af 92       	push	r10
    5050:	bf 92       	push	r11
    5052:	cf 92       	push	r12
    5054:	df 92       	push	r13
    5056:	ef 92       	push	r14
    5058:	ff 92       	push	r15
    505a:	0f 93       	push	r16
    505c:	1f 93       	push	r17
    505e:	cf 93       	push	r28
    5060:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    5062:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    5066:	8a ef       	ldi	r24, 0xFA	; 250
    5068:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    506c:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    5070:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    5074:	c0 91 2d 09 	lds	r28, 0x092D
    5078:	ac 2f       	mov	r26, r28
    507a:	b0 e0       	ldi	r27, 0x00	; 0
    507c:	23 eb       	ldi	r18, 0xB3	; 179
    507e:	36 ee       	ldi	r19, 0xE6	; 230
    5080:	4e e0       	ldi	r20, 0x0E	; 14
    5082:	50 e0       	ldi	r21, 0x00	; 0
    5084:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    5088:	00 91 93 0b 	lds	r16, 0x0B93
    508c:	10 91 94 0b 	lds	r17, 0x0B94
    5090:	20 91 95 0b 	lds	r18, 0x0B95
    5094:	30 91 96 0b 	lds	r19, 0x0B96
    5098:	6b 01       	movw	r12, r22
    509a:	7c 01       	movw	r14, r24
    509c:	c0 0e       	add	r12, r16
    509e:	d1 1e       	adc	r13, r17
    50a0:	e2 1e       	adc	r14, r18
    50a2:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    50a4:	c7 01       	movw	r24, r14
    50a6:	b6 01       	movw	r22, r12
    50a8:	23 eb       	ldi	r18, 0xB3	; 179
    50aa:	36 ee       	ldi	r19, 0xE6	; 230
    50ac:	4e e0       	ldi	r20, 0x0E	; 14
    50ae:	50 e0       	ldi	r21, 0x00	; 0
    50b0:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    50b4:	c6 1a       	sub	r12, r22
    50b6:	d7 0a       	sbc	r13, r23
    50b8:	e8 0a       	sbc	r14, r24
    50ba:	f9 0a       	sbc	r15, r25
    50bc:	c0 92 93 0b 	sts	0x0B93, r12
    50c0:	d0 92 94 0b 	sts	0x0B94, r13
    50c4:	e0 92 95 0b 	sts	0x0B95, r14
    50c8:	f0 92 96 0b 	sts	0x0B96, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    50cc:	e0 91 98 0b 	lds	r30, 0x0B98
    50d0:	f0 91 99 0b 	lds	r31, 0x0B99
    50d4:	80 85       	ldd	r24, Z+8	; 0x08
    50d6:	81 11       	cpse	r24, r1
    50d8:	30 c0       	rjmp	.+96     	; 0x513a <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    50da:	80 91 8c 0b 	lds	r24, 0x0B8C
    50de:	82 30       	cpi	r24, 0x02	; 2
    50e0:	19 f4       	brne	.+6      	; 0x50e8 <_nrk_scheduler+0xaa>
    50e2:	8c 2f       	mov	r24, r28
    50e4:	0e 94 fe 18 	call	0x31fc	; 0x31fc <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    50e8:	e0 91 98 0b 	lds	r30, 0x0B98
    50ec:	f0 91 99 0b 	lds	r31, 0x0B99
    50f0:	60 91 2d 09 	lds	r22, 0x092D
    50f4:	80 85       	ldd	r24, Z+8	; 0x08
    50f6:	0e 94 66 19 	call	0x32cc	; 0x32cc <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    50fa:	e0 91 98 0b 	lds	r30, 0x0B98
    50fe:	f0 91 99 0b 	lds	r31, 0x0B99
    5102:	60 e0       	ldi	r22, 0x00	; 0
    5104:	80 85       	ldd	r24, Z+8	; 0x08
    5106:	0e 94 a3 19 	call	0x3346	; 0x3346 <_nrk_stats_task_suspend>
    510a:	80 91 93 0b 	lds	r24, 0x0B93
    510e:	90 91 94 0b 	lds	r25, 0x0B94
    5112:	a0 91 95 0b 	lds	r26, 0x0B95
    5116:	b0 91 96 0b 	lds	r27, 0x0B96
    511a:	00 91 8f 0b 	lds	r16, 0x0B8F
    511e:	10 91 90 0b 	lds	r17, 0x0B90
    5122:	20 91 91 0b 	lds	r18, 0x0B91
    5126:	30 91 92 0b 	lds	r19, 0x0B92

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    512a:	53 eb       	ldi	r21, 0xB3	; 179
    512c:	45 2e       	mov	r4, r21
    512e:	56 ee       	ldi	r21, 0xE6	; 230
    5130:	55 2e       	mov	r5, r21
    5132:	5e e0       	ldi	r21, 0x0E	; 14
    5134:	65 2e       	mov	r6, r21
    5136:	71 2c       	mov	r7, r1
    5138:	07 c0       	rjmp	.+14     	; 0x5148 <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    513a:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    513c:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    513e:	91 11       	cpse	r25, r1
    5140:	e2 cf       	rjmp	.-60     	; 0x5106 <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5142:	0e 94 66 19 	call	0x32cc	; 0x32cc <_nrk_stats_task_preempted>
    5146:	e1 cf       	rjmp	.-62     	; 0x510a <_nrk_scheduler+0xcc>
    5148:	48 01       	movw	r8, r16
    514a:	59 01       	movw	r10, r18
    514c:	4f ef       	ldi	r20, 0xFF	; 255
    514e:	84 1a       	sub	r8, r20
    5150:	94 0a       	sbc	r9, r20
    5152:	a4 0a       	sbc	r10, r20
    5154:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5156:	81 15       	cp	r24, r1
    5158:	5a ec       	ldi	r21, 0xCA	; 202
    515a:	95 07       	cpc	r25, r21
    515c:	5a e9       	ldi	r21, 0x9A	; 154
    515e:	a5 07       	cpc	r26, r21
    5160:	5b e3       	ldi	r21, 0x3B	; 59
    5162:	b5 07       	cpc	r27, r21
    5164:	c8 f0       	brcs	.+50     	; 0x5198 <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5166:	6c 01       	movw	r12, r24
    5168:	7d 01       	movw	r14, r26
    516a:	2a ec       	ldi	r18, 0xCA	; 202
    516c:	d2 1a       	sub	r13, r18
    516e:	2a e9       	ldi	r18, 0x9A	; 154
    5170:	e2 0a       	sbc	r14, r18
    5172:	2b e3       	ldi	r18, 0x3B	; 59
    5174:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5176:	c7 01       	movw	r24, r14
    5178:	b6 01       	movw	r22, r12
    517a:	a3 01       	movw	r20, r6
    517c:	92 01       	movw	r18, r4
    517e:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    5182:	a7 01       	movw	r20, r14
    5184:	96 01       	movw	r18, r12
    5186:	26 1b       	sub	r18, r22
    5188:	37 0b       	sbc	r19, r23
    518a:	48 0b       	sbc	r20, r24
    518c:	59 0b       	sbc	r21, r25
    518e:	da 01       	movw	r26, r20
    5190:	c9 01       	movw	r24, r18
    5192:	95 01       	movw	r18, r10
    5194:	84 01       	movw	r16, r8
    5196:	d8 cf       	rjmp	.-80     	; 0x5148 <_nrk_scheduler+0x10a>
    5198:	80 93 93 0b 	sts	0x0B93, r24
    519c:	90 93 94 0b 	sts	0x0B94, r25
    51a0:	a0 93 95 0b 	sts	0x0B95, r26
    51a4:	b0 93 96 0b 	sts	0x0B96, r27
    51a8:	00 93 8f 0b 	sts	0x0B8F, r16
    51ac:	10 93 90 0b 	sts	0x0B90, r17
    51b0:	20 93 91 0b 	sts	0x0B91, r18
    51b4:	30 93 92 0b 	sts	0x0B92, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    51b8:	e0 91 98 0b 	lds	r30, 0x0B98
    51bc:	f0 91 99 0b 	lds	r31, 0x0B99
    51c0:	85 81       	ldd	r24, Z+5	; 0x05
    51c2:	88 23       	and	r24, r24
    51c4:	39 f1       	breq	.+78     	; 0x5214 <_nrk_scheduler+0x1d6>
    51c6:	81 85       	ldd	r24, Z+9	; 0x09
    51c8:	84 30       	cpi	r24, 0x04	; 4
    51ca:	21 f1       	breq	.+72     	; 0x5214 <_nrk_scheduler+0x1d6>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    51cc:	87 81       	ldd	r24, Z+7	; 0x07
    51ce:	82 30       	cpi	r24, 0x02	; 2
    51d0:	29 f0       	breq	.+10     	; 0x51dc <_nrk_scheduler+0x19e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    51d2:	88 23       	and	r24, r24
    51d4:	41 f0       	breq	.+16     	; 0x51e6 <_nrk_scheduler+0x1a8>
    51d6:	86 81       	ldd	r24, Z+6	; 0x06
    51d8:	81 11       	cpse	r24, r1
    51da:	02 c0       	rjmp	.+4      	; 0x51e0 <_nrk_scheduler+0x1a2>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    51dc:	85 e0       	ldi	r24, 0x05	; 5
    51de:	01 c0       	rjmp	.+2      	; 0x51e2 <_nrk_scheduler+0x1a4>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    51e0:	83 e0       	ldi	r24, 0x03	; 3
    51e2:	81 87       	std	Z+9, r24	; 0x09
    51e4:	14 c0       	rjmp	.+40     	; 0x520e <_nrk_scheduler+0x1d0>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    51e6:	83 e0       	ldi	r24, 0x03	; 3
    51e8:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    51ea:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    51ec:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    51ee:	85 89       	ldd	r24, Z+21	; 0x15
    51f0:	96 89       	ldd	r25, Z+22	; 0x16
    51f2:	a7 89       	ldd	r26, Z+23	; 0x17
    51f4:	b0 8d       	ldd	r27, Z+24	; 0x18
    51f6:	89 2b       	or	r24, r25
    51f8:	8a 2b       	or	r24, r26
    51fa:	8b 2b       	or	r24, r27
    51fc:	41 f4       	brne	.+16     	; 0x520e <_nrk_scheduler+0x1d0>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    51fe:	81 8d       	ldd	r24, Z+25	; 0x19
    5200:	92 8d       	ldd	r25, Z+26	; 0x1a
    5202:	a3 8d       	ldd	r26, Z+27	; 0x1b
    5204:	b4 8d       	ldd	r27, Z+28	; 0x1c
    5206:	85 8b       	std	Z+21, r24	; 0x15
    5208:	96 8b       	std	Z+22, r25	; 0x16
    520a:	a7 8b       	std	Z+23, r26	; 0x17
    520c:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    520e:	80 85       	ldd	r24, Z+8	; 0x08
    5210:	0e 94 ea 22 	call	0x45d4	; 0x45d4 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5214:	e0 91 98 0b 	lds	r30, 0x0B98
    5218:	f0 91 99 0b 	lds	r31, 0x0B99
    521c:	85 a1       	ldd	r24, Z+37	; 0x25
    521e:	96 a1       	ldd	r25, Z+38	; 0x26
    5220:	a7 a1       	ldd	r26, Z+39	; 0x27
    5222:	b0 a5       	ldd	r27, Z+40	; 0x28
    5224:	89 2b       	or	r24, r25
    5226:	8a 2b       	or	r24, r26
    5228:	8b 2b       	or	r24, r27
    522a:	09 f4       	brne	.+2      	; 0x522e <_nrk_scheduler+0x1f0>
    522c:	4e c0       	rjmp	.+156    	; 0x52ca <_nrk_scheduler+0x28c>
    522e:	80 85       	ldd	r24, Z+8	; 0x08
    5230:	88 23       	and	r24, r24
    5232:	09 f4       	brne	.+2      	; 0x5236 <_nrk_scheduler+0x1f8>
    5234:	4a c0       	rjmp	.+148    	; 0x52ca <_nrk_scheduler+0x28c>
    5236:	91 85       	ldd	r25, Z+9	; 0x09
    5238:	94 30       	cpi	r25, 0x04	; 4
    523a:	09 f4       	brne	.+2      	; 0x523e <_nrk_scheduler+0x200>
    523c:	46 c0       	rjmp	.+140    	; 0x52ca <_nrk_scheduler+0x28c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    523e:	45 8d       	ldd	r20, Z+29	; 0x1d
    5240:	56 8d       	ldd	r21, Z+30	; 0x1e
    5242:	67 8d       	ldd	r22, Z+31	; 0x1f
    5244:	70 a1       	ldd	r23, Z+32	; 0x20
    5246:	00 91 2d 09 	lds	r16, 0x092D
    524a:	10 e0       	ldi	r17, 0x00	; 0
    524c:	20 e0       	ldi	r18, 0x00	; 0
    524e:	30 e0       	ldi	r19, 0x00	; 0
    5250:	40 17       	cp	r20, r16
    5252:	51 07       	cpc	r21, r17
    5254:	62 07       	cpc	r22, r18
    5256:	73 07       	cpc	r23, r19
    5258:	98 f4       	brcc	.+38     	; 0x5280 <_nrk_scheduler+0x242>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    525a:	0e 94 33 19 	call	0x3266	; 0x3266 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    525e:	e0 91 98 0b 	lds	r30, 0x0B98
    5262:	f0 91 99 0b 	lds	r31, 0x0B99
    5266:	60 85       	ldd	r22, Z+8	; 0x08
    5268:	82 e0       	ldi	r24, 0x02	; 2
    526a:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    526e:	e0 91 98 0b 	lds	r30, 0x0B98
    5272:	f0 91 99 0b 	lds	r31, 0x0B99
    5276:	15 8e       	std	Z+29, r1	; 0x1d
    5278:	16 8e       	std	Z+30, r1	; 0x1e
    527a:	17 8e       	std	Z+31, r1	; 0x1f
    527c:	10 a2       	std	Z+32, r1	; 0x20
    527e:	08 c0       	rjmp	.+16     	; 0x5290 <_nrk_scheduler+0x252>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5280:	40 1b       	sub	r20, r16
    5282:	51 0b       	sbc	r21, r17
    5284:	62 0b       	sbc	r22, r18
    5286:	73 0b       	sbc	r23, r19
    5288:	45 8f       	std	Z+29, r20	; 0x1d
    528a:	56 8f       	std	Z+30, r21	; 0x1e
    528c:	67 8f       	std	Z+31, r22	; 0x1f
    528e:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    5290:	e0 91 98 0b 	lds	r30, 0x0B98
    5294:	f0 91 99 0b 	lds	r31, 0x0B99
    5298:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    529a:	85 8d       	ldd	r24, Z+29	; 0x1d
    529c:	96 8d       	ldd	r25, Z+30	; 0x1e
    529e:	a7 8d       	ldd	r26, Z+31	; 0x1f
    52a0:	b0 a1       	ldd	r27, Z+32	; 0x20
    52a2:	89 2b       	or	r24, r25
    52a4:	8a 2b       	or	r24, r26
    52a6:	8b 2b       	or	r24, r27
    52a8:	81 f4       	brne	.+32     	; 0x52ca <_nrk_scheduler+0x28c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    52aa:	8c 2f       	mov	r24, r28
    52ac:	0e 94 33 19 	call	0x3266	; 0x3266 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    52b0:	6c 2f       	mov	r22, r28
    52b2:	83 e0       	ldi	r24, 0x03	; 3
    52b4:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    52b8:	e0 91 98 0b 	lds	r30, 0x0B98
    52bc:	f0 91 99 0b 	lds	r31, 0x0B99
    52c0:	83 e0       	ldi	r24, 0x03	; 3
    52c2:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    52c4:	8c 2f       	mov	r24, r28
    52c6:	0e 94 ea 22 	call	0x45d4	; 0x45d4 <nrk_rem_from_readyQ>
    52ca:	c4 eb       	ldi	r28, 0xB4	; 180
    52cc:	da e0       	ldi	r29, 0x0A	; 10

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    52ce:	00 e6       	ldi	r16, 0x60	; 96
    52d0:	1a ee       	ldi	r17, 0xEA	; 234
    52d2:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    52d4:	2a ef       	ldi	r18, 0xFA	; 250
    52d6:	c2 2e       	mov	r12, r18
    52d8:	d1 2c       	mov	r13, r1
    52da:	e1 2c       	mov	r14, r1
    52dc:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    52de:	32 e0       	ldi	r19, 0x02	; 2
    52e0:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    52e2:	81 2c       	mov	r8, r1
    52e4:	91 2c       	mov	r9, r1
    52e6:	54 01       	movw	r10, r8
    52e8:	83 94       	inc	r8
    52ea:	fe 01       	movw	r30, r28
    52ec:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    52ee:	80 81       	ld	r24, Z
    52f0:	8f 3f       	cpi	r24, 0xFF	; 255
    52f2:	09 f4       	brne	.+2      	; 0x52f6 <_nrk_scheduler+0x2b8>
    52f4:	e5 c0       	rjmp	.+458    	; 0x54c0 <_nrk_scheduler+0x482>
    52f6:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    52f8:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    52fa:	88 23       	and	r24, r24
    52fc:	09 f4       	brne	.+2      	; 0x5300 <_nrk_scheduler+0x2c2>
    52fe:	5b c0       	rjmp	.+182    	; 0x53b6 <_nrk_scheduler+0x378>
    5300:	88 81       	ld	r24, Y
    5302:	84 30       	cpi	r24, 0x04	; 4
    5304:	09 f4       	brne	.+2      	; 0x5308 <_nrk_scheduler+0x2ca>
    5306:	57 c0       	rjmp	.+174    	; 0x53b6 <_nrk_scheduler+0x378>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5308:	4c 84       	ldd	r4, Y+12	; 0x0c
    530a:	5d 84       	ldd	r5, Y+13	; 0x0d
    530c:	6e 84       	ldd	r6, Y+14	; 0x0e
    530e:	7f 84       	ldd	r7, Y+15	; 0x0f
    5310:	60 91 2d 09 	lds	r22, 0x092D
    5314:	70 e0       	ldi	r23, 0x00	; 0
    5316:	80 e0       	ldi	r24, 0x00	; 0
    5318:	90 e0       	ldi	r25, 0x00	; 0
    531a:	46 16       	cp	r4, r22
    531c:	57 06       	cpc	r5, r23
    531e:	68 06       	cpc	r6, r24
    5320:	79 06       	cpc	r7, r25
    5322:	48 f0       	brcs	.+18     	; 0x5336 <_nrk_scheduler+0x2f8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    5324:	46 1a       	sub	r4, r22
    5326:	57 0a       	sbc	r5, r23
    5328:	68 0a       	sbc	r6, r24
    532a:	79 0a       	sbc	r7, r25
    532c:	4c 86       	std	Y+12, r4	; 0x0c
    532e:	5d 86       	std	Y+13, r5	; 0x0d
    5330:	6e 86       	std	Y+14, r6	; 0x0e
    5332:	7f 86       	std	Y+15, r7	; 0x0f
    5334:	04 c0       	rjmp	.+8      	; 0x533e <_nrk_scheduler+0x300>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    5336:	1c 86       	std	Y+12, r1	; 0x0c
    5338:	1d 86       	std	Y+13, r1	; 0x0d
    533a:	1e 86       	std	Y+14, r1	; 0x0e
    533c:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    533e:	48 88       	ldd	r4, Y+16	; 0x10
    5340:	59 88       	ldd	r5, Y+17	; 0x11
    5342:	6a 88       	ldd	r6, Y+18	; 0x12
    5344:	7b 88       	ldd	r7, Y+19	; 0x13
    5346:	46 16       	cp	r4, r22
    5348:	57 06       	cpc	r5, r23
    534a:	68 06       	cpc	r6, r24
    534c:	79 06       	cpc	r7, r25
    534e:	48 f0       	brcs	.+18     	; 0x5362 <_nrk_scheduler+0x324>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    5350:	46 1a       	sub	r4, r22
    5352:	57 0a       	sbc	r5, r23
    5354:	68 0a       	sbc	r6, r24
    5356:	79 0a       	sbc	r7, r25
    5358:	48 8a       	std	Y+16, r4	; 0x10
    535a:	59 8a       	std	Y+17, r5	; 0x11
    535c:	6a 8a       	std	Y+18, r6	; 0x12
    535e:	7b 8a       	std	Y+19, r7	; 0x13
    5360:	1a c0       	rjmp	.+52     	; 0x5396 <_nrk_scheduler+0x358>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5362:	28 8d       	ldd	r18, Y+24	; 0x18
    5364:	39 8d       	ldd	r19, Y+25	; 0x19
    5366:	4a 8d       	ldd	r20, Y+26	; 0x1a
    5368:	5b 8d       	ldd	r21, Y+27	; 0x1b
    536a:	62 17       	cp	r22, r18
    536c:	73 07       	cpc	r23, r19
    536e:	84 07       	cpc	r24, r20
    5370:	95 07       	cpc	r25, r21
    5372:	58 f4       	brcc	.+22     	; 0x538a <_nrk_scheduler+0x34c>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5374:	29 01       	movw	r4, r18
    5376:	3a 01       	movw	r6, r20
    5378:	46 1a       	sub	r4, r22
    537a:	57 0a       	sbc	r5, r23
    537c:	68 0a       	sbc	r6, r24
    537e:	79 0a       	sbc	r7, r25
    5380:	48 8a       	std	Y+16, r4	; 0x10
    5382:	59 8a       	std	Y+17, r5	; 0x11
    5384:	6a 8a       	std	Y+18, r6	; 0x12
    5386:	7b 8a       	std	Y+19, r7	; 0x13
    5388:	06 c0       	rjmp	.+12     	; 0x5396 <_nrk_scheduler+0x358>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    538a:	0e 94 79 32 	call	0x64f2	; 0x64f2 <__udivmodsi4>
    538e:	68 8b       	std	Y+16, r22	; 0x10
    5390:	79 8b       	std	Y+17, r23	; 0x11
    5392:	8a 8b       	std	Y+18, r24	; 0x12
    5394:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5396:	88 89       	ldd	r24, Y+16	; 0x10
    5398:	99 89       	ldd	r25, Y+17	; 0x11
    539a:	aa 89       	ldd	r26, Y+18	; 0x12
    539c:	bb 89       	ldd	r27, Y+19	; 0x13
    539e:	89 2b       	or	r24, r25
    53a0:	8a 2b       	or	r24, r26
    53a2:	8b 2b       	or	r24, r27
    53a4:	41 f4       	brne	.+16     	; 0x53b6 <_nrk_scheduler+0x378>
    53a6:	88 8d       	ldd	r24, Y+24	; 0x18
    53a8:	99 8d       	ldd	r25, Y+25	; 0x19
    53aa:	aa 8d       	ldd	r26, Y+26	; 0x1a
    53ac:	bb 8d       	ldd	r27, Y+27	; 0x1b
    53ae:	88 8b       	std	Y+16, r24	; 0x10
    53b0:	99 8b       	std	Y+17, r25	; 0x11
    53b2:	aa 8b       	std	Y+18, r26	; 0x12
    53b4:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    53b6:	88 81       	ld	r24, Y
    53b8:	83 30       	cpi	r24, 0x03	; 3
    53ba:	09 f0       	breq	.+2      	; 0x53be <_nrk_scheduler+0x380>
    53bc:	81 c0       	rjmp	.+258    	; 0x54c0 <_nrk_scheduler+0x482>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    53be:	8c 85       	ldd	r24, Y+12	; 0x0c
    53c0:	9d 85       	ldd	r25, Y+13	; 0x0d
    53c2:	ae 85       	ldd	r26, Y+14	; 0x0e
    53c4:	bf 85       	ldd	r27, Y+15	; 0x0f
    53c6:	89 2b       	or	r24, r25
    53c8:	8a 2b       	or	r24, r26
    53ca:	8b 2b       	or	r24, r27
    53cc:	09 f0       	breq	.+2      	; 0x53d0 <_nrk_scheduler+0x392>
    53ce:	67 c0       	rjmp	.+206    	; 0x549e <_nrk_scheduler+0x460>
    53d0:	de 01       	movw	r26, r28
    53d2:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    53d4:	8c 91       	ld	r24, X
    53d6:	fe 01       	movw	r30, r28
    53d8:	33 97       	sbiw	r30, 0x03	; 3
    53da:	88 23       	and	r24, r24
    53dc:	91 f0       	breq	.+36     	; 0x5402 <_nrk_scheduler+0x3c4>
    53de:	80 81       	ld	r24, Z
    53e0:	88 23       	and	r24, r24
    53e2:	79 f0       	breq	.+30     	; 0x5402 <_nrk_scheduler+0x3c4>
    53e4:	b5 01       	movw	r22, r10
    53e6:	a4 01       	movw	r20, r8
    53e8:	00 90 88 0b 	lds	r0, 0x0B88
    53ec:	04 c0       	rjmp	.+8      	; 0x53f6 <_nrk_scheduler+0x3b8>
    53ee:	44 0f       	add	r20, r20
    53f0:	55 1f       	adc	r21, r21
    53f2:	66 1f       	adc	r22, r22
    53f4:	77 1f       	adc	r23, r23
    53f6:	0a 94       	dec	r0
    53f8:	d2 f7       	brpl	.-12     	; 0x53ee <_nrk_scheduler+0x3b0>
    53fa:	48 87       	std	Y+8, r20	; 0x08
    53fc:	59 87       	std	Y+9, r21	; 0x09
    53fe:	6a 87       	std	Y+10, r22	; 0x0a
    5400:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5402:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    5404:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    5406:	a8 a1       	ldd	r26, Y+32	; 0x20
    5408:	b9 a1       	ldd	r27, Y+33	; 0x21
    540a:	a1 30       	cpi	r26, 0x01	; 1
    540c:	b1 05       	cpc	r27, r1
    540e:	09 f5       	brne	.+66     	; 0x5452 <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5410:	8c 8d       	ldd	r24, Y+28	; 0x1c
    5412:	9d 8d       	ldd	r25, Y+29	; 0x1d
    5414:	ae 8d       	ldd	r26, Y+30	; 0x1e
    5416:	bf 8d       	ldd	r27, Y+31	; 0x1f
    5418:	8c 8b       	std	Y+20, r24	; 0x14
    541a:	9d 8b       	std	Y+21, r25	; 0x15
    541c:	ae 8b       	std	Y+22, r26	; 0x16
    541e:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    5420:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5422:	88 89       	ldd	r24, Y+16	; 0x10
    5424:	99 89       	ldd	r25, Y+17	; 0x11
    5426:	aa 89       	ldd	r26, Y+18	; 0x12
    5428:	bb 89       	ldd	r27, Y+19	; 0x13
    542a:	8c 87       	std	Y+12, r24	; 0x0c
    542c:	9d 87       	std	Y+13, r25	; 0x0d
    542e:	ae 87       	std	Y+14, r26	; 0x0e
    5430:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5432:	88 8d       	ldd	r24, Y+24	; 0x18
    5434:	99 8d       	ldd	r25, Y+25	; 0x19
    5436:	aa 8d       	ldd	r26, Y+26	; 0x1a
    5438:	bb 8d       	ldd	r27, Y+27	; 0x1b
    543a:	89 2b       	or	r24, r25
    543c:	8a 2b       	or	r24, r26
    543e:	8b 2b       	or	r24, r27
    5440:	21 f4       	brne	.+8      	; 0x544a <_nrk_scheduler+0x40c>
    5442:	cc 86       	std	Y+12, r12	; 0x0c
    5444:	dd 86       	std	Y+13, r13	; 0x0d
    5446:	ee 86       	std	Y+14, r14	; 0x0e
    5448:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    544a:	83 2d       	mov	r24, r3
    544c:	0e 94 3a 22 	call	0x4474	; 0x4474 <nrk_add_to_readyQ>
    5450:	26 c0       	rjmp	.+76     	; 0x549e <_nrk_scheduler+0x460>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5452:	4c 8d       	ldd	r20, Y+28	; 0x1c
    5454:	5d 8d       	ldd	r21, Y+29	; 0x1d
    5456:	6e 8d       	ldd	r22, Y+30	; 0x1e
    5458:	7f 8d       	ldd	r23, Y+31	; 0x1f
    545a:	4c 8b       	std	Y+20, r20	; 0x14
    545c:	5d 8b       	std	Y+21, r21	; 0x15
    545e:	6e 8b       	std	Y+22, r22	; 0x16
    5460:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5462:	48 8c       	ldd	r4, Y+24	; 0x18
    5464:	59 8c       	ldd	r5, Y+25	; 0x19
    5466:	6a 8c       	ldd	r6, Y+26	; 0x1a
    5468:	7b 8c       	ldd	r7, Y+27	; 0x1b
    546a:	11 97       	sbiw	r26, 0x01	; 1
    546c:	a3 01       	movw	r20, r6
    546e:	92 01       	movw	r18, r4
    5470:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    5474:	6c 87       	std	Y+12, r22	; 0x0c
    5476:	7d 87       	std	Y+13, r23	; 0x0d
    5478:	8e 87       	std	Y+14, r24	; 0x0e
    547a:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    547c:	68 8b       	std	Y+16, r22	; 0x10
    547e:	79 8b       	std	Y+17, r23	; 0x11
    5480:	8a 8b       	std	Y+18, r24	; 0x12
    5482:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5484:	45 28       	or	r4, r5
    5486:	46 28       	or	r4, r6
    5488:	47 28       	or	r4, r7
    548a:	21 f4       	brne	.+8      	; 0x5494 <_nrk_scheduler+0x456>
    548c:	cc 86       	std	Y+12, r12	; 0x0c
    548e:	dd 86       	std	Y+13, r13	; 0x0d
    5490:	ee 86       	std	Y+14, r14	; 0x0e
    5492:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    5494:	66 24       	eor	r6, r6
    5496:	63 94       	inc	r6
    5498:	71 2c       	mov	r7, r1
    549a:	79 a2       	std	Y+33, r7	; 0x21
    549c:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    549e:	8c 85       	ldd	r24, Y+12	; 0x0c
    54a0:	9d 85       	ldd	r25, Y+13	; 0x0d
    54a2:	ae 85       	ldd	r26, Y+14	; 0x0e
    54a4:	bf 85       	ldd	r27, Y+15	; 0x0f
    54a6:	00 97       	sbiw	r24, 0x00	; 0
    54a8:	a1 05       	cpc	r26, r1
    54aa:	b1 05       	cpc	r27, r1
    54ac:	49 f0       	breq	.+18     	; 0x54c0 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    54ae:	a8 01       	movw	r20, r16
    54b0:	60 e0       	ldi	r22, 0x00	; 0
    54b2:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    54b4:	84 17       	cp	r24, r20
    54b6:	95 07       	cpc	r25, r21
    54b8:	a6 07       	cpc	r26, r22
    54ba:	b7 07       	cpc	r27, r23
    54bc:	08 f4       	brcc	.+2      	; 0x54c0 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    54be:	8c 01       	movw	r16, r24
    54c0:	33 94       	inc	r3
    54c2:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    54c4:	85 e0       	ldi	r24, 0x05	; 5
    54c6:	78 2e       	mov	r7, r24
    54c8:	37 10       	cpse	r3, r7
    54ca:	0f cf       	rjmp	.-482    	; 0x52ea <_nrk_scheduler+0x2ac>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    54cc:	e0 91 98 0b 	lds	r30, 0x0B98
    54d0:	f0 91 99 0b 	lds	r31, 0x0B99
    54d4:	80 85       	ldd	r24, Z+8	; 0x08
    54d6:	0e 94 45 19 	call	0x328a	; 0x328a <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    54da:	0e 94 29 22 	call	0x4452	; 0x4452 <nrk_get_high_ready_task_ID>
    54de:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    54e0:	2b e2       	ldi	r18, 0x2B	; 43
    54e2:	82 02       	muls	r24, r18
    54e4:	f0 01       	movw	r30, r0
    54e6:	11 24       	eor	r1, r1
    54e8:	e5 55       	subi	r30, 0x55	; 85
    54ea:	f5 4f       	sbci	r31, 0xF5	; 245
    54ec:	22 85       	ldd	r18, Z+10	; 0x0a
    54ee:	20 93 9a 0b 	sts	0x0B9A, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    54f2:	f0 93 8a 0b 	sts	0x0B8A, r31
    54f6:	e0 93 89 0b 	sts	0x0B89, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    54fa:	88 23       	and	r24, r24
    54fc:	d9 f0       	breq	.+54     	; 0x5534 <_nrk_scheduler+0x4f6>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    54fe:	85 a1       	ldd	r24, Z+37	; 0x25
    5500:	96 a1       	ldd	r25, Z+38	; 0x26
    5502:	a7 a1       	ldd	r26, Z+39	; 0x27
    5504:	b0 a5       	ldd	r27, Z+40	; 0x28
    5506:	89 2b       	or	r24, r25
    5508:	8a 2b       	or	r24, r26
    550a:	8b 2b       	or	r24, r27
    550c:	99 f0       	breq	.+38     	; 0x5534 <_nrk_scheduler+0x4f6>
    550e:	85 8d       	ldd	r24, Z+29	; 0x1d
    5510:	96 8d       	ldd	r25, Z+30	; 0x1e
    5512:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5514:	b0 a1       	ldd	r27, Z+32	; 0x20
    5516:	8a 3f       	cpi	r24, 0xFA	; 250
    5518:	91 05       	cpc	r25, r1
    551a:	a1 05       	cpc	r26, r1
    551c:	b1 05       	cpc	r27, r1
    551e:	50 f4       	brcc	.+20     	; 0x5534 <_nrk_scheduler+0x4f6>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    5520:	a8 01       	movw	r20, r16
    5522:	60 e0       	ldi	r22, 0x00	; 0
    5524:	70 e0       	ldi	r23, 0x00	; 0
    5526:	84 17       	cp	r24, r20
    5528:	95 07       	cpc	r25, r21
    552a:	a6 07       	cpc	r26, r22
    552c:	b7 07       	cpc	r27, r23
    552e:	10 f4       	brcc	.+4      	; 0x5534 <_nrk_scheduler+0x4f6>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    5530:	8c 01       	movw	r16, r24
    5532:	05 c0       	rjmp	.+10     	; 0x553e <_nrk_scheduler+0x500>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    5534:	0b 3f       	cpi	r16, 0xFB	; 251
    5536:	11 05       	cpc	r17, r1
    5538:	10 f0       	brcs	.+4      	; 0x553e <_nrk_scheduler+0x500>
    553a:	0a ef       	ldi	r16, 0xFA	; 250
    553c:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    553e:	20 93 8b 0b 	sts	0x0B8B, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5542:	f0 93 99 0b 	sts	0x0B99, r31
    5546:	e0 93 98 0b 	sts	0x0B98, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    554a:	00 93 2d 09 	sts	0x092D, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    554e:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    5552:	28 2f       	mov	r18, r24
    5554:	30 e0       	ldi	r19, 0x00	; 0
    5556:	2f 5f       	subi	r18, 0xFF	; 255
    5558:	3f 4f       	sbci	r19, 0xFF	; 255
    555a:	20 17       	cp	r18, r16
    555c:	31 07       	cpc	r19, r17
    555e:	40 f0       	brcs	.+16     	; 0x5570 <_nrk_scheduler+0x532>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5560:	0e 94 6c 2d 	call	0x5ad8	; 0x5ad8 <_nrk_os_timer_get>
    5564:	08 2f       	mov	r16, r24
    5566:	10 e0       	ldi	r17, 0x00	; 0
    5568:	0e 5f       	subi	r16, 0xFE	; 254
    556a:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    556c:	00 93 2d 09 	sts	0x092D, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5570:	c1 11       	cpse	r28, r1
    5572:	10 92 8c 0b 	sts	0x0B8C, r1

    _nrk_set_next_wakeup(next_wake);
    5576:	80 2f       	mov	r24, r16
    5578:	0e 94 0a 2d 	call	0x5a14	; 0x5a14 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    557c:	0e 94 8f 30 	call	0x611e	; 0x611e <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    5580:	df 91       	pop	r29
    5582:	cf 91       	pop	r28
    5584:	1f 91       	pop	r17
    5586:	0f 91       	pop	r16
    5588:	ff 90       	pop	r15
    558a:	ef 90       	pop	r14
    558c:	df 90       	pop	r13
    558e:	cf 90       	pop	r12
    5590:	bf 90       	pop	r11
    5592:	af 90       	pop	r10
    5594:	9f 90       	pop	r9
    5596:	8f 90       	pop	r8
    5598:	7f 90       	pop	r7
    559a:	6f 90       	pop	r6
    559c:	5f 90       	pop	r5
    559e:	4f 90       	pop	r4
    55a0:	3f 90       	pop	r3
    55a2:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    55a4:	0c 94 9a 30 	jmp	0x6134	; 0x6134 <nrk_start_high_ready_task>

000055a8 <_nrk_sw_wdt_check>:
    55a8:	3f 92       	push	r3
    55aa:	4f 92       	push	r4
    55ac:	5f 92       	push	r5
    55ae:	6f 92       	push	r6
    55b0:	7f 92       	push	r7
    55b2:	8f 92       	push	r8
    55b4:	9f 92       	push	r9
    55b6:	af 92       	push	r10
    55b8:	bf 92       	push	r11
    55ba:	cf 92       	push	r12
    55bc:	df 92       	push	r13
    55be:	ef 92       	push	r14
    55c0:	ff 92       	push	r15
    55c2:	0f 93       	push	r16
    55c4:	1f 93       	push	r17
    55c6:	cf 93       	push	r28
    55c8:	df 93       	push	r29
    55ca:	cd b7       	in	r28, 0x3d	; 61
    55cc:	de b7       	in	r29, 0x3e	; 62
    55ce:	60 97       	sbiw	r28, 0x10	; 16
    55d0:	0f b6       	in	r0, 0x3f	; 63
    55d2:	f8 94       	cli
    55d4:	de bf       	out	0x3e, r29	; 62
    55d6:	0f be       	out	0x3f, r0	; 63
    55d8:	cd bf       	out	0x3d, r28	; 61
    55da:	ce 01       	movw	r24, r28
    55dc:	09 96       	adiw	r24, 0x09	; 9
    55de:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
    55e2:	8b e9       	ldi	r24, 0x9B	; 155
    55e4:	48 2e       	mov	r4, r24
    55e6:	8b e0       	ldi	r24, 0x0B	; 11
    55e8:	58 2e       	mov	r5, r24
    55ea:	61 2c       	mov	r6, r1
    55ec:	71 2c       	mov	r7, r1
    55ee:	93 e1       	ldi	r25, 0x13	; 19
    55f0:	39 2e       	mov	r3, r25
    55f2:	d2 01       	movw	r26, r4
    55f4:	12 96       	adiw	r26, 0x02	; 2
    55f6:	8c 91       	ld	r24, X
    55f8:	81 30       	cpi	r24, 0x01	; 1
    55fa:	51 f5       	brne	.+84     	; 0x5650 <_nrk_sw_wdt_check+0xa8>
    55fc:	36 9c       	mul	r3, r6
    55fe:	f0 01       	movw	r30, r0
    5600:	37 9c       	mul	r3, r7
    5602:	f0 0d       	add	r31, r0
    5604:	11 24       	eor	r1, r1
    5606:	ea 55       	subi	r30, 0x5A	; 90
    5608:	f4 4f       	sbci	r31, 0xF4	; 244
    560a:	89 84       	ldd	r8, Y+9	; 0x09
    560c:	9a 84       	ldd	r9, Y+10	; 0x0a
    560e:	ab 84       	ldd	r10, Y+11	; 0x0b
    5610:	bc 84       	ldd	r11, Y+12	; 0x0c
    5612:	cd 84       	ldd	r12, Y+13	; 0x0d
    5614:	de 84       	ldd	r13, Y+14	; 0x0e
    5616:	ef 84       	ldd	r14, Y+15	; 0x0f
    5618:	f8 88       	ldd	r15, Y+16	; 0x10
    561a:	00 81       	ld	r16, Z
    561c:	11 81       	ldd	r17, Z+1	; 0x01
    561e:	22 81       	ldd	r18, Z+2	; 0x02
    5620:	33 81       	ldd	r19, Z+3	; 0x03
    5622:	44 81       	ldd	r20, Z+4	; 0x04
    5624:	55 81       	ldd	r21, Z+5	; 0x05
    5626:	66 81       	ldd	r22, Z+6	; 0x06
    5628:	77 81       	ldd	r23, Z+7	; 0x07
    562a:	ce 01       	movw	r24, r28
    562c:	01 96       	adiw	r24, 0x01	; 1
    562e:	0e 94 d8 25 	call	0x4bb0	; 0x4bb0 <nrk_time_sub>
    5632:	8f 3f       	cpi	r24, 0xFF	; 255
    5634:	69 f4       	brne	.+26     	; 0x5650 <_nrk_sw_wdt_check+0xa8>
    5636:	66 2d       	mov	r22, r6
    5638:	85 e1       	ldi	r24, 0x15	; 21
    563a:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
    563e:	d2 01       	movw	r26, r4
    5640:	ed 91       	ld	r30, X+
    5642:	fc 91       	ld	r31, X
    5644:	30 97       	sbiw	r30, 0x00	; 0
    5646:	19 f4       	brne	.+6      	; 0x564e <_nrk_sw_wdt_check+0xa6>
    5648:	0e 94 1e 17 	call	0x2e3c	; 0x2e3c <nrk_halt>
    564c:	01 c0       	rjmp	.+2      	; 0x5650 <_nrk_sw_wdt_check+0xa8>
    564e:	09 95       	icall
    5650:	bf ef       	ldi	r27, 0xFF	; 255
    5652:	6b 1a       	sub	r6, r27
    5654:	7b 0a       	sbc	r7, r27
    5656:	e3 e1       	ldi	r30, 0x13	; 19
    5658:	4e 0e       	add	r4, r30
    565a:	51 1c       	adc	r5, r1
    565c:	f3 e0       	ldi	r31, 0x03	; 3
    565e:	6f 16       	cp	r6, r31
    5660:	71 04       	cpc	r7, r1
    5662:	39 f6       	brne	.-114    	; 0x55f2 <_nrk_sw_wdt_check+0x4a>
    5664:	60 96       	adiw	r28, 0x10	; 16
    5666:	0f b6       	in	r0, 0x3f	; 63
    5668:	f8 94       	cli
    566a:	de bf       	out	0x3e, r29	; 62
    566c:	0f be       	out	0x3f, r0	; 63
    566e:	cd bf       	out	0x3d, r28	; 61
    5670:	df 91       	pop	r29
    5672:	cf 91       	pop	r28
    5674:	1f 91       	pop	r17
    5676:	0f 91       	pop	r16
    5678:	ff 90       	pop	r15
    567a:	ef 90       	pop	r14
    567c:	df 90       	pop	r13
    567e:	cf 90       	pop	r12
    5680:	bf 90       	pop	r11
    5682:	af 90       	pop	r10
    5684:	9f 90       	pop	r9
    5686:	8f 90       	pop	r8
    5688:	7f 90       	pop	r7
    568a:	6f 90       	pop	r6
    568c:	5f 90       	pop	r5
    568e:	4f 90       	pop	r4
    5690:	3f 90       	pop	r3
    5692:	08 95       	ret

00005694 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5694:	eb e9       	ldi	r30, 0x9B	; 155
    5696:	fb e0       	ldi	r31, 0x0B	; 11
    5698:	12 82       	std	Z+2, r1	; 0x02
    569a:	15 8a       	std	Z+21, r1	; 0x15
    569c:	10 a6       	std	Z+40, r1	; 0x28
    569e:	08 95       	ret

000056a0 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    56a0:	cf 93       	push	r28
    56a2:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56a4:	83 30       	cpi	r24, 0x03	; 3
    56a6:	e0 f4       	brcc	.+56     	; 0x56e0 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    56a8:	93 e1       	ldi	r25, 0x13	; 19
    56aa:	89 9f       	mul	r24, r25
    56ac:	f0 01       	movw	r30, r0
    56ae:	11 24       	eor	r1, r1
    56b0:	e5 56       	subi	r30, 0x65	; 101
    56b2:	f4 4f       	sbci	r31, 0xF4	; 244
    56b4:	51 83       	std	Z+1, r21	; 0x01
    56b6:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    56b8:	eb 01       	movw	r28, r22
    56ba:	88 81       	ld	r24, Y
    56bc:	99 81       	ldd	r25, Y+1	; 0x01
    56be:	aa 81       	ldd	r26, Y+2	; 0x02
    56c0:	bb 81       	ldd	r27, Y+3	; 0x03
    56c2:	83 83       	std	Z+3, r24	; 0x03
    56c4:	94 83       	std	Z+4, r25	; 0x04
    56c6:	a5 83       	std	Z+5, r26	; 0x05
    56c8:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    56ca:	8c 81       	ldd	r24, Y+4	; 0x04
    56cc:	9d 81       	ldd	r25, Y+5	; 0x05
    56ce:	ae 81       	ldd	r26, Y+6	; 0x06
    56d0:	bf 81       	ldd	r27, Y+7	; 0x07
    56d2:	87 83       	std	Z+7, r24	; 0x07
    56d4:	90 87       	std	Z+8, r25	; 0x08
    56d6:	a1 87       	std	Z+9, r26	; 0x09
    56d8:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    56da:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    56dc:	81 e0       	ldi	r24, 0x01	; 1
    56de:	01 c0       	rjmp	.+2      	; 0x56e2 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56e0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    56e2:	df 91       	pop	r29
    56e4:	cf 91       	pop	r28
    56e6:	08 95       	ret

000056e8 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    56e8:	cf 92       	push	r12
    56ea:	df 92       	push	r13
    56ec:	ef 92       	push	r14
    56ee:	ff 92       	push	r15
    56f0:	0f 93       	push	r16
    56f2:	1f 93       	push	r17
    56f4:	cf 93       	push	r28
    56f6:	df 93       	push	r29
    56f8:	cd b7       	in	r28, 0x3d	; 61
    56fa:	de b7       	in	r29, 0x3e	; 62
    56fc:	28 97       	sbiw	r28, 0x08	; 8
    56fe:	0f b6       	in	r0, 0x3f	; 63
    5700:	f8 94       	cli
    5702:	de bf       	out	0x3e, r29	; 62
    5704:	0f be       	out	0x3f, r0	; 63
    5706:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5708:	83 30       	cpi	r24, 0x03	; 3
    570a:	a8 f5       	brcc	.+106    	; 0x5776 <nrk_sw_wdt_update+0x8e>
    570c:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    570e:	ce 01       	movw	r24, r28
    5710:	01 96       	adiw	r24, 0x01	; 1
    5712:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5716:	23 e1       	ldi	r18, 0x13	; 19
    5718:	12 9f       	mul	r17, r18
    571a:	c0 01       	movw	r24, r0
    571c:	11 24       	eor	r1, r1
    571e:	8c 01       	movw	r16, r24
    5720:	05 56       	subi	r16, 0x65	; 101
    5722:	14 4f       	sbci	r17, 0xF4	; 244
    5724:	f8 01       	movw	r30, r16
    5726:	c3 80       	ldd	r12, Z+3	; 0x03
    5728:	d4 80       	ldd	r13, Z+4	; 0x04
    572a:	e5 80       	ldd	r14, Z+5	; 0x05
    572c:	f6 80       	ldd	r15, Z+6	; 0x06
    572e:	49 81       	ldd	r20, Y+1	; 0x01
    5730:	5a 81       	ldd	r21, Y+2	; 0x02
    5732:	6b 81       	ldd	r22, Y+3	; 0x03
    5734:	7c 81       	ldd	r23, Y+4	; 0x04
    5736:	4c 0d       	add	r20, r12
    5738:	5d 1d       	adc	r21, r13
    573a:	6e 1d       	adc	r22, r14
    573c:	7f 1d       	adc	r23, r15
    573e:	43 87       	std	Z+11, r20	; 0x0b
    5740:	54 87       	std	Z+12, r21	; 0x0c
    5742:	65 87       	std	Z+13, r22	; 0x0d
    5744:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5746:	c7 80       	ldd	r12, Z+7	; 0x07
    5748:	d0 84       	ldd	r13, Z+8	; 0x08
    574a:	e1 84       	ldd	r14, Z+9	; 0x09
    574c:	f2 84       	ldd	r15, Z+10	; 0x0a
    574e:	4d 81       	ldd	r20, Y+5	; 0x05
    5750:	5e 81       	ldd	r21, Y+6	; 0x06
    5752:	6f 81       	ldd	r22, Y+7	; 0x07
    5754:	78 85       	ldd	r23, Y+8	; 0x08
    5756:	4c 0d       	add	r20, r12
    5758:	5d 1d       	adc	r21, r13
    575a:	6e 1d       	adc	r22, r14
    575c:	7f 1d       	adc	r23, r15
    575e:	47 87       	std	Z+15, r20	; 0x0f
    5760:	50 8b       	std	Z+16, r21	; 0x10
    5762:	61 8b       	std	Z+17, r22	; 0x11
    5764:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5766:	8a 55       	subi	r24, 0x5A	; 90
    5768:	94 4f       	sbci	r25, 0xF4	; 244
    576a:	0e 94 64 26 	call	0x4cc8	; 0x4cc8 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    576e:	81 e0       	ldi	r24, 0x01	; 1
    5770:	f8 01       	movw	r30, r16
    5772:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5774:	01 c0       	rjmp	.+2      	; 0x5778 <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5776:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5778:	28 96       	adiw	r28, 0x08	; 8
    577a:	0f b6       	in	r0, 0x3f	; 63
    577c:	f8 94       	cli
    577e:	de bf       	out	0x3e, r29	; 62
    5780:	0f be       	out	0x3f, r0	; 63
    5782:	cd bf       	out	0x3d, r28	; 61
    5784:	df 91       	pop	r29
    5786:	cf 91       	pop	r28
    5788:	1f 91       	pop	r17
    578a:	0f 91       	pop	r16
    578c:	ff 90       	pop	r15
    578e:	ef 90       	pop	r14
    5790:	df 90       	pop	r13
    5792:	cf 90       	pop	r12
    5794:	08 95       	ret

00005796 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5796:	1f 93       	push	r17
    5798:	cf 93       	push	r28
    579a:	df 93       	push	r29
    579c:	cd b7       	in	r28, 0x3d	; 61
    579e:	de b7       	in	r29, 0x3e	; 62
    57a0:	28 97       	sbiw	r28, 0x08	; 8
    57a2:	0f b6       	in	r0, 0x3f	; 63
    57a4:	f8 94       	cli
    57a6:	de bf       	out	0x3e, r29	; 62
    57a8:	0f be       	out	0x3f, r0	; 63
    57aa:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    57ac:	83 30       	cpi	r24, 0x03	; 3
    57ae:	70 f5       	brcc	.+92     	; 0x580c <nrk_sw_wdt_start+0x76>
    57b0:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    57b2:	ce 01       	movw	r24, r28
    57b4:	01 96       	adiw	r24, 0x01	; 1
    57b6:	0e 94 7b 25 	call	0x4af6	; 0x4af6 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    57ba:	83 e1       	ldi	r24, 0x13	; 19
    57bc:	18 9f       	mul	r17, r24
    57be:	f0 01       	movw	r30, r0
    57c0:	11 24       	eor	r1, r1
    57c2:	e5 56       	subi	r30, 0x65	; 101
    57c4:	f4 4f       	sbci	r31, 0xF4	; 244
    57c6:	43 81       	ldd	r20, Z+3	; 0x03
    57c8:	54 81       	ldd	r21, Z+4	; 0x04
    57ca:	65 81       	ldd	r22, Z+5	; 0x05
    57cc:	76 81       	ldd	r23, Z+6	; 0x06
    57ce:	89 81       	ldd	r24, Y+1	; 0x01
    57d0:	9a 81       	ldd	r25, Y+2	; 0x02
    57d2:	ab 81       	ldd	r26, Y+3	; 0x03
    57d4:	bc 81       	ldd	r27, Y+4	; 0x04
    57d6:	84 0f       	add	r24, r20
    57d8:	95 1f       	adc	r25, r21
    57da:	a6 1f       	adc	r26, r22
    57dc:	b7 1f       	adc	r27, r23
    57de:	83 87       	std	Z+11, r24	; 0x0b
    57e0:	94 87       	std	Z+12, r25	; 0x0c
    57e2:	a5 87       	std	Z+13, r26	; 0x0d
    57e4:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    57e6:	47 81       	ldd	r20, Z+7	; 0x07
    57e8:	50 85       	ldd	r21, Z+8	; 0x08
    57ea:	61 85       	ldd	r22, Z+9	; 0x09
    57ec:	72 85       	ldd	r23, Z+10	; 0x0a
    57ee:	8d 81       	ldd	r24, Y+5	; 0x05
    57f0:	9e 81       	ldd	r25, Y+6	; 0x06
    57f2:	af 81       	ldd	r26, Y+7	; 0x07
    57f4:	b8 85       	ldd	r27, Y+8	; 0x08
    57f6:	84 0f       	add	r24, r20
    57f8:	95 1f       	adc	r25, r21
    57fa:	a6 1f       	adc	r26, r22
    57fc:	b7 1f       	adc	r27, r23
    57fe:	87 87       	std	Z+15, r24	; 0x0f
    5800:	90 8b       	std	Z+16, r25	; 0x10
    5802:	a1 8b       	std	Z+17, r26	; 0x11
    5804:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5806:	81 e0       	ldi	r24, 0x01	; 1
    5808:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    580a:	01 c0       	rjmp	.+2      	; 0x580e <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    580c:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    580e:	28 96       	adiw	r28, 0x08	; 8
    5810:	0f b6       	in	r0, 0x3f	; 63
    5812:	f8 94       	cli
    5814:	de bf       	out	0x3e, r29	; 62
    5816:	0f be       	out	0x3f, r0	; 63
    5818:	cd bf       	out	0x3d, r28	; 61
    581a:	df 91       	pop	r29
    581c:	cf 91       	pop	r28
    581e:	1f 91       	pop	r17
    5820:	08 95       	ret

00005822 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5822:	83 30       	cpi	r24, 0x03	; 3
    5824:	48 f4       	brcc	.+18     	; 0x5838 <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    5826:	93 e1       	ldi	r25, 0x13	; 19
    5828:	89 9f       	mul	r24, r25
    582a:	f0 01       	movw	r30, r0
    582c:	11 24       	eor	r1, r1
    582e:	e5 56       	subi	r30, 0x65	; 101
    5830:	f4 4f       	sbci	r31, 0xF4	; 244
    5832:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5834:	81 e0       	ldi	r24, 0x01	; 1
    5836:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5838:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    583a:	08 95       	ret

0000583c <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    5854:	01 97       	sbiw	r24, 0x01	; 1
    5856:	91 f7       	brne	.-28     	; 0x583c <nrk_spin_wait_us>

}
    5858:	08 95       	ret

0000585a <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    585a:	10 92 21 01 	sts	0x0121, r1
    585e:	08 95       	ret

00005860 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    5860:	89 e0       	ldi	r24, 0x09	; 9
    5862:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    5866:	8d e8       	ldi	r24, 0x8D	; 141
    5868:	9c e3       	ldi	r25, 0x3C	; 60
    586a:	90 93 29 01 	sts	0x0129, r25
    586e:	80 93 28 01 	sts	0x0128, r24
    5872:	08 95       	ret

00005874 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5874:	10 92 25 01 	sts	0x0125, r1
    5878:	10 92 24 01 	sts	0x0124, r1
    587c:	08 95       	ret

0000587e <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    587e:	cf 93       	push	r28
    5880:	df 93       	push	r29
    5882:	00 d0       	rcall	.+0      	; 0x5884 <_nrk_precision_os_timer_get+0x6>
    5884:	cd b7       	in	r28, 0x3d	; 61
    5886:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    5888:	80 91 24 01 	lds	r24, 0x0124
    588c:	90 91 25 01 	lds	r25, 0x0125
    5890:	9a 83       	std	Y+2, r25	; 0x02
    5892:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    5894:	89 81       	ldd	r24, Y+1	; 0x01
    5896:	9a 81       	ldd	r25, Y+2	; 0x02
}
    5898:	0f 90       	pop	r0
    589a:	0f 90       	pop	r0
    589c:	df 91       	pop	r29
    589e:	cf 91       	pop	r28
    58a0:	08 95       	ret

000058a2 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    58a2:	10 92 81 00 	sts	0x0081, r1
    58a6:	08 95       	ret

000058a8 <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    58a8:	81 e0       	ldi	r24, 0x01	; 1
    58aa:	80 93 81 00 	sts	0x0081, r24
    58ae:	08 95       	ret

000058b0 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    58b0:	83 b5       	in	r24, 0x23	; 35
    58b2:	81 60       	ori	r24, 0x01	; 1
    58b4:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    58b6:	10 92 85 00 	sts	0x0085, r1
    58ba:	10 92 84 00 	sts	0x0084, r1
    58be:	08 95       	ret

000058c0 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    58c0:	cf 93       	push	r28
    58c2:	df 93       	push	r29
    58c4:	00 d0       	rcall	.+0      	; 0x58c6 <_nrk_high_speed_timer_get+0x6>
    58c6:	cd b7       	in	r28, 0x3d	; 61
    58c8:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    58ca:	80 91 84 00 	lds	r24, 0x0084
    58ce:	90 91 85 00 	lds	r25, 0x0085
    58d2:	9a 83       	std	Y+2, r25	; 0x02
    58d4:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    58d6:	89 81       	ldd	r24, Y+1	; 0x01
    58d8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    58da:	0f 90       	pop	r0
    58dc:	0f 90       	pop	r0
    58de:	df 91       	pop	r29
    58e0:	cf 91       	pop	r28
    58e2:	08 95       	ret

000058e4 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    58e4:	cf 92       	push	r12
    58e6:	df 92       	push	r13
    58e8:	ef 92       	push	r14
    58ea:	ff 92       	push	r15
    58ec:	cf 93       	push	r28
    58ee:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    58f0:	ec 01       	movw	r28, r24
    58f2:	cc 0f       	add	r28, r28
    58f4:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    58f6:	c9 37       	cpi	r28, 0x79	; 121
    58f8:	8f ef       	ldi	r24, 0xFF	; 255
    58fa:	d8 07       	cpc	r29, r24
    58fc:	10 f0       	brcs	.+4      	; 0x5902 <nrk_high_speed_timer_wait+0x1e>
    58fe:	c0 e0       	ldi	r28, 0x00	; 0
    5900:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    5902:	6b 01       	movw	r12, r22
    5904:	e1 2c       	mov	r14, r1
    5906:	f1 2c       	mov	r15, r1
    5908:	cc 0e       	add	r12, r28
    590a:	dd 1e       	adc	r13, r29
    590c:	e1 1c       	adc	r14, r1
    590e:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    5910:	81 e0       	ldi	r24, 0x01	; 1
    5912:	c8 16       	cp	r12, r24
    5914:	d1 04       	cpc	r13, r1
    5916:	e8 06       	cpc	r14, r24
    5918:	f1 04       	cpc	r15, r1
    591a:	40 f0       	brcs	.+16     	; 0x592c <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    591c:	81 e0       	ldi	r24, 0x01	; 1
    591e:	e8 1a       	sub	r14, r24
    5920:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    5922:	0e 94 60 2c 	call	0x58c0	; 0x58c0 <_nrk_high_speed_timer_get>
    5926:	c8 17       	cp	r28, r24
    5928:	d9 07       	cpc	r29, r25
    592a:	d8 f3       	brcs	.-10     	; 0x5922 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    592c:	0e 94 60 2c 	call	0x58c0	; 0x58c0 <_nrk_high_speed_timer_get>
    5930:	8c 15       	cp	r24, r12
    5932:	9d 05       	cpc	r25, r13
    5934:	d8 f3       	brcs	.-10     	; 0x592c <nrk_high_speed_timer_wait+0x48>
}
    5936:	df 91       	pop	r29
    5938:	cf 91       	pop	r28
    593a:	ff 90       	pop	r15
    593c:	ef 90       	pop	r14
    593e:	df 90       	pop	r13
    5940:	cf 90       	pop	r12
    5942:	08 95       	ret

00005944 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    5944:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    5948:	e0 e7       	ldi	r30, 0x70	; 112
    594a:	f0 e0       	ldi	r31, 0x00	; 0
    594c:	80 81       	ld	r24, Z
    594e:	8d 7f       	andi	r24, 0xFD	; 253
    5950:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    5952:	80 81       	ld	r24, Z
    5954:	8e 7f       	andi	r24, 0xFE	; 254
    5956:	80 83       	st	Z, r24
    5958:	08 95       	ret

0000595a <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    595a:	80 93 b2 00 	sts	0x00B2, r24
    595e:	08 95       	ret

00005960 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    5960:	e0 e7       	ldi	r30, 0x70	; 112
    5962:	f0 e0       	ldi	r31, 0x00	; 0
    5964:	80 81       	ld	r24, Z
    5966:	83 60       	ori	r24, 0x03	; 3
    5968:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    596a:	83 e0       	ldi	r24, 0x03	; 3
    596c:	80 93 b1 00 	sts	0x00B1, r24
    5970:	08 95       	ret

00005972 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    5972:	83 b5       	in	r24, 0x23	; 35
    5974:	82 60       	ori	r24, 0x02	; 2
    5976:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    5978:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    597c:	10 92 b9 06 	sts	0x06B9, r1
    _nrk_prev_timer_val=0;
    5980:	10 92 2d 09 	sts	0x092D, r1
    5984:	08 95       	ret

00005986 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    5986:	cf 93       	push	r28
    5988:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    598a:	8e ef       	ldi	r24, 0xFE	; 254
    598c:	80 93 2d 09 	sts	0x092D, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    5990:	80 e2       	ldi	r24, 0x20	; 32
    5992:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    5996:	80 91 2d 09 	lds	r24, 0x092D
    599a:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    599e:	83 e0       	ldi	r24, 0x03	; 3
    59a0:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    59a2:	92 e0       	ldi	r25, 0x02	; 2
    59a4:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    59a8:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    59ac:	93 b5       	in	r25, 0x23	; 35
    59ae:	92 60       	ori	r25, 0x02	; 2
    59b0:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    59b2:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    59b4:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    59b6:	83 b5       	in	r24, 0x23	; 35
    59b8:	82 60       	ori	r24, 0x02	; 2
    59ba:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    59bc:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    59c0:	81 e0       	ldi	r24, 0x01	; 1
    59c2:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    59c6:	10 92 85 00 	sts	0x0085, r1
    59ca:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59ce:	83 b5       	in	r24, 0x23	; 35
    59d0:	82 60       	ori	r24, 0x02	; 2
    59d2:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59d4:	83 b5       	in	r24, 0x23	; 35
    59d6:	81 60       	ori	r24, 0x01	; 1
    59d8:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    59da:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    59de:	c4 e2       	ldi	r28, 0x24	; 36
    59e0:	d1 e0       	ldi	r29, 0x01	; 1
    59e2:	19 82       	std	Y+1, r1	; 0x01
    59e4:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59e6:	83 b5       	in	r24, 0x23	; 35
    59e8:	82 60       	ori	r24, 0x02	; 2
    59ea:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59ec:	83 b5       	in	r24, 0x23	; 35
    59ee:	81 60       	ori	r24, 0x01	; 1
    59f0:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    59f2:	0e 94 b9 2c 	call	0x5972	; 0x5972 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    59f6:	19 82       	std	Y+1, r1	; 0x01
    59f8:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    59fa:	0e 94 b0 2c 	call	0x5960	; 0x5960 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    59fe:	0e 94 30 2c 	call	0x5860	; 0x5860 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    5a02:	10 92 b9 06 	sts	0x06B9, r1
}
    5a06:	df 91       	pop	r29
    5a08:	cf 91       	pop	r28
    5a0a:	08 95       	ret

00005a0c <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    5a0c:	80 91 b3 00 	lds	r24, 0x00B3
}
    5a10:	8f 5f       	subi	r24, 0xFF	; 255
    5a12:	08 95       	ret

00005a14 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    5a14:	81 50       	subi	r24, 0x01	; 1
    5a16:	80 93 b3 00 	sts	0x00B3, r24
    5a1a:	08 95       	ret

00005a1c <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a1c:	81 11       	cpse	r24, r1
    5a1e:	02 c0       	rjmp	.+4      	; 0x5a24 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    5a20:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    5a24:	8f ef       	ldi	r24, 0xFF	; 255
    5a26:	08 95       	ret

00005a28 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a28:	81 11       	cpse	r24, r1
    5a2a:	06 c0       	rjmp	.+12     	; 0x5a38 <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    5a2c:	10 92 95 00 	sts	0x0095, r1
    5a30:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    5a34:	81 e0       	ldi	r24, 0x01	; 1
    5a36:	08 95       	ret
	}
return NRK_ERROR;
    5a38:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a3a:	08 95       	ret

00005a3c <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a3c:	81 11       	cpse	r24, r1
    5a3e:	05 c0       	rjmp	.+10     	; 0x5a4a <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    5a40:	80 91 94 00 	lds	r24, 0x0094
    5a44:	90 91 95 00 	lds	r25, 0x0095
    5a48:	08 95       	ret
	}
return 0;
    5a4a:	80 e0       	ldi	r24, 0x00	; 0
    5a4c:	90 e0       	ldi	r25, 0x00	; 0

}
    5a4e:	08 95       	ret

00005a50 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    5a50:	81 11       	cpse	r24, r1
    5a52:	05 c0       	rjmp	.+10     	; 0x5a5e <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    5a54:	82 e0       	ldi	r24, 0x02	; 2
    5a56:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    5a5a:	81 e0       	ldi	r24, 0x01	; 1
    5a5c:	08 95       	ret
	}
return NRK_ERROR;
    5a5e:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a60:	08 95       	ret

00005a62 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    5a62:	81 11       	cpse	r24, r1
    5a64:	35 c0       	rjmp	.+106    	; 0x5ad0 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5a66:	cb 01       	movw	r24, r22
    5a68:	01 97       	sbiw	r24, 0x01	; 1
    5a6a:	05 97       	sbiw	r24, 0x05	; 5
    5a6c:	10 f4       	brcc	.+4      	; 0x5a72 <nrk_timer_int_configure+0x10>
    5a6e:	60 93 2a 09 	sts	0x092A, r22
	TCCR3A = 0;  
    5a72:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    5a76:	88 e0       	ldi	r24, 0x08	; 8
    5a78:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    5a7c:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    5a80:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    5a84:	30 93 17 06 	sts	0x0617, r19
    5a88:	20 93 16 06 	sts	0x0616, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    5a8c:	80 91 2a 09 	lds	r24, 0x092A
    5a90:	81 30       	cpi	r24, 0x01	; 1
    5a92:	21 f4       	brne	.+8      	; 0x5a9c <nrk_timer_int_configure+0x3a>
    5a94:	80 91 91 00 	lds	r24, 0x0091
    5a98:	81 60       	ori	r24, 0x01	; 1
    5a9a:	11 c0       	rjmp	.+34     	; 0x5abe <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    5a9c:	82 30       	cpi	r24, 0x02	; 2
    5a9e:	21 f4       	brne	.+8      	; 0x5aa8 <nrk_timer_int_configure+0x46>
    5aa0:	80 91 91 00 	lds	r24, 0x0091
    5aa4:	82 60       	ori	r24, 0x02	; 2
    5aa6:	0b c0       	rjmp	.+22     	; 0x5abe <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    5aa8:	83 30       	cpi	r24, 0x03	; 3
    5aaa:	21 f4       	brne	.+8      	; 0x5ab4 <nrk_timer_int_configure+0x52>
    5aac:	80 91 91 00 	lds	r24, 0x0091
    5ab0:	83 60       	ori	r24, 0x03	; 3
    5ab2:	05 c0       	rjmp	.+10     	; 0x5abe <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5ab4:	84 30       	cpi	r24, 0x04	; 4
    5ab6:	31 f4       	brne	.+12     	; 0x5ac4 <nrk_timer_int_configure+0x62>
    5ab8:	80 91 91 00 	lds	r24, 0x0091
    5abc:	84 60       	ori	r24, 0x04	; 4
    5abe:	80 93 91 00 	sts	0x0091, r24
    5ac2:	08 c0       	rjmp	.+16     	; 0x5ad4 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5ac4:	85 30       	cpi	r24, 0x05	; 5
    5ac6:	31 f4       	brne	.+12     	; 0x5ad4 <nrk_timer_int_configure+0x72>
    5ac8:	80 91 91 00 	lds	r24, 0x0091
    5acc:	85 60       	ori	r24, 0x05	; 5
    5ace:	f7 cf       	rjmp	.-18     	; 0x5abe <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5ad0:	8f ef       	ldi	r24, 0xFF	; 255
    5ad2:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5ad4:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5ad6:	08 95       	ret

00005ad8 <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    5ad8:	80 91 b2 00 	lds	r24, 0x00B2
}
    5adc:	08 95       	ret

00005ade <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5ade:	1f 92       	push	r1
    5ae0:	0f 92       	push	r0
    5ae2:	0f b6       	in	r0, 0x3f	; 63
    5ae4:	0f 92       	push	r0
    5ae6:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5ae8:	60 e0       	ldi	r22, 0x00	; 0
    5aea:	8a e0       	ldi	r24, 0x0A	; 10
    5aec:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	while(1);
    5af0:	ff cf       	rjmp	.-2      	; 0x5af0 <__vector_default+0x12>

00005af2 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5af2:	0f 92       	push	r0
    5af4:	0f b6       	in	r0, 0x3f	; 63
    5af6:	0f 92       	push	r0
    5af8:	1f 92       	push	r1
    5afa:	2f 92       	push	r2
    5afc:	3f 92       	push	r3
    5afe:	4f 92       	push	r4
    5b00:	5f 92       	push	r5
    5b02:	6f 92       	push	r6
    5b04:	7f 92       	push	r7
    5b06:	8f 92       	push	r8
    5b08:	9f 92       	push	r9
    5b0a:	af 92       	push	r10
    5b0c:	bf 92       	push	r11
    5b0e:	cf 92       	push	r12
    5b10:	df 92       	push	r13
    5b12:	ef 92       	push	r14
    5b14:	ff 92       	push	r15
    5b16:	0f 93       	push	r16
    5b18:	1f 93       	push	r17
    5b1a:	2f 93       	push	r18
    5b1c:	3f 93       	push	r19
    5b1e:	4f 93       	push	r20
    5b20:	5f 93       	push	r21
    5b22:	6f 93       	push	r22
    5b24:	7f 93       	push	r23
    5b26:	8f 93       	push	r24
    5b28:	9f 93       	push	r25
    5b2a:	af 93       	push	r26
    5b2c:	bf 93       	push	r27
    5b2e:	cf 93       	push	r28
    5b30:	df 93       	push	r29
    5b32:	ef 93       	push	r30
    5b34:	ff 93       	push	r31
    5b36:	a0 91 98 0b 	lds	r26, 0x0B98
    5b3a:	b0 91 99 0b 	lds	r27, 0x0B99
    5b3e:	0d b6       	in	r0, 0x3d	; 61
    5b40:	0d 92       	st	X+, r0
    5b42:	0e b6       	in	r0, 0x3e	; 62
    5b44:	0d 92       	st	X+, r0
    5b46:	1f 92       	push	r1
    5b48:	a0 91 95 08 	lds	r26, 0x0895
    5b4c:	b0 91 96 08 	lds	r27, 0x0896
    5b50:	1e 90       	ld	r1, -X
    5b52:	be bf       	out	0x3e, r27	; 62
    5b54:	ad bf       	out	0x3d, r26	; 61
    5b56:	08 95       	ret

00005b58 <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    5b58:	1f 92       	push	r1
    5b5a:	0f 92       	push	r0
    5b5c:	0f b6       	in	r0, 0x3f	; 63
    5b5e:	0f 92       	push	r0
    5b60:	11 24       	eor	r1, r1
    5b62:	0b b6       	in	r0, 0x3b	; 59
    5b64:	0f 92       	push	r0
    5b66:	2f 93       	push	r18
    5b68:	3f 93       	push	r19
    5b6a:	4f 93       	push	r20
    5b6c:	5f 93       	push	r21
    5b6e:	6f 93       	push	r22
    5b70:	7f 93       	push	r23
    5b72:	8f 93       	push	r24
    5b74:	9f 93       	push	r25
    5b76:	af 93       	push	r26
    5b78:	bf 93       	push	r27
    5b7a:	ef 93       	push	r30
    5b7c:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5b7e:	e0 91 16 06 	lds	r30, 0x0616
    5b82:	f0 91 17 06 	lds	r31, 0x0617
    5b86:	30 97       	sbiw	r30, 0x00	; 0
    5b88:	11 f0       	breq	.+4      	; 0x5b8e <__vector_32+0x36>
    5b8a:	09 95       	icall
    5b8c:	04 c0       	rjmp	.+8      	; 0x5b96 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5b8e:	60 e0       	ldi	r22, 0x00	; 0
    5b90:	8a e0       	ldi	r24, 0x0A	; 10
    5b92:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	return;  	
}
    5b96:	ff 91       	pop	r31
    5b98:	ef 91       	pop	r30
    5b9a:	bf 91       	pop	r27
    5b9c:	af 91       	pop	r26
    5b9e:	9f 91       	pop	r25
    5ba0:	8f 91       	pop	r24
    5ba2:	7f 91       	pop	r23
    5ba4:	6f 91       	pop	r22
    5ba6:	5f 91       	pop	r21
    5ba8:	4f 91       	pop	r20
    5baa:	3f 91       	pop	r19
    5bac:	2f 91       	pop	r18
    5bae:	0f 90       	pop	r0
    5bb0:	0b be       	out	0x3b, r0	; 59
    5bb2:	0f 90       	pop	r0
    5bb4:	0f be       	out	0x3f, r0	; 63
    5bb6:	0f 90       	pop	r0
    5bb8:	1f 90       	pop	r1
    5bba:	18 95       	reti

00005bbc <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5bbc:	1f 92       	push	r1
    5bbe:	0f 92       	push	r0
    5bc0:	0f b6       	in	r0, 0x3f	; 63
    5bc2:	0f 92       	push	r0
    5bc4:	11 24       	eor	r1, r1

	return;  	
} 
    5bc6:	0f 90       	pop	r0
    5bc8:	0f be       	out	0x3f, r0	; 63
    5bca:	0f 90       	pop	r0
    5bcc:	1f 90       	pop	r1
    5bce:	18 95       	reti

00005bd0 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5bd0:	04 b6       	in	r0, 0x34	; 52
    5bd2:	03 fe       	sbrs	r0, 3
    5bd4:	02 c0       	rjmp	.+4      	; 0x5bda <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5bd6:	80 e1       	ldi	r24, 0x10	; 16
    5bd8:	01 c0       	rjmp	.+2      	; 0x5bdc <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5bda:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5bdc:	04 b6       	in	r0, 0x34	; 52
    5bde:	02 fe       	sbrs	r0, 2
    5be0:	06 c0       	rjmp	.+12     	; 0x5bee <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5be2:	94 b7       	in	r25, 0x34	; 52
    5be4:	9b 7f       	andi	r25, 0xFB	; 251
    5be6:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5be8:	04 b6       	in	r0, 0x34	; 52
    5bea:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5bec:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5bee:	04 b6       	in	r0, 0x34	; 52
    5bf0:	01 fe       	sbrs	r0, 1
    5bf2:	05 c0       	rjmp	.+10     	; 0x5bfe <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5bf4:	94 b7       	in	r25, 0x34	; 52
    5bf6:	9d 7f       	andi	r25, 0xFD	; 253
    5bf8:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5bfa:	82 60       	ori	r24, 0x02	; 2
    5bfc:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5bfe:	81 11       	cpse	r24, r1
    5c00:	0c c0       	rjmp	.+24     	; 0x5c1a <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5c02:	04 b6       	in	r0, 0x34	; 52
    5c04:	00 fe       	sbrs	r0, 0
    5c06:	04 c0       	rjmp	.+8      	; 0x5c10 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5c08:	94 b7       	in	r25, 0x34	; 52
    5c0a:	9e 7f       	andi	r25, 0xFE	; 254
    5c0c:	94 bf       	out	0x34, r25	; 52
    5c0e:	01 c0       	rjmp	.+2      	; 0x5c12 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5c10:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5c12:	90 91 b0 00 	lds	r25, 0x00B0
    5c16:	91 11       	cpse	r25, r1
    5c18:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5c1a:	08 95       	ret

00005c1c <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5c1c:	81 11       	cpse	r24, r1
    5c1e:	02 c0       	rjmp	.+4      	; 0x5c24 <nrk_ext_int_enable+0x8>
    5c20:	e8 9a       	sbi	0x1d, 0	; 29
    5c22:	39 c0       	rjmp	.+114    	; 0x5c96 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5c24:	81 30       	cpi	r24, 0x01	; 1
    5c26:	11 f4       	brne	.+4      	; 0x5c2c <nrk_ext_int_enable+0x10>
    5c28:	e9 9a       	sbi	0x1d, 1	; 29
    5c2a:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5c2c:	82 30       	cpi	r24, 0x02	; 2
    5c2e:	11 f4       	brne	.+4      	; 0x5c34 <nrk_ext_int_enable+0x18>
    5c30:	ea 9a       	sbi	0x1d, 2	; 29
    5c32:	31 c0       	rjmp	.+98     	; 0x5c96 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5c34:	83 30       	cpi	r24, 0x03	; 3
    5c36:	21 f4       	brne	.+8      	; 0x5c40 <nrk_ext_int_enable+0x24>
    5c38:	80 91 6b 00 	lds	r24, 0x006B
    5c3c:	81 60       	ori	r24, 0x01	; 1
    5c3e:	29 c0       	rjmp	.+82     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5c40:	84 30       	cpi	r24, 0x04	; 4
    5c42:	21 f4       	brne	.+8      	; 0x5c4c <nrk_ext_int_enable+0x30>
    5c44:	80 91 6b 00 	lds	r24, 0x006B
    5c48:	82 60       	ori	r24, 0x02	; 2
    5c4a:	23 c0       	rjmp	.+70     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5c4c:	85 30       	cpi	r24, 0x05	; 5
    5c4e:	21 f4       	brne	.+8      	; 0x5c58 <nrk_ext_int_enable+0x3c>
    5c50:	80 91 6b 00 	lds	r24, 0x006B
    5c54:	84 60       	ori	r24, 0x04	; 4
    5c56:	1d c0       	rjmp	.+58     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5c58:	86 30       	cpi	r24, 0x06	; 6
    5c5a:	21 f4       	brne	.+8      	; 0x5c64 <nrk_ext_int_enable+0x48>
    5c5c:	80 91 6b 00 	lds	r24, 0x006B
    5c60:	88 60       	ori	r24, 0x08	; 8
    5c62:	17 c0       	rjmp	.+46     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5c64:	87 30       	cpi	r24, 0x07	; 7
    5c66:	21 f4       	brne	.+8      	; 0x5c70 <nrk_ext_int_enable+0x54>
    5c68:	80 91 6b 00 	lds	r24, 0x006B
    5c6c:	80 61       	ori	r24, 0x10	; 16
    5c6e:	11 c0       	rjmp	.+34     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5c70:	88 30       	cpi	r24, 0x08	; 8
    5c72:	21 f4       	brne	.+8      	; 0x5c7c <nrk_ext_int_enable+0x60>
    5c74:	80 91 6b 00 	lds	r24, 0x006B
    5c78:	80 62       	ori	r24, 0x20	; 32
    5c7a:	0b c0       	rjmp	.+22     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5c7c:	89 30       	cpi	r24, 0x09	; 9
    5c7e:	21 f4       	brne	.+8      	; 0x5c88 <nrk_ext_int_enable+0x6c>
    5c80:	80 91 6b 00 	lds	r24, 0x006B
    5c84:	80 64       	ori	r24, 0x40	; 64
    5c86:	05 c0       	rjmp	.+10     	; 0x5c92 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5c88:	8a 30       	cpi	r24, 0x0A	; 10
    5c8a:	39 f4       	brne	.+14     	; 0x5c9a <nrk_ext_int_enable+0x7e>
    5c8c:	80 91 6b 00 	lds	r24, 0x006B
    5c90:	80 68       	ori	r24, 0x80	; 128
    5c92:	80 93 6b 00 	sts	0x006B, r24
    5c96:	81 e0       	ldi	r24, 0x01	; 1
    5c98:	08 95       	ret
return NRK_ERROR;
    5c9a:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c9c:	08 95       	ret

00005c9e <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5c9e:	81 11       	cpse	r24, r1
    5ca0:	02 c0       	rjmp	.+4      	; 0x5ca6 <nrk_ext_int_disable+0x8>
    5ca2:	e8 98       	cbi	0x1d, 0	; 29
    5ca4:	39 c0       	rjmp	.+114    	; 0x5d18 <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5ca6:	81 30       	cpi	r24, 0x01	; 1
    5ca8:	11 f4       	brne	.+4      	; 0x5cae <nrk_ext_int_disable+0x10>
    5caa:	e9 98       	cbi	0x1d, 1	; 29
    5cac:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5cae:	82 30       	cpi	r24, 0x02	; 2
    5cb0:	11 f4       	brne	.+4      	; 0x5cb6 <nrk_ext_int_disable+0x18>
    5cb2:	e9 98       	cbi	0x1d, 1	; 29
    5cb4:	31 c0       	rjmp	.+98     	; 0x5d18 <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5cb6:	83 30       	cpi	r24, 0x03	; 3
    5cb8:	21 f4       	brne	.+8      	; 0x5cc2 <nrk_ext_int_disable+0x24>
    5cba:	80 91 6b 00 	lds	r24, 0x006B
    5cbe:	8e 7f       	andi	r24, 0xFE	; 254
    5cc0:	29 c0       	rjmp	.+82     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5cc2:	84 30       	cpi	r24, 0x04	; 4
    5cc4:	21 f4       	brne	.+8      	; 0x5cce <nrk_ext_int_disable+0x30>
    5cc6:	80 91 6b 00 	lds	r24, 0x006B
    5cca:	8d 7f       	andi	r24, 0xFD	; 253
    5ccc:	23 c0       	rjmp	.+70     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5cce:	85 30       	cpi	r24, 0x05	; 5
    5cd0:	21 f4       	brne	.+8      	; 0x5cda <nrk_ext_int_disable+0x3c>
    5cd2:	80 91 6b 00 	lds	r24, 0x006B
    5cd6:	8b 7f       	andi	r24, 0xFB	; 251
    5cd8:	1d c0       	rjmp	.+58     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5cda:	86 30       	cpi	r24, 0x06	; 6
    5cdc:	21 f4       	brne	.+8      	; 0x5ce6 <nrk_ext_int_disable+0x48>
    5cde:	80 91 6b 00 	lds	r24, 0x006B
    5ce2:	87 7f       	andi	r24, 0xF7	; 247
    5ce4:	17 c0       	rjmp	.+46     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5ce6:	87 30       	cpi	r24, 0x07	; 7
    5ce8:	21 f4       	brne	.+8      	; 0x5cf2 <nrk_ext_int_disable+0x54>
    5cea:	80 91 6b 00 	lds	r24, 0x006B
    5cee:	8f 7e       	andi	r24, 0xEF	; 239
    5cf0:	11 c0       	rjmp	.+34     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5cf2:	88 30       	cpi	r24, 0x08	; 8
    5cf4:	21 f4       	brne	.+8      	; 0x5cfe <nrk_ext_int_disable+0x60>
    5cf6:	80 91 6b 00 	lds	r24, 0x006B
    5cfa:	8f 7d       	andi	r24, 0xDF	; 223
    5cfc:	0b c0       	rjmp	.+22     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5cfe:	89 30       	cpi	r24, 0x09	; 9
    5d00:	21 f4       	brne	.+8      	; 0x5d0a <nrk_ext_int_disable+0x6c>
    5d02:	80 91 6b 00 	lds	r24, 0x006B
    5d06:	8f 7b       	andi	r24, 0xBF	; 191
    5d08:	05 c0       	rjmp	.+10     	; 0x5d14 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5d0a:	8a 30       	cpi	r24, 0x0A	; 10
    5d0c:	39 f4       	brne	.+14     	; 0x5d1c <nrk_ext_int_disable+0x7e>
    5d0e:	80 91 6b 00 	lds	r24, 0x006B
    5d12:	8f 77       	andi	r24, 0x7F	; 127
    5d14:	80 93 6b 00 	sts	0x006B, r24
    5d18:	81 e0       	ldi	r24, 0x01	; 1
    5d1a:	08 95       	ret
return NRK_ERROR;
    5d1c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5d1e:	08 95       	ret

00005d20 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5d20:	81 11       	cpse	r24, r1
    5d22:	26 c0       	rjmp	.+76     	; 0x5d70 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5d24:	50 93 f6 0b 	sts	0x0BF6, r21
    5d28:	40 93 f5 0b 	sts	0x0BF5, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5d2c:	61 11       	cpse	r22, r1
    5d2e:	04 c0       	rjmp	.+8      	; 0x5d38 <nrk_ext_int_configure+0x18>
    5d30:	80 91 69 00 	lds	r24, 0x0069
    5d34:	8c 7f       	andi	r24, 0xFC	; 252
    5d36:	3d c0       	rjmp	.+122    	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d38:	61 30       	cpi	r22, 0x01	; 1
    5d3a:	49 f4       	brne	.+18     	; 0x5d4e <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5d3c:	80 91 69 00 	lds	r24, 0x0069
    5d40:	8d 7f       	andi	r24, 0xFD	; 253
    5d42:	80 93 69 00 	sts	0x0069, r24
    5d46:	80 91 69 00 	lds	r24, 0x0069
    5d4a:	81 60       	ori	r24, 0x01	; 1
    5d4c:	32 c0       	rjmp	.+100    	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d4e:	62 30       	cpi	r22, 0x02	; 2
    5d50:	49 f4       	brne	.+18     	; 0x5d64 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5d52:	80 91 69 00 	lds	r24, 0x0069
    5d56:	82 60       	ori	r24, 0x02	; 2
    5d58:	80 93 69 00 	sts	0x0069, r24
    5d5c:	80 91 69 00 	lds	r24, 0x0069
    5d60:	8e 7f       	andi	r24, 0xFE	; 254
    5d62:	27 c0       	rjmp	.+78     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5d64:	63 30       	cpi	r22, 0x03	; 3
    5d66:	39 f5       	brne	.+78     	; 0x5db6 <nrk_ext_int_configure+0x96>
    5d68:	80 91 69 00 	lds	r24, 0x0069
    5d6c:	83 60       	ori	r24, 0x03	; 3
    5d6e:	21 c0       	rjmp	.+66     	; 0x5db2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5d70:	81 30       	cpi	r24, 0x01	; 1
    5d72:	49 f5       	brne	.+82     	; 0x5dc6 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5d74:	50 93 f4 0b 	sts	0x0BF4, r21
    5d78:	40 93 f3 0b 	sts	0x0BF3, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5d7c:	61 11       	cpse	r22, r1
    5d7e:	04 c0       	rjmp	.+8      	; 0x5d88 <nrk_ext_int_configure+0x68>
    5d80:	80 91 69 00 	lds	r24, 0x0069
    5d84:	83 7f       	andi	r24, 0xF3	; 243
    5d86:	15 c0       	rjmp	.+42     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d88:	61 30       	cpi	r22, 0x01	; 1
    5d8a:	49 f4       	brne	.+18     	; 0x5d9e <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5d8c:	80 91 69 00 	lds	r24, 0x0069
    5d90:	87 7f       	andi	r24, 0xF7	; 247
    5d92:	80 93 69 00 	sts	0x0069, r24
    5d96:	80 91 69 00 	lds	r24, 0x0069
    5d9a:	84 60       	ori	r24, 0x04	; 4
    5d9c:	0a c0       	rjmp	.+20     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d9e:	62 30       	cpi	r22, 0x02	; 2
    5da0:	61 f4       	brne	.+24     	; 0x5dba <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5da2:	80 91 69 00 	lds	r24, 0x0069
    5da6:	88 60       	ori	r24, 0x08	; 8
    5da8:	80 93 69 00 	sts	0x0069, r24
    5dac:	80 91 69 00 	lds	r24, 0x0069
    5db0:	8b 7f       	andi	r24, 0xFB	; 251
    5db2:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5db6:	81 e0       	ldi	r24, 0x01	; 1
    5db8:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5dba:	63 30       	cpi	r22, 0x03	; 3
    5dbc:	e1 f7       	brne	.-8      	; 0x5db6 <nrk_ext_int_configure+0x96>
    5dbe:	80 91 69 00 	lds	r24, 0x0069
    5dc2:	8c 60       	ori	r24, 0x0C	; 12
    5dc4:	f6 cf       	rjmp	.-20     	; 0x5db2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5dc6:	82 30       	cpi	r24, 0x02	; 2
    5dc8:	31 f5       	brne	.+76     	; 0x5e16 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5dca:	50 93 f8 0b 	sts	0x0BF8, r21
    5dce:	40 93 f7 0b 	sts	0x0BF7, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5dd2:	61 11       	cpse	r22, r1
    5dd4:	04 c0       	rjmp	.+8      	; 0x5dde <nrk_ext_int_configure+0xbe>
    5dd6:	80 91 69 00 	lds	r24, 0x0069
    5dda:	8f 7c       	andi	r24, 0xCF	; 207
    5ddc:	ea cf       	rjmp	.-44     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5dde:	61 30       	cpi	r22, 0x01	; 1
    5de0:	49 f4       	brne	.+18     	; 0x5df4 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5de2:	80 91 69 00 	lds	r24, 0x0069
    5de6:	8f 7d       	andi	r24, 0xDF	; 223
    5de8:	80 93 69 00 	sts	0x0069, r24
    5dec:	80 91 69 00 	lds	r24, 0x0069
    5df0:	80 61       	ori	r24, 0x10	; 16
    5df2:	df cf       	rjmp	.-66     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5df4:	62 30       	cpi	r22, 0x02	; 2
    5df6:	49 f4       	brne	.+18     	; 0x5e0a <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5df8:	80 91 69 00 	lds	r24, 0x0069
    5dfc:	80 62       	ori	r24, 0x20	; 32
    5dfe:	80 93 69 00 	sts	0x0069, r24
    5e02:	80 91 69 00 	lds	r24, 0x0069
    5e06:	8f 7e       	andi	r24, 0xEF	; 239
    5e08:	d4 cf       	rjmp	.-88     	; 0x5db2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5e0a:	63 30       	cpi	r22, 0x03	; 3
    5e0c:	a1 f6       	brne	.-88     	; 0x5db6 <nrk_ext_int_configure+0x96>
    5e0e:	80 91 69 00 	lds	r24, 0x0069
    5e12:	80 63       	ori	r24, 0x30	; 48
    5e14:	ce cf       	rjmp	.-100    	; 0x5db2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5e16:	83 50       	subi	r24, 0x03	; 3
    5e18:	88 30       	cpi	r24, 0x08	; 8
    5e1a:	50 f4       	brcc	.+20     	; 0x5e30 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5e1c:	80 91 68 00 	lds	r24, 0x0068
    5e20:	81 60       	ori	r24, 0x01	; 1
    5e22:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5e26:	50 93 fa 0b 	sts	0x0BFA, r21
    5e2a:	40 93 f9 0b 	sts	0x0BF9, r20
    5e2e:	c3 cf       	rjmp	.-122    	; 0x5db6 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5e30:	8f ef       	ldi	r24, 0xFF	; 255
}
    5e32:	08 95       	ret

00005e34 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5e34:	1f 92       	push	r1
    5e36:	0f 92       	push	r0
    5e38:	0f b6       	in	r0, 0x3f	; 63
    5e3a:	0f 92       	push	r0
    5e3c:	11 24       	eor	r1, r1
    5e3e:	0b b6       	in	r0, 0x3b	; 59
    5e40:	0f 92       	push	r0
    5e42:	2f 93       	push	r18
    5e44:	3f 93       	push	r19
    5e46:	4f 93       	push	r20
    5e48:	5f 93       	push	r21
    5e4a:	6f 93       	push	r22
    5e4c:	7f 93       	push	r23
    5e4e:	8f 93       	push	r24
    5e50:	9f 93       	push	r25
    5e52:	af 93       	push	r26
    5e54:	bf 93       	push	r27
    5e56:	ef 93       	push	r30
    5e58:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5e5a:	e0 91 f9 0b 	lds	r30, 0x0BF9
    5e5e:	f0 91 fa 0b 	lds	r31, 0x0BFA
    5e62:	30 97       	sbiw	r30, 0x00	; 0
    5e64:	11 f0       	breq	.+4      	; 0x5e6a <__vector_9+0x36>
    5e66:	09 95       	icall
    5e68:	04 c0       	rjmp	.+8      	; 0x5e72 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e6a:	60 e0       	ldi	r22, 0x00	; 0
    5e6c:	8a e0       	ldi	r24, 0x0A	; 10
    5e6e:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	return;  	
}
    5e72:	ff 91       	pop	r31
    5e74:	ef 91       	pop	r30
    5e76:	bf 91       	pop	r27
    5e78:	af 91       	pop	r26
    5e7a:	9f 91       	pop	r25
    5e7c:	8f 91       	pop	r24
    5e7e:	7f 91       	pop	r23
    5e80:	6f 91       	pop	r22
    5e82:	5f 91       	pop	r21
    5e84:	4f 91       	pop	r20
    5e86:	3f 91       	pop	r19
    5e88:	2f 91       	pop	r18
    5e8a:	0f 90       	pop	r0
    5e8c:	0b be       	out	0x3b, r0	; 59
    5e8e:	0f 90       	pop	r0
    5e90:	0f be       	out	0x3f, r0	; 63
    5e92:	0f 90       	pop	r0
    5e94:	1f 90       	pop	r1
    5e96:	18 95       	reti

00005e98 <__vector_1>:


SIGNAL(INT0_vect) {
    5e98:	1f 92       	push	r1
    5e9a:	0f 92       	push	r0
    5e9c:	0f b6       	in	r0, 0x3f	; 63
    5e9e:	0f 92       	push	r0
    5ea0:	11 24       	eor	r1, r1
    5ea2:	0b b6       	in	r0, 0x3b	; 59
    5ea4:	0f 92       	push	r0
    5ea6:	2f 93       	push	r18
    5ea8:	3f 93       	push	r19
    5eaa:	4f 93       	push	r20
    5eac:	5f 93       	push	r21
    5eae:	6f 93       	push	r22
    5eb0:	7f 93       	push	r23
    5eb2:	8f 93       	push	r24
    5eb4:	9f 93       	push	r25
    5eb6:	af 93       	push	r26
    5eb8:	bf 93       	push	r27
    5eba:	ef 93       	push	r30
    5ebc:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5ebe:	e0 91 f5 0b 	lds	r30, 0x0BF5
    5ec2:	f0 91 f6 0b 	lds	r31, 0x0BF6
    5ec6:	30 97       	sbiw	r30, 0x00	; 0
    5ec8:	11 f0       	breq	.+4      	; 0x5ece <__vector_1+0x36>
    5eca:	09 95       	icall
    5ecc:	04 c0       	rjmp	.+8      	; 0x5ed6 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5ece:	60 e0       	ldi	r22, 0x00	; 0
    5ed0:	8a e0       	ldi	r24, 0x0A	; 10
    5ed2:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	return;  	
}
    5ed6:	ff 91       	pop	r31
    5ed8:	ef 91       	pop	r30
    5eda:	bf 91       	pop	r27
    5edc:	af 91       	pop	r26
    5ede:	9f 91       	pop	r25
    5ee0:	8f 91       	pop	r24
    5ee2:	7f 91       	pop	r23
    5ee4:	6f 91       	pop	r22
    5ee6:	5f 91       	pop	r21
    5ee8:	4f 91       	pop	r20
    5eea:	3f 91       	pop	r19
    5eec:	2f 91       	pop	r18
    5eee:	0f 90       	pop	r0
    5ef0:	0b be       	out	0x3b, r0	; 59
    5ef2:	0f 90       	pop	r0
    5ef4:	0f be       	out	0x3f, r0	; 63
    5ef6:	0f 90       	pop	r0
    5ef8:	1f 90       	pop	r1
    5efa:	18 95       	reti

00005efc <__vector_2>:

SIGNAL(INT1_vect) {
    5efc:	1f 92       	push	r1
    5efe:	0f 92       	push	r0
    5f00:	0f b6       	in	r0, 0x3f	; 63
    5f02:	0f 92       	push	r0
    5f04:	11 24       	eor	r1, r1
    5f06:	0b b6       	in	r0, 0x3b	; 59
    5f08:	0f 92       	push	r0
    5f0a:	2f 93       	push	r18
    5f0c:	3f 93       	push	r19
    5f0e:	4f 93       	push	r20
    5f10:	5f 93       	push	r21
    5f12:	6f 93       	push	r22
    5f14:	7f 93       	push	r23
    5f16:	8f 93       	push	r24
    5f18:	9f 93       	push	r25
    5f1a:	af 93       	push	r26
    5f1c:	bf 93       	push	r27
    5f1e:	ef 93       	push	r30
    5f20:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5f22:	e0 91 f3 0b 	lds	r30, 0x0BF3
    5f26:	f0 91 f4 0b 	lds	r31, 0x0BF4
    5f2a:	30 97       	sbiw	r30, 0x00	; 0
    5f2c:	11 f0       	breq	.+4      	; 0x5f32 <__vector_2+0x36>
    5f2e:	09 95       	icall
    5f30:	04 c0       	rjmp	.+8      	; 0x5f3a <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f32:	60 e0       	ldi	r22, 0x00	; 0
    5f34:	8a e0       	ldi	r24, 0x0A	; 10
    5f36:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	return;  	
}
    5f3a:	ff 91       	pop	r31
    5f3c:	ef 91       	pop	r30
    5f3e:	bf 91       	pop	r27
    5f40:	af 91       	pop	r26
    5f42:	9f 91       	pop	r25
    5f44:	8f 91       	pop	r24
    5f46:	7f 91       	pop	r23
    5f48:	6f 91       	pop	r22
    5f4a:	5f 91       	pop	r21
    5f4c:	4f 91       	pop	r20
    5f4e:	3f 91       	pop	r19
    5f50:	2f 91       	pop	r18
    5f52:	0f 90       	pop	r0
    5f54:	0b be       	out	0x3b, r0	; 59
    5f56:	0f 90       	pop	r0
    5f58:	0f be       	out	0x3f, r0	; 63
    5f5a:	0f 90       	pop	r0
    5f5c:	1f 90       	pop	r1
    5f5e:	18 95       	reti

00005f60 <__vector_3>:

SIGNAL(INT2_vect) {
    5f60:	1f 92       	push	r1
    5f62:	0f 92       	push	r0
    5f64:	0f b6       	in	r0, 0x3f	; 63
    5f66:	0f 92       	push	r0
    5f68:	11 24       	eor	r1, r1
    5f6a:	0b b6       	in	r0, 0x3b	; 59
    5f6c:	0f 92       	push	r0
    5f6e:	2f 93       	push	r18
    5f70:	3f 93       	push	r19
    5f72:	4f 93       	push	r20
    5f74:	5f 93       	push	r21
    5f76:	6f 93       	push	r22
    5f78:	7f 93       	push	r23
    5f7a:	8f 93       	push	r24
    5f7c:	9f 93       	push	r25
    5f7e:	af 93       	push	r26
    5f80:	bf 93       	push	r27
    5f82:	ef 93       	push	r30
    5f84:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5f86:	e0 91 f7 0b 	lds	r30, 0x0BF7
    5f8a:	f0 91 f8 0b 	lds	r31, 0x0BF8
    5f8e:	30 97       	sbiw	r30, 0x00	; 0
    5f90:	11 f0       	breq	.+4      	; 0x5f96 <__vector_3+0x36>
    5f92:	09 95       	icall
    5f94:	04 c0       	rjmp	.+8      	; 0x5f9e <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f96:	60 e0       	ldi	r22, 0x00	; 0
    5f98:	8a e0       	ldi	r24, 0x0A	; 10
    5f9a:	0e 94 7f 1d 	call	0x3afe	; 0x3afe <nrk_kernel_error_add>
	return;  	
}
    5f9e:	ff 91       	pop	r31
    5fa0:	ef 91       	pop	r30
    5fa2:	bf 91       	pop	r27
    5fa4:	af 91       	pop	r26
    5fa6:	9f 91       	pop	r25
    5fa8:	8f 91       	pop	r24
    5faa:	7f 91       	pop	r23
    5fac:	6f 91       	pop	r22
    5fae:	5f 91       	pop	r21
    5fb0:	4f 91       	pop	r20
    5fb2:	3f 91       	pop	r19
    5fb4:	2f 91       	pop	r18
    5fb6:	0f 90       	pop	r0
    5fb8:	0b be       	out	0x3b, r0	; 59
    5fba:	0f 90       	pop	r0
    5fbc:	0f be       	out	0x3f, r0	; 63
    5fbe:	0f 90       	pop	r0
    5fc0:	1f 90       	pop	r1
    5fc2:	18 95       	reti

00005fc4 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5fc4:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5fc6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5fc8:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5fca:	84 b7       	in	r24, 0x34	; 52
    5fcc:	87 7f       	andi	r24, 0xF7	; 247
    5fce:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    5fd0:	e0 e6       	ldi	r30, 0x60	; 96
    5fd2:	f0 e0       	ldi	r31, 0x00	; 0
    5fd4:	80 81       	ld	r24, Z
    5fd6:	88 61       	ori	r24, 0x18	; 24
    5fd8:	80 83       	st	Z, r24
	WDTCSR = 0;
    5fda:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5fdc:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5fde:	08 95       	ret

00005fe0 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5fe0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5fe2:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5fe4:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5fe6:	84 b7       	in	r24, 0x34	; 52
    5fe8:	87 7f       	andi	r24, 0xF7	; 247
    5fea:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5fec:	e0 e6       	ldi	r30, 0x60	; 96
    5fee:	f0 e0       	ldi	r31, 0x00	; 0
    5ff0:	80 81       	ld	r24, Z
    5ff2:	88 61       	ori	r24, 0x18	; 24
    5ff4:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    5ff6:	8d e0       	ldi	r24, 0x0D	; 13
    5ff8:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5ffa:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5ffc:	08 95       	ret

00005ffe <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5ffe:	04 b6       	in	r0, 0x34	; 52
    6000:	03 fe       	sbrs	r0, 3
    6002:	02 c0       	rjmp	.+4      	; 0x6008 <nrk_watchdog_check+0xa>
return NRK_ERROR;
    6004:	8f ef       	ldi	r24, 0xFF	; 255
    6006:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    6008:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    600a:	08 95       	ret

0000600c <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    600c:	a8 95       	wdr
    600e:	08 95       	ret

00006010 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    6010:	08 95       	ret

00006012 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    6012:	83 b7       	in	r24, 0x33	; 51
    6014:	81 7f       	andi	r24, 0xF1	; 241
    6016:	86 60       	ori	r24, 0x06	; 6
    6018:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    601a:	83 b7       	in	r24, 0x33	; 51
    601c:	81 60       	ori	r24, 0x01	; 1
    601e:	83 bf       	out	0x33, r24	; 51
    6020:	88 95       	sleep
    6022:	83 b7       	in	r24, 0x33	; 51
    6024:	8e 7f       	andi	r24, 0xFE	; 254
    6026:	83 bf       	out	0x33, r24	; 51
    6028:	08 95       	ret

0000602a <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    602a:	83 b7       	in	r24, 0x33	; 51
    602c:	81 7f       	andi	r24, 0xF1	; 241
    602e:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    6030:	83 b7       	in	r24, 0x33	; 51
    6032:	81 60       	ori	r24, 0x01	; 1
    6034:	83 bf       	out	0x33, r24	; 51
    6036:	88 95       	sleep
    6038:	83 b7       	in	r24, 0x33	; 51
    603a:	8e 7f       	andi	r24, 0xFE	; 254
    603c:	83 bf       	out	0x33, r24	; 51
    603e:	08 95       	ret

00006040 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    6040:	fc 01       	movw	r30, r24
    6042:	76 83       	std	Z+6, r23	; 0x06
    6044:	65 83       	std	Z+5, r22	; 0x05
    6046:	08 95       	ret

00006048 <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    6048:	ef 92       	push	r14
    604a:	ff 92       	push	r15
    604c:	0f 93       	push	r16
    604e:	1f 93       	push	r17
    6050:	cf 93       	push	r28
    6052:	df 93       	push	r29
    6054:	8c 01       	movw	r16, r24
    6056:	7b 01       	movw	r14, r22
    6058:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    605a:	40 32       	cpi	r20, 0x20	; 32
    605c:	51 05       	cpc	r21, r1
    605e:	18 f4       	brcc	.+6      	; 0x6066 <nrk_task_set_stk+0x1e>
    6060:	81 e1       	ldi	r24, 0x11	; 17
    6062:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    6066:	21 97       	sbiw	r28, 0x01	; 1
    6068:	ce 0d       	add	r28, r14
    606a:	df 1d       	adc	r29, r15
    606c:	f8 01       	movw	r30, r16
    606e:	d2 83       	std	Z+2, r29	; 0x02
    6070:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    6072:	f4 82       	std	Z+4, r15	; 0x04
    6074:	e3 82       	std	Z+3, r14	; 0x03

}
    6076:	df 91       	pop	r29
    6078:	cf 91       	pop	r28
    607a:	1f 91       	pop	r17
    607c:	0f 91       	pop	r16
    607e:	ff 90       	pop	r15
    6080:	ef 90       	pop	r14
    6082:	08 95       	ret

00006084 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    6084:	25 e5       	ldi	r18, 0x55	; 85
    6086:	fa 01       	movw	r30, r20
    6088:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    608a:	fb 01       	movw	r30, r22
    608c:	32 97       	sbiw	r30, 0x02	; 2
    608e:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    6090:	31 96       	adiw	r30, 0x01	; 1
    6092:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    6094:	33 97       	sbiw	r30, 0x03	; 3
    6096:	11 82       	std	Z+1, r1	; 0x01
    6098:	10 82       	st	Z, r1
    *(--stk) = 0;       
    609a:	32 97       	sbiw	r30, 0x02	; 2
    609c:	11 82       	std	Z+1, r1	; 0x01
    609e:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60a0:	32 97       	sbiw	r30, 0x02	; 2
    60a2:	11 82       	std	Z+1, r1	; 0x01
    60a4:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60a6:	32 97       	sbiw	r30, 0x02	; 2
    60a8:	11 82       	std	Z+1, r1	; 0x01
    60aa:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60ac:	32 97       	sbiw	r30, 0x02	; 2
    60ae:	11 82       	std	Z+1, r1	; 0x01
    60b0:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60b2:	32 97       	sbiw	r30, 0x02	; 2
    60b4:	11 82       	std	Z+1, r1	; 0x01
    60b6:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60b8:	32 97       	sbiw	r30, 0x02	; 2
    60ba:	11 82       	std	Z+1, r1	; 0x01
    60bc:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60be:	32 97       	sbiw	r30, 0x02	; 2
    60c0:	11 82       	std	Z+1, r1	; 0x01
    60c2:	10 82       	st	Z, r1

    *(--stk) = 0; 
    60c4:	32 97       	sbiw	r30, 0x02	; 2
    60c6:	11 82       	std	Z+1, r1	; 0x01
    60c8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60ca:	32 97       	sbiw	r30, 0x02	; 2
    60cc:	11 82       	std	Z+1, r1	; 0x01
    60ce:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60d0:	32 97       	sbiw	r30, 0x02	; 2
    60d2:	11 82       	std	Z+1, r1	; 0x01
    60d4:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60d6:	32 97       	sbiw	r30, 0x02	; 2
    60d8:	11 82       	std	Z+1, r1	; 0x01
    60da:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60dc:	32 97       	sbiw	r30, 0x02	; 2
    60de:	11 82       	std	Z+1, r1	; 0x01
    60e0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60e2:	32 97       	sbiw	r30, 0x02	; 2
    60e4:	11 82       	std	Z+1, r1	; 0x01
    60e6:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60e8:	32 97       	sbiw	r30, 0x02	; 2
    60ea:	11 82       	std	Z+1, r1	; 0x01
    60ec:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60ee:	32 97       	sbiw	r30, 0x02	; 2
    60f0:	11 82       	std	Z+1, r1	; 0x01
    60f2:	10 82       	st	Z, r1
    *(--stk) = 0;
    60f4:	cb 01       	movw	r24, r22
    60f6:	84 97       	sbiw	r24, 0x24	; 36
    60f8:	fc 01       	movw	r30, r24
    60fa:	11 82       	std	Z+1, r1	; 0x01
    60fc:	10 82       	st	Z, r1


    return ((void *)stk);
}
    60fe:	08 95       	ret

00006100 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    6100:	85 e5       	ldi	r24, 0x55	; 85
    6102:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    6106:	ee ef       	ldi	r30, 0xFE	; 254
    6108:	f1 e4       	ldi	r31, 0x41	; 65
    610a:	f0 93 96 08 	sts	0x0896, r31
    610e:	e0 93 95 08 	sts	0x0895, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6112:	8f eb       	ldi	r24, 0xBF	; 191
    6114:	98 e1       	ldi	r25, 0x18	; 24
    6116:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6118:	80 93 ff 41 	sts	0x41FF, r24
    611c:	08 95       	ret

0000611e <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    611e:	8f eb       	ldi	r24, 0xBF	; 191
    6120:	98 e1       	ldi	r25, 0x18	; 24
    6122:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6126:	80 93 ff 41 	sts	0x41FF, r24
    612a:	08 95       	ret

0000612c <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    612c:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_setup_timer>
  nrk_int_enable();  
    6130:	0c 94 1c 17 	jmp	0x2e38	; 0x2e38 <nrk_int_enable>

00006134 <nrk_start_high_ready_task>:
    6134:	a0 91 89 0b 	lds	r26, 0x0B89
    6138:	b0 91 8a 0b 	lds	r27, 0x0B8A
    613c:	cd 91       	ld	r28, X+
    613e:	cd bf       	out	0x3d, r28	; 61
    6140:	dd 91       	ld	r29, X+
    6142:	de bf       	out	0x3e, r29	; 62
    6144:	ff 91       	pop	r31
    6146:	ef 91       	pop	r30
    6148:	df 91       	pop	r29
    614a:	cf 91       	pop	r28
    614c:	bf 91       	pop	r27
    614e:	af 91       	pop	r26
    6150:	9f 91       	pop	r25
    6152:	8f 91       	pop	r24
    6154:	7f 91       	pop	r23
    6156:	6f 91       	pop	r22
    6158:	5f 91       	pop	r21
    615a:	4f 91       	pop	r20
    615c:	3f 91       	pop	r19
    615e:	2f 91       	pop	r18
    6160:	1f 91       	pop	r17
    6162:	0f 91       	pop	r16
    6164:	ff 90       	pop	r15
    6166:	ef 90       	pop	r14
    6168:	df 90       	pop	r13
    616a:	cf 90       	pop	r12
    616c:	bf 90       	pop	r11
    616e:	af 90       	pop	r10
    6170:	9f 90       	pop	r9
    6172:	8f 90       	pop	r8
    6174:	7f 90       	pop	r7
    6176:	6f 90       	pop	r6
    6178:	5f 90       	pop	r5
    617a:	4f 90       	pop	r4
    617c:	3f 90       	pop	r3
    617e:	2f 90       	pop	r2
    6180:	1f 90       	pop	r1
    6182:	0f 90       	pop	r0
    6184:	0f be       	out	0x3f, r0	; 63
    6186:	0f 90       	pop	r0
    6188:	18 95       	reti

0000618a <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    618a:	0e 94 cb 12 	call	0x2596	; 0x2596 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    618e:	80 e1       	ldi	r24, 0x10	; 16
    6190:	90 e0       	ldi	r25, 0x00	; 0
    6192:	0e 94 4f 16 	call	0x2c9e	; 0x2c9e <nrk_setup_uart>

  TWI_Master_Initialise();
    6196:	0e 94 c5 05 	call	0xb8a	; 0xb8a <TWI_Master_Initialise>
  sei();
    619a:	78 94       	sei
  init_adxl345();
    619c:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <init_adxl345>
  init_itg3200();
    61a0:	0e 94 d1 04 	call	0x9a2	; 0x9a2 <init_itg3200>
  init_hmc5843();
    61a4:	0e 94 dd 04 	call	0x9ba	; 0x9ba <init_hmc5843>
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    61a8:	10 92 b6 06 	sts	0x06B6, r1
    61ac:	10 92 b5 06 	sts	0x06B5, r1

  /* initialize tx_buf ready flag */
  packetReady = true;
    61b0:	81 e0       	ldi	r24, 0x01	; 1
    61b2:	80 93 15 06 	sts	0x0615, r24
  
  nrk_init();
    61b6:	0e 94 21 17 	call	0x2e42	; 0x2e42 <nrk_init>

  nrk_led_clr(ORANGE_LED);
    61ba:	82 e0       	ldi	r24, 0x02	; 2
    61bc:	90 e0       	ldi	r25, 0x00	; 0
    61be:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    61c2:	83 e0       	ldi	r24, 0x03	; 3
    61c4:	90 e0       	ldi	r25, 0x00	; 0
    61c6:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    61ca:	81 e0       	ldi	r24, 0x01	; 1
    61cc:	90 e0       	ldi	r25, 0x00	; 0
    61ce:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
  nrk_led_clr(RED_LED);
    61d2:	80 e0       	ldi	r24, 0x00	; 0
    61d4:	90 e0       	ldi	r25, 0x00	; 0
    61d6:	0e 94 e6 15 	call	0x2bcc	; 0x2bcc <nrk_led_clr>
 
  nrk_time_set(0,0);
    61da:	20 e0       	ldi	r18, 0x00	; 0
    61dc:	30 e0       	ldi	r19, 0x00	; 0
    61de:	a9 01       	movw	r20, r18
    61e0:	60 e0       	ldi	r22, 0x00	; 0
    61e2:	70 e0       	ldi	r23, 0x00	; 0
    61e4:	cb 01       	movw	r24, r22
    61e6:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <nrk_time_set>
  nrk_create_taskset();
    61ea:	0e 94 0c 05 	call	0xa18	; 0xa18 <nrk_create_taskset>
  nrk_start();
    61ee:	0e 94 c8 17 	call	0x2f90	; 0x2f90 <nrk_start>
  
  return 0;
}
    61f2:	80 e0       	ldi	r24, 0x00	; 0
    61f4:	90 e0       	ldi	r25, 0x00	; 0
    61f6:	08 95       	ret

000061f8 <vfprintf>:
    61f8:	6f 92       	push	r6
    61fa:	7f 92       	push	r7
    61fc:	8f 92       	push	r8
    61fe:	9f 92       	push	r9
    6200:	af 92       	push	r10
    6202:	bf 92       	push	r11
    6204:	cf 92       	push	r12
    6206:	df 92       	push	r13
    6208:	ef 92       	push	r14
    620a:	ff 92       	push	r15
    620c:	0f 93       	push	r16
    620e:	1f 93       	push	r17
    6210:	cf 93       	push	r28
    6212:	df 93       	push	r29
    6214:	cd b7       	in	r28, 0x3d	; 61
    6216:	de b7       	in	r29, 0x3e	; 62
    6218:	2c 97       	sbiw	r28, 0x0c	; 12
    621a:	0f b6       	in	r0, 0x3f	; 63
    621c:	f8 94       	cli
    621e:	de bf       	out	0x3e, r29	; 62
    6220:	0f be       	out	0x3f, r0	; 63
    6222:	cd bf       	out	0x3d, r28	; 61
    6224:	6c 01       	movw	r12, r24
    6226:	5b 01       	movw	r10, r22
    6228:	7a 01       	movw	r14, r20
    622a:	fc 01       	movw	r30, r24
    622c:	17 82       	std	Z+7, r1	; 0x07
    622e:	16 82       	std	Z+6, r1	; 0x06
    6230:	83 81       	ldd	r24, Z+3	; 0x03
    6232:	81 ff       	sbrs	r24, 1
    6234:	0e c1       	rjmp	.+540    	; 0x6452 <vfprintf+0x25a>
    6236:	ce 01       	movw	r24, r28
    6238:	01 96       	adiw	r24, 0x01	; 1
    623a:	4c 01       	movw	r8, r24
    623c:	f6 01       	movw	r30, r12
    623e:	03 81       	ldd	r16, Z+3	; 0x03
    6240:	f5 01       	movw	r30, r10
    6242:	03 fd       	sbrc	r16, 3
    6244:	15 91       	lpm	r17, Z+
    6246:	03 ff       	sbrs	r16, 3
    6248:	11 91       	ld	r17, Z+
    624a:	5f 01       	movw	r10, r30
    624c:	11 23       	and	r17, r17
    624e:	09 f4       	brne	.+2      	; 0x6252 <vfprintf+0x5a>
    6250:	fc c0       	rjmp	.+504    	; 0x644a <vfprintf+0x252>
    6252:	15 32       	cpi	r17, 0x25	; 37
    6254:	49 f4       	brne	.+18     	; 0x6268 <vfprintf+0x70>
    6256:	03 fd       	sbrc	r16, 3
    6258:	15 91       	lpm	r17, Z+
    625a:	03 ff       	sbrs	r16, 3
    625c:	11 91       	ld	r17, Z+
    625e:	5f 01       	movw	r10, r30
    6260:	15 32       	cpi	r17, 0x25	; 37
    6262:	11 f0       	breq	.+4      	; 0x6268 <vfprintf+0x70>
    6264:	20 e0       	ldi	r18, 0x00	; 0
    6266:	1b c0       	rjmp	.+54     	; 0x629e <vfprintf+0xa6>
    6268:	b6 01       	movw	r22, r12
    626a:	81 2f       	mov	r24, r17
    626c:	90 e0       	ldi	r25, 0x00	; 0
    626e:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6272:	37 01       	movw	r6, r14
    6274:	73 01       	movw	r14, r6
    6276:	e2 cf       	rjmp	.-60     	; 0x623c <vfprintf+0x44>
    6278:	11 23       	and	r17, r17
    627a:	09 f4       	brne	.+2      	; 0x627e <vfprintf+0x86>
    627c:	e6 c0       	rjmp	.+460    	; 0x644a <vfprintf+0x252>
    627e:	61 2f       	mov	r22, r17
    6280:	70 e0       	ldi	r23, 0x00	; 0
    6282:	85 e1       	ldi	r24, 0x15	; 21
    6284:	96 e0       	ldi	r25, 0x06	; 6
    6286:	2c 87       	std	Y+12, r18	; 0x0c
    6288:	0e 94 0f 33 	call	0x661e	; 0x661e <strchr_P>
    628c:	2c 85       	ldd	r18, Y+12	; 0x0c
    628e:	89 2b       	or	r24, r25
    6290:	49 f0       	breq	.+18     	; 0x62a4 <vfprintf+0xac>
    6292:	f5 01       	movw	r30, r10
    6294:	03 fd       	sbrc	r16, 3
    6296:	15 91       	lpm	r17, Z+
    6298:	03 ff       	sbrs	r16, 3
    629a:	11 91       	ld	r17, Z+
    629c:	5f 01       	movw	r10, r30
    629e:	27 ff       	sbrs	r18, 7
    62a0:	eb cf       	rjmp	.-42     	; 0x6278 <vfprintf+0x80>
    62a2:	09 c0       	rjmp	.+18     	; 0x62b6 <vfprintf+0xbe>
    62a4:	13 32       	cpi	r17, 0x23	; 35
    62a6:	29 f0       	breq	.+10     	; 0x62b2 <vfprintf+0xba>
    62a8:	1c 36       	cpi	r17, 0x6C	; 108
    62aa:	09 f0       	breq	.+2      	; 0x62ae <vfprintf+0xb6>
    62ac:	d5 c0       	rjmp	.+426    	; 0x6458 <vfprintf+0x260>
    62ae:	20 68       	ori	r18, 0x80	; 128
    62b0:	f0 cf       	rjmp	.-32     	; 0x6292 <vfprintf+0x9a>
    62b2:	20 e1       	ldi	r18, 0x10	; 16
    62b4:	ee cf       	rjmp	.-36     	; 0x6292 <vfprintf+0x9a>
    62b6:	02 2f       	mov	r16, r18
    62b8:	11 23       	and	r17, r17
    62ba:	09 f4       	brne	.+2      	; 0x62be <vfprintf+0xc6>
    62bc:	c6 c0       	rjmp	.+396    	; 0x644a <vfprintf+0x252>
    62be:	61 2f       	mov	r22, r17
    62c0:	70 e0       	ldi	r23, 0x00	; 0
    62c2:	8e e0       	ldi	r24, 0x0E	; 14
    62c4:	96 e0       	ldi	r25, 0x06	; 6
    62c6:	2c 87       	std	Y+12, r18	; 0x0c
    62c8:	0e 94 0f 33 	call	0x661e	; 0x661e <strchr_P>
    62cc:	2c 85       	ldd	r18, Y+12	; 0x0c
    62ce:	89 2b       	or	r24, r25
    62d0:	41 f0       	breq	.+16     	; 0x62e2 <vfprintf+0xea>
    62d2:	37 01       	movw	r6, r14
    62d4:	f4 e0       	ldi	r31, 0x04	; 4
    62d6:	6f 0e       	add	r6, r31
    62d8:	71 1c       	adc	r7, r1
    62da:	b6 01       	movw	r22, r12
    62dc:	8f e3       	ldi	r24, 0x3F	; 63
    62de:	90 e0       	ldi	r25, 0x00	; 0
    62e0:	11 c0       	rjmp	.+34     	; 0x6304 <vfprintf+0x10c>
    62e2:	13 36       	cpi	r17, 0x63	; 99
    62e4:	39 f0       	breq	.+14     	; 0x62f4 <vfprintf+0xfc>
    62e6:	13 37       	cpi	r17, 0x73	; 115
    62e8:	81 f0       	breq	.+32     	; 0x630a <vfprintf+0x112>
    62ea:	13 35       	cpi	r17, 0x53	; 83
    62ec:	19 f5       	brne	.+70     	; 0x6334 <vfprintf+0x13c>
    62ee:	02 2f       	mov	r16, r18
    62f0:	01 60       	ori	r16, 0x01	; 1
    62f2:	0b c0       	rjmp	.+22     	; 0x630a <vfprintf+0x112>
    62f4:	37 01       	movw	r6, r14
    62f6:	82 e0       	ldi	r24, 0x02	; 2
    62f8:	68 0e       	add	r6, r24
    62fa:	71 1c       	adc	r7, r1
    62fc:	b6 01       	movw	r22, r12
    62fe:	f7 01       	movw	r30, r14
    6300:	80 81       	ld	r24, Z
    6302:	91 81       	ldd	r25, Z+1	; 0x01
    6304:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6308:	b5 cf       	rjmp	.-150    	; 0x6274 <vfprintf+0x7c>
    630a:	37 01       	movw	r6, r14
    630c:	f2 e0       	ldi	r31, 0x02	; 2
    630e:	6f 0e       	add	r6, r31
    6310:	71 1c       	adc	r7, r1
    6312:	f7 01       	movw	r30, r14
    6314:	e0 80       	ld	r14, Z
    6316:	f1 80       	ldd	r15, Z+1	; 0x01
    6318:	f7 01       	movw	r30, r14
    631a:	00 fd       	sbrc	r16, 0
    631c:	85 91       	lpm	r24, Z+
    631e:	00 ff       	sbrs	r16, 0
    6320:	81 91       	ld	r24, Z+
    6322:	7f 01       	movw	r14, r30
    6324:	88 23       	and	r24, r24
    6326:	09 f4       	brne	.+2      	; 0x632a <vfprintf+0x132>
    6328:	a5 cf       	rjmp	.-182    	; 0x6274 <vfprintf+0x7c>
    632a:	b6 01       	movw	r22, r12
    632c:	90 e0       	ldi	r25, 0x00	; 0
    632e:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6332:	f2 cf       	rjmp	.-28     	; 0x6318 <vfprintf+0x120>
    6334:	14 36       	cpi	r17, 0x64	; 100
    6336:	11 f0       	breq	.+4      	; 0x633c <vfprintf+0x144>
    6338:	19 36       	cpi	r17, 0x69	; 105
    633a:	29 f5       	brne	.+74     	; 0x6386 <vfprintf+0x18e>
    633c:	37 01       	movw	r6, r14
    633e:	27 ff       	sbrs	r18, 7
    6340:	09 c0       	rjmp	.+18     	; 0x6354 <vfprintf+0x15c>
    6342:	f4 e0       	ldi	r31, 0x04	; 4
    6344:	6f 0e       	add	r6, r31
    6346:	71 1c       	adc	r7, r1
    6348:	f7 01       	movw	r30, r14
    634a:	60 81       	ld	r22, Z
    634c:	71 81       	ldd	r23, Z+1	; 0x01
    634e:	82 81       	ldd	r24, Z+2	; 0x02
    6350:	93 81       	ldd	r25, Z+3	; 0x03
    6352:	0a c0       	rjmp	.+20     	; 0x6368 <vfprintf+0x170>
    6354:	f2 e0       	ldi	r31, 0x02	; 2
    6356:	6f 0e       	add	r6, r31
    6358:	71 1c       	adc	r7, r1
    635a:	f7 01       	movw	r30, r14
    635c:	60 81       	ld	r22, Z
    635e:	71 81       	ldd	r23, Z+1	; 0x01
    6360:	88 27       	eor	r24, r24
    6362:	77 fd       	sbrc	r23, 7
    6364:	80 95       	com	r24
    6366:	98 2f       	mov	r25, r24
    6368:	02 2f       	mov	r16, r18
    636a:	0f 7e       	andi	r16, 0xEF	; 239
    636c:	97 ff       	sbrs	r25, 7
    636e:	08 c0       	rjmp	.+16     	; 0x6380 <vfprintf+0x188>
    6370:	90 95       	com	r25
    6372:	80 95       	com	r24
    6374:	70 95       	com	r23
    6376:	61 95       	neg	r22
    6378:	7f 4f       	sbci	r23, 0xFF	; 255
    637a:	8f 4f       	sbci	r24, 0xFF	; 255
    637c:	9f 4f       	sbci	r25, 0xFF	; 255
    637e:	00 64       	ori	r16, 0x40	; 64
    6380:	2a e0       	ldi	r18, 0x0A	; 10
    6382:	30 e0       	ldi	r19, 0x00	; 0
    6384:	33 c0       	rjmp	.+102    	; 0x63ec <vfprintf+0x1f4>
    6386:	10 37       	cpi	r17, 0x70	; 112
    6388:	99 f0       	breq	.+38     	; 0x63b0 <vfprintf+0x1b8>
    638a:	40 f4       	brcc	.+16     	; 0x639c <vfprintf+0x1a4>
    638c:	18 35       	cpi	r17, 0x58	; 88
    638e:	b1 f0       	breq	.+44     	; 0x63bc <vfprintf+0x1c4>
    6390:	1f 36       	cpi	r17, 0x6F	; 111
    6392:	09 f0       	breq	.+2      	; 0x6396 <vfprintf+0x19e>
    6394:	5a c0       	rjmp	.+180    	; 0x644a <vfprintf+0x252>
    6396:	28 e0       	ldi	r18, 0x08	; 8
    6398:	30 e0       	ldi	r19, 0x00	; 0
    639a:	14 c0       	rjmp	.+40     	; 0x63c4 <vfprintf+0x1cc>
    639c:	15 37       	cpi	r17, 0x75	; 117
    639e:	19 f0       	breq	.+6      	; 0x63a6 <vfprintf+0x1ae>
    63a0:	18 37       	cpi	r17, 0x78	; 120
    63a2:	41 f0       	breq	.+16     	; 0x63b4 <vfprintf+0x1bc>
    63a4:	52 c0       	rjmp	.+164    	; 0x644a <vfprintf+0x252>
    63a6:	02 2f       	mov	r16, r18
    63a8:	0f 7e       	andi	r16, 0xEF	; 239
    63aa:	2a e0       	ldi	r18, 0x0A	; 10
    63ac:	30 e0       	ldi	r19, 0x00	; 0
    63ae:	0a c0       	rjmp	.+20     	; 0x63c4 <vfprintf+0x1cc>
    63b0:	02 2f       	mov	r16, r18
    63b2:	00 61       	ori	r16, 0x10	; 16
    63b4:	04 62       	ori	r16, 0x24	; 36
    63b6:	20 e1       	ldi	r18, 0x10	; 16
    63b8:	30 e0       	ldi	r19, 0x00	; 0
    63ba:	04 c0       	rjmp	.+8      	; 0x63c4 <vfprintf+0x1cc>
    63bc:	02 2f       	mov	r16, r18
    63be:	04 60       	ori	r16, 0x04	; 4
    63c0:	20 e1       	ldi	r18, 0x10	; 16
    63c2:	32 e0       	ldi	r19, 0x02	; 2
    63c4:	37 01       	movw	r6, r14
    63c6:	07 ff       	sbrs	r16, 7
    63c8:	09 c0       	rjmp	.+18     	; 0x63dc <vfprintf+0x1e4>
    63ca:	f4 e0       	ldi	r31, 0x04	; 4
    63cc:	6f 0e       	add	r6, r31
    63ce:	71 1c       	adc	r7, r1
    63d0:	f7 01       	movw	r30, r14
    63d2:	60 81       	ld	r22, Z
    63d4:	71 81       	ldd	r23, Z+1	; 0x01
    63d6:	82 81       	ldd	r24, Z+2	; 0x02
    63d8:	93 81       	ldd	r25, Z+3	; 0x03
    63da:	08 c0       	rjmp	.+16     	; 0x63ec <vfprintf+0x1f4>
    63dc:	f2 e0       	ldi	r31, 0x02	; 2
    63de:	6f 0e       	add	r6, r31
    63e0:	71 1c       	adc	r7, r1
    63e2:	f7 01       	movw	r30, r14
    63e4:	60 81       	ld	r22, Z
    63e6:	71 81       	ldd	r23, Z+1	; 0x01
    63e8:	80 e0       	ldi	r24, 0x00	; 0
    63ea:	90 e0       	ldi	r25, 0x00	; 0
    63ec:	a4 01       	movw	r20, r8
    63ee:	0e 94 2e 34 	call	0x685c	; 0x685c <__ultoa_invert>
    63f2:	18 2f       	mov	r17, r24
    63f4:	18 19       	sub	r17, r8
    63f6:	06 ff       	sbrs	r16, 6
    63f8:	05 c0       	rjmp	.+10     	; 0x6404 <vfprintf+0x20c>
    63fa:	b6 01       	movw	r22, r12
    63fc:	8d e2       	ldi	r24, 0x2D	; 45
    63fe:	90 e0       	ldi	r25, 0x00	; 0
    6400:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6404:	04 ff       	sbrs	r16, 4
    6406:	15 c0       	rjmp	.+42     	; 0x6432 <vfprintf+0x23a>
    6408:	fe 01       	movw	r30, r28
    640a:	e1 0f       	add	r30, r17
    640c:	f1 1d       	adc	r31, r1
    640e:	80 81       	ld	r24, Z
    6410:	80 33       	cpi	r24, 0x30	; 48
    6412:	79 f0       	breq	.+30     	; 0x6432 <vfprintf+0x23a>
    6414:	b6 01       	movw	r22, r12
    6416:	80 e3       	ldi	r24, 0x30	; 48
    6418:	90 e0       	ldi	r25, 0x00	; 0
    641a:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    641e:	02 ff       	sbrs	r16, 2
    6420:	08 c0       	rjmp	.+16     	; 0x6432 <vfprintf+0x23a>
    6422:	00 72       	andi	r16, 0x20	; 32
    6424:	80 2f       	mov	r24, r16
    6426:	90 e0       	ldi	r25, 0x00	; 0
    6428:	b6 01       	movw	r22, r12
    642a:	88 5a       	subi	r24, 0xA8	; 168
    642c:	9f 4f       	sbci	r25, 0xFF	; 255
    642e:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6432:	11 50       	subi	r17, 0x01	; 1
    6434:	f4 01       	movw	r30, r8
    6436:	e1 0f       	add	r30, r17
    6438:	f1 1d       	adc	r31, r1
    643a:	80 81       	ld	r24, Z
    643c:	b6 01       	movw	r22, r12
    643e:	90 e0       	ldi	r25, 0x00	; 0
    6440:	0e 94 7c 33 	call	0x66f8	; 0x66f8 <fputc>
    6444:	11 11       	cpse	r17, r1
    6446:	f5 cf       	rjmp	.-22     	; 0x6432 <vfprintf+0x23a>
    6448:	15 cf       	rjmp	.-470    	; 0x6274 <vfprintf+0x7c>
    644a:	f6 01       	movw	r30, r12
    644c:	86 81       	ldd	r24, Z+6	; 0x06
    644e:	97 81       	ldd	r25, Z+7	; 0x07
    6450:	05 c0       	rjmp	.+10     	; 0x645c <vfprintf+0x264>
    6452:	8f ef       	ldi	r24, 0xFF	; 255
    6454:	9f ef       	ldi	r25, 0xFF	; 255
    6456:	02 c0       	rjmp	.+4      	; 0x645c <vfprintf+0x264>
    6458:	02 2f       	mov	r16, r18
    645a:	31 cf       	rjmp	.-414    	; 0x62be <vfprintf+0xc6>
    645c:	2c 96       	adiw	r28, 0x0c	; 12
    645e:	0f b6       	in	r0, 0x3f	; 63
    6460:	f8 94       	cli
    6462:	de bf       	out	0x3e, r29	; 62
    6464:	0f be       	out	0x3f, r0	; 63
    6466:	cd bf       	out	0x3d, r28	; 61
    6468:	df 91       	pop	r29
    646a:	cf 91       	pop	r28
    646c:	1f 91       	pop	r17
    646e:	0f 91       	pop	r16
    6470:	ff 90       	pop	r15
    6472:	ef 90       	pop	r14
    6474:	df 90       	pop	r13
    6476:	cf 90       	pop	r12
    6478:	bf 90       	pop	r11
    647a:	af 90       	pop	r10
    647c:	9f 90       	pop	r9
    647e:	8f 90       	pop	r8
    6480:	7f 90       	pop	r7
    6482:	6f 90       	pop	r6
    6484:	08 95       	ret

00006486 <__usmulhisi3>:
    6486:	0e 94 00 33 	call	0x6600	; 0x6600 <__umulhisi3>

0000648a <__usmulhisi3_tail>:
    648a:	b7 ff       	sbrs	r27, 7
    648c:	08 95       	ret
    648e:	82 1b       	sub	r24, r18
    6490:	93 0b       	sbc	r25, r19
    6492:	08 95       	ret

00006494 <__muluhisi3>:
    6494:	0e 94 00 33 	call	0x6600	; 0x6600 <__umulhisi3>
    6498:	a5 9f       	mul	r26, r21
    649a:	90 0d       	add	r25, r0
    649c:	b4 9f       	mul	r27, r20
    649e:	90 0d       	add	r25, r0
    64a0:	a4 9f       	mul	r26, r20
    64a2:	80 0d       	add	r24, r0
    64a4:	91 1d       	adc	r25, r1
    64a6:	11 24       	eor	r1, r1
    64a8:	08 95       	ret

000064aa <__mulsi3>:
    64aa:	db 01       	movw	r26, r22
    64ac:	8f 93       	push	r24
    64ae:	9f 93       	push	r25
    64b0:	0e 94 4a 32 	call	0x6494	; 0x6494 <__muluhisi3>
    64b4:	bf 91       	pop	r27
    64b6:	af 91       	pop	r26
    64b8:	a2 9f       	mul	r26, r18
    64ba:	80 0d       	add	r24, r0
    64bc:	91 1d       	adc	r25, r1
    64be:	a3 9f       	mul	r26, r19
    64c0:	90 0d       	add	r25, r0
    64c2:	b2 9f       	mul	r27, r18
    64c4:	90 0d       	add	r25, r0
    64c6:	11 24       	eor	r1, r1
    64c8:	08 95       	ret

000064ca <__udivmodhi4>:
    64ca:	aa 1b       	sub	r26, r26
    64cc:	bb 1b       	sub	r27, r27
    64ce:	51 e1       	ldi	r21, 0x11	; 17
    64d0:	07 c0       	rjmp	.+14     	; 0x64e0 <__udivmodhi4_ep>

000064d2 <__udivmodhi4_loop>:
    64d2:	aa 1f       	adc	r26, r26
    64d4:	bb 1f       	adc	r27, r27
    64d6:	a6 17       	cp	r26, r22
    64d8:	b7 07       	cpc	r27, r23
    64da:	10 f0       	brcs	.+4      	; 0x64e0 <__udivmodhi4_ep>
    64dc:	a6 1b       	sub	r26, r22
    64de:	b7 0b       	sbc	r27, r23

000064e0 <__udivmodhi4_ep>:
    64e0:	88 1f       	adc	r24, r24
    64e2:	99 1f       	adc	r25, r25
    64e4:	5a 95       	dec	r21
    64e6:	a9 f7       	brne	.-22     	; 0x64d2 <__udivmodhi4_loop>
    64e8:	80 95       	com	r24
    64ea:	90 95       	com	r25
    64ec:	bc 01       	movw	r22, r24
    64ee:	cd 01       	movw	r24, r26
    64f0:	08 95       	ret

000064f2 <__udivmodsi4>:
    64f2:	a1 e2       	ldi	r26, 0x21	; 33
    64f4:	1a 2e       	mov	r1, r26
    64f6:	aa 1b       	sub	r26, r26
    64f8:	bb 1b       	sub	r27, r27
    64fa:	fd 01       	movw	r30, r26
    64fc:	0d c0       	rjmp	.+26     	; 0x6518 <__udivmodsi4_ep>

000064fe <__udivmodsi4_loop>:
    64fe:	aa 1f       	adc	r26, r26
    6500:	bb 1f       	adc	r27, r27
    6502:	ee 1f       	adc	r30, r30
    6504:	ff 1f       	adc	r31, r31
    6506:	a2 17       	cp	r26, r18
    6508:	b3 07       	cpc	r27, r19
    650a:	e4 07       	cpc	r30, r20
    650c:	f5 07       	cpc	r31, r21
    650e:	20 f0       	brcs	.+8      	; 0x6518 <__udivmodsi4_ep>
    6510:	a2 1b       	sub	r26, r18
    6512:	b3 0b       	sbc	r27, r19
    6514:	e4 0b       	sbc	r30, r20
    6516:	f5 0b       	sbc	r31, r21

00006518 <__udivmodsi4_ep>:
    6518:	66 1f       	adc	r22, r22
    651a:	77 1f       	adc	r23, r23
    651c:	88 1f       	adc	r24, r24
    651e:	99 1f       	adc	r25, r25
    6520:	1a 94       	dec	r1
    6522:	69 f7       	brne	.-38     	; 0x64fe <__udivmodsi4_loop>
    6524:	60 95       	com	r22
    6526:	70 95       	com	r23
    6528:	80 95       	com	r24
    652a:	90 95       	com	r25
    652c:	9b 01       	movw	r18, r22
    652e:	ac 01       	movw	r20, r24
    6530:	bd 01       	movw	r22, r26
    6532:	cf 01       	movw	r24, r30
    6534:	08 95       	ret

00006536 <__umoddi3>:
    6536:	68 94       	set
    6538:	01 c0       	rjmp	.+2      	; 0x653c <__udivdi3_umoddi3>

0000653a <__udivdi3>:
    653a:	e8 94       	clt

0000653c <__udivdi3_umoddi3>:
    653c:	8f 92       	push	r8
    653e:	9f 92       	push	r9
    6540:	cf 93       	push	r28
    6542:	df 93       	push	r29
    6544:	0e 94 a9 32 	call	0x6552	; 0x6552 <__udivmod64>
    6548:	df 91       	pop	r29
    654a:	cf 91       	pop	r28
    654c:	9f 90       	pop	r9
    654e:	8f 90       	pop	r8
    6550:	08 95       	ret

00006552 <__udivmod64>:
    6552:	88 24       	eor	r8, r8
    6554:	99 24       	eor	r9, r9
    6556:	f4 01       	movw	r30, r8
    6558:	e4 01       	movw	r28, r8
    655a:	b0 e4       	ldi	r27, 0x40	; 64
    655c:	9f 93       	push	r25
    655e:	aa 27       	eor	r26, r26
    6560:	9a 15       	cp	r25, r10
    6562:	8b 04       	cpc	r8, r11
    6564:	9c 04       	cpc	r9, r12
    6566:	ed 05       	cpc	r30, r13
    6568:	fe 05       	cpc	r31, r14
    656a:	cf 05       	cpc	r28, r15
    656c:	d0 07       	cpc	r29, r16
    656e:	a1 07       	cpc	r26, r17
    6570:	98 f4       	brcc	.+38     	; 0x6598 <__udivmod64+0x46>
    6572:	ad 2f       	mov	r26, r29
    6574:	dc 2f       	mov	r29, r28
    6576:	cf 2f       	mov	r28, r31
    6578:	fe 2f       	mov	r31, r30
    657a:	e9 2d       	mov	r30, r9
    657c:	98 2c       	mov	r9, r8
    657e:	89 2e       	mov	r8, r25
    6580:	98 2f       	mov	r25, r24
    6582:	87 2f       	mov	r24, r23
    6584:	76 2f       	mov	r23, r22
    6586:	65 2f       	mov	r22, r21
    6588:	54 2f       	mov	r21, r20
    658a:	43 2f       	mov	r20, r19
    658c:	32 2f       	mov	r19, r18
    658e:	22 27       	eor	r18, r18
    6590:	b8 50       	subi	r27, 0x08	; 8
    6592:	31 f7       	brne	.-52     	; 0x6560 <__udivmod64+0xe>
    6594:	bf 91       	pop	r27
    6596:	27 c0       	rjmp	.+78     	; 0x65e6 <__udivmod64+0x94>
    6598:	1b 2e       	mov	r1, r27
    659a:	bf 91       	pop	r27
    659c:	bb 27       	eor	r27, r27
    659e:	22 0f       	add	r18, r18
    65a0:	33 1f       	adc	r19, r19
    65a2:	44 1f       	adc	r20, r20
    65a4:	55 1f       	adc	r21, r21
    65a6:	66 1f       	adc	r22, r22
    65a8:	77 1f       	adc	r23, r23
    65aa:	88 1f       	adc	r24, r24
    65ac:	99 1f       	adc	r25, r25
    65ae:	88 1c       	adc	r8, r8
    65b0:	99 1c       	adc	r9, r9
    65b2:	ee 1f       	adc	r30, r30
    65b4:	ff 1f       	adc	r31, r31
    65b6:	cc 1f       	adc	r28, r28
    65b8:	dd 1f       	adc	r29, r29
    65ba:	aa 1f       	adc	r26, r26
    65bc:	bb 1f       	adc	r27, r27
    65be:	8a 14       	cp	r8, r10
    65c0:	9b 04       	cpc	r9, r11
    65c2:	ec 05       	cpc	r30, r12
    65c4:	fd 05       	cpc	r31, r13
    65c6:	ce 05       	cpc	r28, r14
    65c8:	df 05       	cpc	r29, r15
    65ca:	a0 07       	cpc	r26, r16
    65cc:	b1 07       	cpc	r27, r17
    65ce:	48 f0       	brcs	.+18     	; 0x65e2 <__udivmod64+0x90>
    65d0:	8a 18       	sub	r8, r10
    65d2:	9b 08       	sbc	r9, r11
    65d4:	ec 09       	sbc	r30, r12
    65d6:	fd 09       	sbc	r31, r13
    65d8:	ce 09       	sbc	r28, r14
    65da:	df 09       	sbc	r29, r15
    65dc:	a0 0b       	sbc	r26, r16
    65de:	b1 0b       	sbc	r27, r17
    65e0:	21 60       	ori	r18, 0x01	; 1
    65e2:	1a 94       	dec	r1
    65e4:	e1 f6       	brne	.-72     	; 0x659e <__udivmod64+0x4c>
    65e6:	2e f4       	brtc	.+10     	; 0x65f2 <__udivmod64+0xa0>
    65e8:	94 01       	movw	r18, r8
    65ea:	af 01       	movw	r20, r30
    65ec:	be 01       	movw	r22, r28
    65ee:	cd 01       	movw	r24, r26
    65f0:	00 0c       	add	r0, r0
    65f2:	08 95       	ret

000065f4 <__tablejump2__>:
    65f4:	ee 0f       	add	r30, r30
    65f6:	ff 1f       	adc	r31, r31

000065f8 <__tablejump__>:
    65f8:	05 90       	lpm	r0, Z+
    65fa:	f4 91       	lpm	r31, Z
    65fc:	e0 2d       	mov	r30, r0
    65fe:	09 94       	ijmp

00006600 <__umulhisi3>:
    6600:	a2 9f       	mul	r26, r18
    6602:	b0 01       	movw	r22, r0
    6604:	b3 9f       	mul	r27, r19
    6606:	c0 01       	movw	r24, r0
    6608:	a3 9f       	mul	r26, r19
    660a:	70 0d       	add	r23, r0
    660c:	81 1d       	adc	r24, r1
    660e:	11 24       	eor	r1, r1
    6610:	91 1d       	adc	r25, r1
    6612:	b2 9f       	mul	r27, r18
    6614:	70 0d       	add	r23, r0
    6616:	81 1d       	adc	r24, r1
    6618:	11 24       	eor	r1, r1
    661a:	91 1d       	adc	r25, r1
    661c:	08 95       	ret

0000661e <strchr_P>:
    661e:	fc 01       	movw	r30, r24
    6620:	05 90       	lpm	r0, Z+
    6622:	06 16       	cp	r0, r22
    6624:	21 f0       	breq	.+8      	; 0x662e <strchr_P+0x10>
    6626:	00 20       	and	r0, r0
    6628:	d9 f7       	brne	.-10     	; 0x6620 <strchr_P+0x2>
    662a:	c0 01       	movw	r24, r0
    662c:	08 95       	ret
    662e:	31 97       	sbiw	r30, 0x01	; 1
    6630:	cf 01       	movw	r24, r30
    6632:	08 95       	ret

00006634 <memcpy>:
    6634:	fb 01       	movw	r30, r22
    6636:	dc 01       	movw	r26, r24
    6638:	02 c0       	rjmp	.+4      	; 0x663e <memcpy+0xa>
    663a:	01 90       	ld	r0, Z+
    663c:	0d 92       	st	X+, r0
    663e:	41 50       	subi	r20, 0x01	; 1
    6640:	50 40       	sbci	r21, 0x00	; 0
    6642:	d8 f7       	brcc	.-10     	; 0x663a <memcpy+0x6>
    6644:	08 95       	ret

00006646 <strncmp>:
    6646:	fb 01       	movw	r30, r22
    6648:	dc 01       	movw	r26, r24
    664a:	41 50       	subi	r20, 0x01	; 1
    664c:	50 40       	sbci	r21, 0x00	; 0
    664e:	30 f0       	brcs	.+12     	; 0x665c <strncmp+0x16>
    6650:	8d 91       	ld	r24, X+
    6652:	01 90       	ld	r0, Z+
    6654:	80 19       	sub	r24, r0
    6656:	19 f4       	brne	.+6      	; 0x665e <strncmp+0x18>
    6658:	00 20       	and	r0, r0
    665a:	b9 f7       	brne	.-18     	; 0x664a <strncmp+0x4>
    665c:	88 1b       	sub	r24, r24
    665e:	99 0b       	sbc	r25, r25
    6660:	08 95       	ret

00006662 <fdevopen>:
    6662:	0f 93       	push	r16
    6664:	1f 93       	push	r17
    6666:	cf 93       	push	r28
    6668:	df 93       	push	r29
    666a:	00 97       	sbiw	r24, 0x00	; 0
    666c:	31 f4       	brne	.+12     	; 0x667a <fdevopen+0x18>
    666e:	61 15       	cp	r22, r1
    6670:	71 05       	cpc	r23, r1
    6672:	19 f4       	brne	.+6      	; 0x667a <fdevopen+0x18>
    6674:	80 e0       	ldi	r24, 0x00	; 0
    6676:	90 e0       	ldi	r25, 0x00	; 0
    6678:	3a c0       	rjmp	.+116    	; 0x66ee <fdevopen+0x8c>
    667a:	8b 01       	movw	r16, r22
    667c:	ec 01       	movw	r28, r24
    667e:	6e e0       	ldi	r22, 0x0E	; 14
    6680:	70 e0       	ldi	r23, 0x00	; 0
    6682:	81 e0       	ldi	r24, 0x01	; 1
    6684:	90 e0       	ldi	r25, 0x00	; 0
    6686:	0e 94 a2 34 	call	0x6944	; 0x6944 <calloc>
    668a:	fc 01       	movw	r30, r24
    668c:	00 97       	sbiw	r24, 0x00	; 0
    668e:	91 f3       	breq	.-28     	; 0x6674 <fdevopen+0x12>
    6690:	80 e8       	ldi	r24, 0x80	; 128
    6692:	83 83       	std	Z+3, r24	; 0x03
    6694:	01 15       	cp	r16, r1
    6696:	11 05       	cpc	r17, r1
    6698:	71 f0       	breq	.+28     	; 0x66b6 <fdevopen+0x54>
    669a:	13 87       	std	Z+11, r17	; 0x0b
    669c:	02 87       	std	Z+10, r16	; 0x0a
    669e:	81 e8       	ldi	r24, 0x81	; 129
    66a0:	83 83       	std	Z+3, r24	; 0x03
    66a2:	80 91 fb 0b 	lds	r24, 0x0BFB
    66a6:	90 91 fc 0b 	lds	r25, 0x0BFC
    66aa:	89 2b       	or	r24, r25
    66ac:	21 f4       	brne	.+8      	; 0x66b6 <fdevopen+0x54>
    66ae:	f0 93 fc 0b 	sts	0x0BFC, r31
    66b2:	e0 93 fb 0b 	sts	0x0BFB, r30
    66b6:	20 97       	sbiw	r28, 0x00	; 0
    66b8:	c9 f0       	breq	.+50     	; 0x66ec <fdevopen+0x8a>
    66ba:	d1 87       	std	Z+9, r29	; 0x09
    66bc:	c0 87       	std	Z+8, r28	; 0x08
    66be:	83 81       	ldd	r24, Z+3	; 0x03
    66c0:	82 60       	ori	r24, 0x02	; 2
    66c2:	83 83       	std	Z+3, r24	; 0x03
    66c4:	80 91 fd 0b 	lds	r24, 0x0BFD
    66c8:	90 91 fe 0b 	lds	r25, 0x0BFE
    66cc:	89 2b       	or	r24, r25
    66ce:	71 f4       	brne	.+28     	; 0x66ec <fdevopen+0x8a>
    66d0:	f0 93 fe 0b 	sts	0x0BFE, r31
    66d4:	e0 93 fd 0b 	sts	0x0BFD, r30
    66d8:	80 91 ff 0b 	lds	r24, 0x0BFF
    66dc:	90 91 00 0c 	lds	r25, 0x0C00
    66e0:	89 2b       	or	r24, r25
    66e2:	21 f4       	brne	.+8      	; 0x66ec <fdevopen+0x8a>
    66e4:	f0 93 00 0c 	sts	0x0C00, r31
    66e8:	e0 93 ff 0b 	sts	0x0BFF, r30
    66ec:	cf 01       	movw	r24, r30
    66ee:	df 91       	pop	r29
    66f0:	cf 91       	pop	r28
    66f2:	1f 91       	pop	r17
    66f4:	0f 91       	pop	r16
    66f6:	08 95       	ret

000066f8 <fputc>:
    66f8:	0f 93       	push	r16
    66fa:	1f 93       	push	r17
    66fc:	cf 93       	push	r28
    66fe:	df 93       	push	r29
    6700:	fb 01       	movw	r30, r22
    6702:	23 81       	ldd	r18, Z+3	; 0x03
    6704:	21 fd       	sbrc	r18, 1
    6706:	03 c0       	rjmp	.+6      	; 0x670e <fputc+0x16>
    6708:	8f ef       	ldi	r24, 0xFF	; 255
    670a:	9f ef       	ldi	r25, 0xFF	; 255
    670c:	28 c0       	rjmp	.+80     	; 0x675e <fputc+0x66>
    670e:	22 ff       	sbrs	r18, 2
    6710:	16 c0       	rjmp	.+44     	; 0x673e <fputc+0x46>
    6712:	46 81       	ldd	r20, Z+6	; 0x06
    6714:	57 81       	ldd	r21, Z+7	; 0x07
    6716:	24 81       	ldd	r18, Z+4	; 0x04
    6718:	35 81       	ldd	r19, Z+5	; 0x05
    671a:	42 17       	cp	r20, r18
    671c:	53 07       	cpc	r21, r19
    671e:	44 f4       	brge	.+16     	; 0x6730 <fputc+0x38>
    6720:	a0 81       	ld	r26, Z
    6722:	b1 81       	ldd	r27, Z+1	; 0x01
    6724:	9d 01       	movw	r18, r26
    6726:	2f 5f       	subi	r18, 0xFF	; 255
    6728:	3f 4f       	sbci	r19, 0xFF	; 255
    672a:	31 83       	std	Z+1, r19	; 0x01
    672c:	20 83       	st	Z, r18
    672e:	8c 93       	st	X, r24
    6730:	26 81       	ldd	r18, Z+6	; 0x06
    6732:	37 81       	ldd	r19, Z+7	; 0x07
    6734:	2f 5f       	subi	r18, 0xFF	; 255
    6736:	3f 4f       	sbci	r19, 0xFF	; 255
    6738:	37 83       	std	Z+7, r19	; 0x07
    673a:	26 83       	std	Z+6, r18	; 0x06
    673c:	10 c0       	rjmp	.+32     	; 0x675e <fputc+0x66>
    673e:	eb 01       	movw	r28, r22
    6740:	09 2f       	mov	r16, r25
    6742:	18 2f       	mov	r17, r24
    6744:	00 84       	ldd	r0, Z+8	; 0x08
    6746:	f1 85       	ldd	r31, Z+9	; 0x09
    6748:	e0 2d       	mov	r30, r0
    674a:	09 95       	icall
    674c:	89 2b       	or	r24, r25
    674e:	e1 f6       	brne	.-72     	; 0x6708 <fputc+0x10>
    6750:	8e 81       	ldd	r24, Y+6	; 0x06
    6752:	9f 81       	ldd	r25, Y+7	; 0x07
    6754:	01 96       	adiw	r24, 0x01	; 1
    6756:	9f 83       	std	Y+7, r25	; 0x07
    6758:	8e 83       	std	Y+6, r24	; 0x06
    675a:	81 2f       	mov	r24, r17
    675c:	90 2f       	mov	r25, r16
    675e:	df 91       	pop	r29
    6760:	cf 91       	pop	r28
    6762:	1f 91       	pop	r17
    6764:	0f 91       	pop	r16
    6766:	08 95       	ret

00006768 <printf>:
    6768:	cf 93       	push	r28
    676a:	df 93       	push	r29
    676c:	cd b7       	in	r28, 0x3d	; 61
    676e:	de b7       	in	r29, 0x3e	; 62
    6770:	ae 01       	movw	r20, r28
    6772:	4b 5f       	subi	r20, 0xFB	; 251
    6774:	5f 4f       	sbci	r21, 0xFF	; 255
    6776:	fa 01       	movw	r30, r20
    6778:	61 91       	ld	r22, Z+
    677a:	71 91       	ld	r23, Z+
    677c:	af 01       	movw	r20, r30
    677e:	80 91 fd 0b 	lds	r24, 0x0BFD
    6782:	90 91 fe 0b 	lds	r25, 0x0BFE
    6786:	0e 94 fc 30 	call	0x61f8	; 0x61f8 <vfprintf>
    678a:	df 91       	pop	r29
    678c:	cf 91       	pop	r28
    678e:	08 95       	ret

00006790 <putchar>:
    6790:	60 91 fd 0b 	lds	r22, 0x0BFD
    6794:	70 91 fe 0b 	lds	r23, 0x0BFE
    6798:	0c 94 7c 33 	jmp	0x66f8	; 0x66f8 <fputc>

0000679c <puts>:
    679c:	0f 93       	push	r16
    679e:	1f 93       	push	r17
    67a0:	cf 93       	push	r28
    67a2:	df 93       	push	r29
    67a4:	e0 91 fd 0b 	lds	r30, 0x0BFD
    67a8:	f0 91 fe 0b 	lds	r31, 0x0BFE
    67ac:	23 81       	ldd	r18, Z+3	; 0x03
    67ae:	21 ff       	sbrs	r18, 1
    67b0:	1b c0       	rjmp	.+54     	; 0x67e8 <puts+0x4c>
    67b2:	8c 01       	movw	r16, r24
    67b4:	d0 e0       	ldi	r29, 0x00	; 0
    67b6:	c0 e0       	ldi	r28, 0x00	; 0
    67b8:	f8 01       	movw	r30, r16
    67ba:	81 91       	ld	r24, Z+
    67bc:	8f 01       	movw	r16, r30
    67be:	60 91 fd 0b 	lds	r22, 0x0BFD
    67c2:	70 91 fe 0b 	lds	r23, 0x0BFE
    67c6:	db 01       	movw	r26, r22
    67c8:	18 96       	adiw	r26, 0x08	; 8
    67ca:	ed 91       	ld	r30, X+
    67cc:	fc 91       	ld	r31, X
    67ce:	19 97       	sbiw	r26, 0x09	; 9
    67d0:	88 23       	and	r24, r24
    67d2:	31 f0       	breq	.+12     	; 0x67e0 <puts+0x44>
    67d4:	09 95       	icall
    67d6:	89 2b       	or	r24, r25
    67d8:	79 f3       	breq	.-34     	; 0x67b8 <puts+0x1c>
    67da:	df ef       	ldi	r29, 0xFF	; 255
    67dc:	cf ef       	ldi	r28, 0xFF	; 255
    67de:	ec cf       	rjmp	.-40     	; 0x67b8 <puts+0x1c>
    67e0:	8a e0       	ldi	r24, 0x0A	; 10
    67e2:	09 95       	icall
    67e4:	89 2b       	or	r24, r25
    67e6:	19 f0       	breq	.+6      	; 0x67ee <puts+0x52>
    67e8:	8f ef       	ldi	r24, 0xFF	; 255
    67ea:	9f ef       	ldi	r25, 0xFF	; 255
    67ec:	02 c0       	rjmp	.+4      	; 0x67f2 <puts+0x56>
    67ee:	8d 2f       	mov	r24, r29
    67f0:	9c 2f       	mov	r25, r28
    67f2:	df 91       	pop	r29
    67f4:	cf 91       	pop	r28
    67f6:	1f 91       	pop	r17
    67f8:	0f 91       	pop	r16
    67fa:	08 95       	ret

000067fc <sprintf>:
    67fc:	0f 93       	push	r16
    67fe:	1f 93       	push	r17
    6800:	cf 93       	push	r28
    6802:	df 93       	push	r29
    6804:	cd b7       	in	r28, 0x3d	; 61
    6806:	de b7       	in	r29, 0x3e	; 62
    6808:	2e 97       	sbiw	r28, 0x0e	; 14
    680a:	0f b6       	in	r0, 0x3f	; 63
    680c:	f8 94       	cli
    680e:	de bf       	out	0x3e, r29	; 62
    6810:	0f be       	out	0x3f, r0	; 63
    6812:	cd bf       	out	0x3d, r28	; 61
    6814:	0d 89       	ldd	r16, Y+21	; 0x15
    6816:	1e 89       	ldd	r17, Y+22	; 0x16
    6818:	86 e0       	ldi	r24, 0x06	; 6
    681a:	8c 83       	std	Y+4, r24	; 0x04
    681c:	1a 83       	std	Y+2, r17	; 0x02
    681e:	09 83       	std	Y+1, r16	; 0x01
    6820:	8f ef       	ldi	r24, 0xFF	; 255
    6822:	9f e7       	ldi	r25, 0x7F	; 127
    6824:	9e 83       	std	Y+6, r25	; 0x06
    6826:	8d 83       	std	Y+5, r24	; 0x05
    6828:	ae 01       	movw	r20, r28
    682a:	47 5e       	subi	r20, 0xE7	; 231
    682c:	5f 4f       	sbci	r21, 0xFF	; 255
    682e:	6f 89       	ldd	r22, Y+23	; 0x17
    6830:	78 8d       	ldd	r23, Y+24	; 0x18
    6832:	ce 01       	movw	r24, r28
    6834:	01 96       	adiw	r24, 0x01	; 1
    6836:	0e 94 fc 30 	call	0x61f8	; 0x61f8 <vfprintf>
    683a:	2f 81       	ldd	r18, Y+7	; 0x07
    683c:	38 85       	ldd	r19, Y+8	; 0x08
    683e:	f8 01       	movw	r30, r16
    6840:	e2 0f       	add	r30, r18
    6842:	f3 1f       	adc	r31, r19
    6844:	10 82       	st	Z, r1
    6846:	2e 96       	adiw	r28, 0x0e	; 14
    6848:	0f b6       	in	r0, 0x3f	; 63
    684a:	f8 94       	cli
    684c:	de bf       	out	0x3e, r29	; 62
    684e:	0f be       	out	0x3f, r0	; 63
    6850:	cd bf       	out	0x3d, r28	; 61
    6852:	df 91       	pop	r29
    6854:	cf 91       	pop	r28
    6856:	1f 91       	pop	r17
    6858:	0f 91       	pop	r16
    685a:	08 95       	ret

0000685c <__ultoa_invert>:
    685c:	fa 01       	movw	r30, r20
    685e:	aa 27       	eor	r26, r26
    6860:	28 30       	cpi	r18, 0x08	; 8
    6862:	51 f1       	breq	.+84     	; 0x68b8 <__ultoa_invert+0x5c>
    6864:	20 31       	cpi	r18, 0x10	; 16
    6866:	81 f1       	breq	.+96     	; 0x68c8 <__ultoa_invert+0x6c>
    6868:	e8 94       	clt
    686a:	6f 93       	push	r22
    686c:	6e 7f       	andi	r22, 0xFE	; 254
    686e:	6e 5f       	subi	r22, 0xFE	; 254
    6870:	7f 4f       	sbci	r23, 0xFF	; 255
    6872:	8f 4f       	sbci	r24, 0xFF	; 255
    6874:	9f 4f       	sbci	r25, 0xFF	; 255
    6876:	af 4f       	sbci	r26, 0xFF	; 255
    6878:	b1 e0       	ldi	r27, 0x01	; 1
    687a:	3e d0       	rcall	.+124    	; 0x68f8 <__ultoa_invert+0x9c>
    687c:	b4 e0       	ldi	r27, 0x04	; 4
    687e:	3c d0       	rcall	.+120    	; 0x68f8 <__ultoa_invert+0x9c>
    6880:	67 0f       	add	r22, r23
    6882:	78 1f       	adc	r23, r24
    6884:	89 1f       	adc	r24, r25
    6886:	9a 1f       	adc	r25, r26
    6888:	a1 1d       	adc	r26, r1
    688a:	68 0f       	add	r22, r24
    688c:	79 1f       	adc	r23, r25
    688e:	8a 1f       	adc	r24, r26
    6890:	91 1d       	adc	r25, r1
    6892:	a1 1d       	adc	r26, r1
    6894:	6a 0f       	add	r22, r26
    6896:	71 1d       	adc	r23, r1
    6898:	81 1d       	adc	r24, r1
    689a:	91 1d       	adc	r25, r1
    689c:	a1 1d       	adc	r26, r1
    689e:	20 d0       	rcall	.+64     	; 0x68e0 <__ultoa_invert+0x84>
    68a0:	09 f4       	brne	.+2      	; 0x68a4 <__ultoa_invert+0x48>
    68a2:	68 94       	set
    68a4:	3f 91       	pop	r19
    68a6:	2a e0       	ldi	r18, 0x0A	; 10
    68a8:	26 9f       	mul	r18, r22
    68aa:	11 24       	eor	r1, r1
    68ac:	30 19       	sub	r19, r0
    68ae:	30 5d       	subi	r19, 0xD0	; 208
    68b0:	31 93       	st	Z+, r19
    68b2:	de f6       	brtc	.-74     	; 0x686a <__ultoa_invert+0xe>
    68b4:	cf 01       	movw	r24, r30
    68b6:	08 95       	ret
    68b8:	46 2f       	mov	r20, r22
    68ba:	47 70       	andi	r20, 0x07	; 7
    68bc:	40 5d       	subi	r20, 0xD0	; 208
    68be:	41 93       	st	Z+, r20
    68c0:	b3 e0       	ldi	r27, 0x03	; 3
    68c2:	0f d0       	rcall	.+30     	; 0x68e2 <__ultoa_invert+0x86>
    68c4:	c9 f7       	brne	.-14     	; 0x68b8 <__ultoa_invert+0x5c>
    68c6:	f6 cf       	rjmp	.-20     	; 0x68b4 <__ultoa_invert+0x58>
    68c8:	46 2f       	mov	r20, r22
    68ca:	4f 70       	andi	r20, 0x0F	; 15
    68cc:	40 5d       	subi	r20, 0xD0	; 208
    68ce:	4a 33       	cpi	r20, 0x3A	; 58
    68d0:	18 f0       	brcs	.+6      	; 0x68d8 <__ultoa_invert+0x7c>
    68d2:	49 5d       	subi	r20, 0xD9	; 217
    68d4:	31 fd       	sbrc	r19, 1
    68d6:	40 52       	subi	r20, 0x20	; 32
    68d8:	41 93       	st	Z+, r20
    68da:	02 d0       	rcall	.+4      	; 0x68e0 <__ultoa_invert+0x84>
    68dc:	a9 f7       	brne	.-22     	; 0x68c8 <__ultoa_invert+0x6c>
    68de:	ea cf       	rjmp	.-44     	; 0x68b4 <__ultoa_invert+0x58>
    68e0:	b4 e0       	ldi	r27, 0x04	; 4
    68e2:	a6 95       	lsr	r26
    68e4:	97 95       	ror	r25
    68e6:	87 95       	ror	r24
    68e8:	77 95       	ror	r23
    68ea:	67 95       	ror	r22
    68ec:	ba 95       	dec	r27
    68ee:	c9 f7       	brne	.-14     	; 0x68e2 <__ultoa_invert+0x86>
    68f0:	00 97       	sbiw	r24, 0x00	; 0
    68f2:	61 05       	cpc	r22, r1
    68f4:	71 05       	cpc	r23, r1
    68f6:	08 95       	ret
    68f8:	9b 01       	movw	r18, r22
    68fa:	ac 01       	movw	r20, r24
    68fc:	0a 2e       	mov	r0, r26
    68fe:	06 94       	lsr	r0
    6900:	57 95       	ror	r21
    6902:	47 95       	ror	r20
    6904:	37 95       	ror	r19
    6906:	27 95       	ror	r18
    6908:	ba 95       	dec	r27
    690a:	c9 f7       	brne	.-14     	; 0x68fe <__ultoa_invert+0xa2>
    690c:	62 0f       	add	r22, r18
    690e:	73 1f       	adc	r23, r19
    6910:	84 1f       	adc	r24, r20
    6912:	95 1f       	adc	r25, r21
    6914:	a0 1d       	adc	r26, r0
    6916:	08 95       	ret

00006918 <__eerd_byte_m128rfa1>:
    6918:	f9 99       	sbic	0x1f, 1	; 31
    691a:	fe cf       	rjmp	.-4      	; 0x6918 <__eerd_byte_m128rfa1>
    691c:	92 bd       	out	0x22, r25	; 34
    691e:	81 bd       	out	0x21, r24	; 33
    6920:	f8 9a       	sbi	0x1f, 0	; 31
    6922:	99 27       	eor	r25, r25
    6924:	80 b5       	in	r24, 0x20	; 32
    6926:	08 95       	ret

00006928 <__eewr_byte_m128rfa1>:
    6928:	26 2f       	mov	r18, r22

0000692a <__eewr_r18_m128rfa1>:
    692a:	f9 99       	sbic	0x1f, 1	; 31
    692c:	fe cf       	rjmp	.-4      	; 0x692a <__eewr_r18_m128rfa1>
    692e:	1f ba       	out	0x1f, r1	; 31
    6930:	92 bd       	out	0x22, r25	; 34
    6932:	81 bd       	out	0x21, r24	; 33
    6934:	20 bd       	out	0x20, r18	; 32
    6936:	0f b6       	in	r0, 0x3f	; 63
    6938:	f8 94       	cli
    693a:	fa 9a       	sbi	0x1f, 2	; 31
    693c:	f9 9a       	sbi	0x1f, 1	; 31
    693e:	0f be       	out	0x3f, r0	; 63
    6940:	01 96       	adiw	r24, 0x01	; 1
    6942:	08 95       	ret

00006944 <calloc>:
    6944:	0f 93       	push	r16
    6946:	1f 93       	push	r17
    6948:	cf 93       	push	r28
    694a:	df 93       	push	r29
    694c:	86 9f       	mul	r24, r22
    694e:	80 01       	movw	r16, r0
    6950:	87 9f       	mul	r24, r23
    6952:	10 0d       	add	r17, r0
    6954:	96 9f       	mul	r25, r22
    6956:	10 0d       	add	r17, r0
    6958:	11 24       	eor	r1, r1
    695a:	c8 01       	movw	r24, r16
    695c:	0e 94 be 34 	call	0x697c	; 0x697c <malloc>
    6960:	ec 01       	movw	r28, r24
    6962:	00 97       	sbiw	r24, 0x00	; 0
    6964:	29 f0       	breq	.+10     	; 0x6970 <calloc+0x2c>
    6966:	a8 01       	movw	r20, r16
    6968:	60 e0       	ldi	r22, 0x00	; 0
    696a:	70 e0       	ldi	r23, 0x00	; 0
    696c:	0e 94 eb 35 	call	0x6bd6	; 0x6bd6 <memset>
    6970:	ce 01       	movw	r24, r28
    6972:	df 91       	pop	r29
    6974:	cf 91       	pop	r28
    6976:	1f 91       	pop	r17
    6978:	0f 91       	pop	r16
    697a:	08 95       	ret

0000697c <malloc>:
    697c:	cf 93       	push	r28
    697e:	df 93       	push	r29
    6980:	82 30       	cpi	r24, 0x02	; 2
    6982:	91 05       	cpc	r25, r1
    6984:	10 f4       	brcc	.+4      	; 0x698a <malloc+0xe>
    6986:	82 e0       	ldi	r24, 0x02	; 2
    6988:	90 e0       	ldi	r25, 0x00	; 0
    698a:	e0 91 03 0c 	lds	r30, 0x0C03
    698e:	f0 91 04 0c 	lds	r31, 0x0C04
    6992:	20 e0       	ldi	r18, 0x00	; 0
    6994:	30 e0       	ldi	r19, 0x00	; 0
    6996:	c0 e0       	ldi	r28, 0x00	; 0
    6998:	d0 e0       	ldi	r29, 0x00	; 0
    699a:	30 97       	sbiw	r30, 0x00	; 0
    699c:	11 f1       	breq	.+68     	; 0x69e2 <malloc+0x66>
    699e:	40 81       	ld	r20, Z
    69a0:	51 81       	ldd	r21, Z+1	; 0x01
    69a2:	48 17       	cp	r20, r24
    69a4:	59 07       	cpc	r21, r25
    69a6:	c0 f0       	brcs	.+48     	; 0x69d8 <malloc+0x5c>
    69a8:	48 17       	cp	r20, r24
    69aa:	59 07       	cpc	r21, r25
    69ac:	61 f4       	brne	.+24     	; 0x69c6 <malloc+0x4a>
    69ae:	82 81       	ldd	r24, Z+2	; 0x02
    69b0:	93 81       	ldd	r25, Z+3	; 0x03
    69b2:	20 97       	sbiw	r28, 0x00	; 0
    69b4:	19 f0       	breq	.+6      	; 0x69bc <malloc+0x40>
    69b6:	9b 83       	std	Y+3, r25	; 0x03
    69b8:	8a 83       	std	Y+2, r24	; 0x02
    69ba:	2b c0       	rjmp	.+86     	; 0x6a12 <malloc+0x96>
    69bc:	90 93 04 0c 	sts	0x0C04, r25
    69c0:	80 93 03 0c 	sts	0x0C03, r24
    69c4:	26 c0       	rjmp	.+76     	; 0x6a12 <malloc+0x96>
    69c6:	21 15       	cp	r18, r1
    69c8:	31 05       	cpc	r19, r1
    69ca:	19 f0       	breq	.+6      	; 0x69d2 <malloc+0x56>
    69cc:	42 17       	cp	r20, r18
    69ce:	53 07       	cpc	r21, r19
    69d0:	18 f4       	brcc	.+6      	; 0x69d8 <malloc+0x5c>
    69d2:	9a 01       	movw	r18, r20
    69d4:	be 01       	movw	r22, r28
    69d6:	df 01       	movw	r26, r30
    69d8:	ef 01       	movw	r28, r30
    69da:	02 80       	ldd	r0, Z+2	; 0x02
    69dc:	f3 81       	ldd	r31, Z+3	; 0x03
    69de:	e0 2d       	mov	r30, r0
    69e0:	dc cf       	rjmp	.-72     	; 0x699a <malloc+0x1e>
    69e2:	21 15       	cp	r18, r1
    69e4:	31 05       	cpc	r19, r1
    69e6:	09 f1       	breq	.+66     	; 0x6a2a <malloc+0xae>
    69e8:	28 1b       	sub	r18, r24
    69ea:	39 0b       	sbc	r19, r25
    69ec:	24 30       	cpi	r18, 0x04	; 4
    69ee:	31 05       	cpc	r19, r1
    69f0:	90 f4       	brcc	.+36     	; 0x6a16 <malloc+0x9a>
    69f2:	12 96       	adiw	r26, 0x02	; 2
    69f4:	8d 91       	ld	r24, X+
    69f6:	9c 91       	ld	r25, X
    69f8:	13 97       	sbiw	r26, 0x03	; 3
    69fa:	61 15       	cp	r22, r1
    69fc:	71 05       	cpc	r23, r1
    69fe:	21 f0       	breq	.+8      	; 0x6a08 <malloc+0x8c>
    6a00:	fb 01       	movw	r30, r22
    6a02:	93 83       	std	Z+3, r25	; 0x03
    6a04:	82 83       	std	Z+2, r24	; 0x02
    6a06:	04 c0       	rjmp	.+8      	; 0x6a10 <malloc+0x94>
    6a08:	90 93 04 0c 	sts	0x0C04, r25
    6a0c:	80 93 03 0c 	sts	0x0C03, r24
    6a10:	fd 01       	movw	r30, r26
    6a12:	32 96       	adiw	r30, 0x02	; 2
    6a14:	44 c0       	rjmp	.+136    	; 0x6a9e <malloc+0x122>
    6a16:	fd 01       	movw	r30, r26
    6a18:	e2 0f       	add	r30, r18
    6a1a:	f3 1f       	adc	r31, r19
    6a1c:	81 93       	st	Z+, r24
    6a1e:	91 93       	st	Z+, r25
    6a20:	22 50       	subi	r18, 0x02	; 2
    6a22:	31 09       	sbc	r19, r1
    6a24:	2d 93       	st	X+, r18
    6a26:	3c 93       	st	X, r19
    6a28:	3a c0       	rjmp	.+116    	; 0x6a9e <malloc+0x122>
    6a2a:	20 91 01 0c 	lds	r18, 0x0C01
    6a2e:	30 91 02 0c 	lds	r19, 0x0C02
    6a32:	23 2b       	or	r18, r19
    6a34:	41 f4       	brne	.+16     	; 0x6a46 <malloc+0xca>
    6a36:	20 91 13 02 	lds	r18, 0x0213
    6a3a:	30 91 14 02 	lds	r19, 0x0214
    6a3e:	30 93 02 0c 	sts	0x0C02, r19
    6a42:	20 93 01 0c 	sts	0x0C01, r18
    6a46:	20 91 11 02 	lds	r18, 0x0211
    6a4a:	30 91 12 02 	lds	r19, 0x0212
    6a4e:	21 15       	cp	r18, r1
    6a50:	31 05       	cpc	r19, r1
    6a52:	41 f4       	brne	.+16     	; 0x6a64 <malloc+0xe8>
    6a54:	2d b7       	in	r18, 0x3d	; 61
    6a56:	3e b7       	in	r19, 0x3e	; 62
    6a58:	40 91 15 02 	lds	r20, 0x0215
    6a5c:	50 91 16 02 	lds	r21, 0x0216
    6a60:	24 1b       	sub	r18, r20
    6a62:	35 0b       	sbc	r19, r21
    6a64:	e0 91 01 0c 	lds	r30, 0x0C01
    6a68:	f0 91 02 0c 	lds	r31, 0x0C02
    6a6c:	e2 17       	cp	r30, r18
    6a6e:	f3 07       	cpc	r31, r19
    6a70:	a0 f4       	brcc	.+40     	; 0x6a9a <malloc+0x11e>
    6a72:	2e 1b       	sub	r18, r30
    6a74:	3f 0b       	sbc	r19, r31
    6a76:	28 17       	cp	r18, r24
    6a78:	39 07       	cpc	r19, r25
    6a7a:	78 f0       	brcs	.+30     	; 0x6a9a <malloc+0x11e>
    6a7c:	ac 01       	movw	r20, r24
    6a7e:	4e 5f       	subi	r20, 0xFE	; 254
    6a80:	5f 4f       	sbci	r21, 0xFF	; 255
    6a82:	24 17       	cp	r18, r20
    6a84:	35 07       	cpc	r19, r21
    6a86:	48 f0       	brcs	.+18     	; 0x6a9a <malloc+0x11e>
    6a88:	4e 0f       	add	r20, r30
    6a8a:	5f 1f       	adc	r21, r31
    6a8c:	50 93 02 0c 	sts	0x0C02, r21
    6a90:	40 93 01 0c 	sts	0x0C01, r20
    6a94:	81 93       	st	Z+, r24
    6a96:	91 93       	st	Z+, r25
    6a98:	02 c0       	rjmp	.+4      	; 0x6a9e <malloc+0x122>
    6a9a:	e0 e0       	ldi	r30, 0x00	; 0
    6a9c:	f0 e0       	ldi	r31, 0x00	; 0
    6a9e:	cf 01       	movw	r24, r30
    6aa0:	df 91       	pop	r29
    6aa2:	cf 91       	pop	r28
    6aa4:	08 95       	ret

00006aa6 <free>:
    6aa6:	0f 93       	push	r16
    6aa8:	1f 93       	push	r17
    6aaa:	cf 93       	push	r28
    6aac:	df 93       	push	r29
    6aae:	00 97       	sbiw	r24, 0x00	; 0
    6ab0:	09 f4       	brne	.+2      	; 0x6ab4 <free+0xe>
    6ab2:	8c c0       	rjmp	.+280    	; 0x6bcc <free+0x126>
    6ab4:	fc 01       	movw	r30, r24
    6ab6:	32 97       	sbiw	r30, 0x02	; 2
    6ab8:	13 82       	std	Z+3, r1	; 0x03
    6aba:	12 82       	std	Z+2, r1	; 0x02
    6abc:	00 91 03 0c 	lds	r16, 0x0C03
    6ac0:	10 91 04 0c 	lds	r17, 0x0C04
    6ac4:	01 15       	cp	r16, r1
    6ac6:	11 05       	cpc	r17, r1
    6ac8:	81 f4       	brne	.+32     	; 0x6aea <free+0x44>
    6aca:	20 81       	ld	r18, Z
    6acc:	31 81       	ldd	r19, Z+1	; 0x01
    6ace:	82 0f       	add	r24, r18
    6ad0:	93 1f       	adc	r25, r19
    6ad2:	20 91 01 0c 	lds	r18, 0x0C01
    6ad6:	30 91 02 0c 	lds	r19, 0x0C02
    6ada:	28 17       	cp	r18, r24
    6adc:	39 07       	cpc	r19, r25
    6ade:	79 f5       	brne	.+94     	; 0x6b3e <free+0x98>
    6ae0:	f0 93 02 0c 	sts	0x0C02, r31
    6ae4:	e0 93 01 0c 	sts	0x0C01, r30
    6ae8:	71 c0       	rjmp	.+226    	; 0x6bcc <free+0x126>
    6aea:	d8 01       	movw	r26, r16
    6aec:	40 e0       	ldi	r20, 0x00	; 0
    6aee:	50 e0       	ldi	r21, 0x00	; 0
    6af0:	ae 17       	cp	r26, r30
    6af2:	bf 07       	cpc	r27, r31
    6af4:	50 f4       	brcc	.+20     	; 0x6b0a <free+0x64>
    6af6:	12 96       	adiw	r26, 0x02	; 2
    6af8:	2d 91       	ld	r18, X+
    6afa:	3c 91       	ld	r19, X
    6afc:	13 97       	sbiw	r26, 0x03	; 3
    6afe:	ad 01       	movw	r20, r26
    6b00:	21 15       	cp	r18, r1
    6b02:	31 05       	cpc	r19, r1
    6b04:	09 f1       	breq	.+66     	; 0x6b48 <free+0xa2>
    6b06:	d9 01       	movw	r26, r18
    6b08:	f3 cf       	rjmp	.-26     	; 0x6af0 <free+0x4a>
    6b0a:	9d 01       	movw	r18, r26
    6b0c:	da 01       	movw	r26, r20
    6b0e:	33 83       	std	Z+3, r19	; 0x03
    6b10:	22 83       	std	Z+2, r18	; 0x02
    6b12:	60 81       	ld	r22, Z
    6b14:	71 81       	ldd	r23, Z+1	; 0x01
    6b16:	86 0f       	add	r24, r22
    6b18:	97 1f       	adc	r25, r23
    6b1a:	82 17       	cp	r24, r18
    6b1c:	93 07       	cpc	r25, r19
    6b1e:	69 f4       	brne	.+26     	; 0x6b3a <free+0x94>
    6b20:	ec 01       	movw	r28, r24
    6b22:	28 81       	ld	r18, Y
    6b24:	39 81       	ldd	r19, Y+1	; 0x01
    6b26:	26 0f       	add	r18, r22
    6b28:	37 1f       	adc	r19, r23
    6b2a:	2e 5f       	subi	r18, 0xFE	; 254
    6b2c:	3f 4f       	sbci	r19, 0xFF	; 255
    6b2e:	31 83       	std	Z+1, r19	; 0x01
    6b30:	20 83       	st	Z, r18
    6b32:	8a 81       	ldd	r24, Y+2	; 0x02
    6b34:	9b 81       	ldd	r25, Y+3	; 0x03
    6b36:	93 83       	std	Z+3, r25	; 0x03
    6b38:	82 83       	std	Z+2, r24	; 0x02
    6b3a:	45 2b       	or	r20, r21
    6b3c:	29 f4       	brne	.+10     	; 0x6b48 <free+0xa2>
    6b3e:	f0 93 04 0c 	sts	0x0C04, r31
    6b42:	e0 93 03 0c 	sts	0x0C03, r30
    6b46:	42 c0       	rjmp	.+132    	; 0x6bcc <free+0x126>
    6b48:	13 96       	adiw	r26, 0x03	; 3
    6b4a:	fc 93       	st	X, r31
    6b4c:	ee 93       	st	-X, r30
    6b4e:	12 97       	sbiw	r26, 0x02	; 2
    6b50:	ed 01       	movw	r28, r26
    6b52:	49 91       	ld	r20, Y+
    6b54:	59 91       	ld	r21, Y+
    6b56:	9e 01       	movw	r18, r28
    6b58:	24 0f       	add	r18, r20
    6b5a:	35 1f       	adc	r19, r21
    6b5c:	e2 17       	cp	r30, r18
    6b5e:	f3 07       	cpc	r31, r19
    6b60:	71 f4       	brne	.+28     	; 0x6b7e <free+0xd8>
    6b62:	80 81       	ld	r24, Z
    6b64:	91 81       	ldd	r25, Z+1	; 0x01
    6b66:	84 0f       	add	r24, r20
    6b68:	95 1f       	adc	r25, r21
    6b6a:	02 96       	adiw	r24, 0x02	; 2
    6b6c:	11 96       	adiw	r26, 0x01	; 1
    6b6e:	9c 93       	st	X, r25
    6b70:	8e 93       	st	-X, r24
    6b72:	82 81       	ldd	r24, Z+2	; 0x02
    6b74:	93 81       	ldd	r25, Z+3	; 0x03
    6b76:	13 96       	adiw	r26, 0x03	; 3
    6b78:	9c 93       	st	X, r25
    6b7a:	8e 93       	st	-X, r24
    6b7c:	12 97       	sbiw	r26, 0x02	; 2
    6b7e:	e0 e0       	ldi	r30, 0x00	; 0
    6b80:	f0 e0       	ldi	r31, 0x00	; 0
    6b82:	d8 01       	movw	r26, r16
    6b84:	12 96       	adiw	r26, 0x02	; 2
    6b86:	8d 91       	ld	r24, X+
    6b88:	9c 91       	ld	r25, X
    6b8a:	13 97       	sbiw	r26, 0x03	; 3
    6b8c:	00 97       	sbiw	r24, 0x00	; 0
    6b8e:	19 f0       	breq	.+6      	; 0x6b96 <free+0xf0>
    6b90:	f8 01       	movw	r30, r16
    6b92:	8c 01       	movw	r16, r24
    6b94:	f6 cf       	rjmp	.-20     	; 0x6b82 <free+0xdc>
    6b96:	8d 91       	ld	r24, X+
    6b98:	9c 91       	ld	r25, X
    6b9a:	98 01       	movw	r18, r16
    6b9c:	2e 5f       	subi	r18, 0xFE	; 254
    6b9e:	3f 4f       	sbci	r19, 0xFF	; 255
    6ba0:	82 0f       	add	r24, r18
    6ba2:	93 1f       	adc	r25, r19
    6ba4:	20 91 01 0c 	lds	r18, 0x0C01
    6ba8:	30 91 02 0c 	lds	r19, 0x0C02
    6bac:	28 17       	cp	r18, r24
    6bae:	39 07       	cpc	r19, r25
    6bb0:	69 f4       	brne	.+26     	; 0x6bcc <free+0x126>
    6bb2:	30 97       	sbiw	r30, 0x00	; 0
    6bb4:	29 f4       	brne	.+10     	; 0x6bc0 <free+0x11a>
    6bb6:	10 92 04 0c 	sts	0x0C04, r1
    6bba:	10 92 03 0c 	sts	0x0C03, r1
    6bbe:	02 c0       	rjmp	.+4      	; 0x6bc4 <free+0x11e>
    6bc0:	13 82       	std	Z+3, r1	; 0x03
    6bc2:	12 82       	std	Z+2, r1	; 0x02
    6bc4:	10 93 02 0c 	sts	0x0C02, r17
    6bc8:	00 93 01 0c 	sts	0x0C01, r16
    6bcc:	df 91       	pop	r29
    6bce:	cf 91       	pop	r28
    6bd0:	1f 91       	pop	r17
    6bd2:	0f 91       	pop	r16
    6bd4:	08 95       	ret

00006bd6 <memset>:
    6bd6:	dc 01       	movw	r26, r24
    6bd8:	01 c0       	rjmp	.+2      	; 0x6bdc <memset+0x6>
    6bda:	6d 93       	st	X+, r22
    6bdc:	41 50       	subi	r20, 0x01	; 1
    6bde:	50 40       	sbci	r21, 0x00	; 0
    6be0:	e0 f7       	brcc	.-8      	; 0x6bda <memset+0x4>
    6be2:	08 95       	ret

00006be4 <_exit>:
    6be4:	f8 94       	cli

00006be6 <__stop_program>:
    6be6:	ff cf       	rjmp	.-2      	; 0x6be6 <__stop_program>
