--Q42_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

Q42_sload_path[7]_lut_out = Q42_sload_path[7] $ Q42L51;
Q42_sload_path[7] = DFFE(Q42_sload_path[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q42_cout = CARRY(!Q42L51 # !Q42_sload_path[7]);


--Q42_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

Q42_sload_path[6]_lut_out = Q42_sload_path[6] $ !Q42L31;
Q42_sload_path[6] = DFFE(Q42_sload_path[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Q42L51 = CARRY(Q42_sload_path[6] & !Q42L31);


--Q42_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

Q42_sload_path[5]_lut_out = Q42_sload_path[5] $ Q42L11;
Q42_sload_path[5] = DFFE(Q42_sload_path[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Q42L31 = CARRY(!Q42L11 # !Q42_sload_path[5]);


--Q42_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

Q42_sload_path[4]_lut_out = Q42_sload_path[4] $ !Q42L9;
Q42_sload_path[4] = DFFE(Q42_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q42L11 = CARRY(Q42_sload_path[4] & !Q42L9);


--Q42_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q42_sload_path[3]_lut_out = Q42_sload_path[3] $ Q42L7;
Q42_sload_path[3] = DFFE(Q42_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q42L9 = CARRY(!Q42L7 # !Q42_sload_path[3]);


--Q42_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q42_sload_path[2]_lut_out = Q42_sload_path[2] $ !Q42L5;
Q42_sload_path[2] = DFFE(Q42_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q42L7 = CARRY(Q42_sload_path[2] & !Q42L5);


--Q42_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q42_sload_path[1]_lut_out = Q42_sload_path[1] $ Q42L3;
Q42_sload_path[1] = DFFE(Q42_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q42L5 = CARRY(!Q42L3 # !Q42_sload_path[1]);


--Q42_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q42_sload_path[0]_lut_out = !Q42_sload_path[0];
Q42_sload_path[0] = DFFE(Q42_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , !Q42L81);

--Q42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q42L3 = CARRY(Q42_sload_path[0]);


--Q52_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

Q52_sload_path[14]_lut_out = Q52_sload_path[14] $ !Q52L92;
Q52_sload_path[14]_reg_input = !WB91_aeb_out & Q52_sload_path[14]_lut_out;
Q52_sload_path[14] = DFFE(Q52_sload_path[14]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );


--Q52_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

Q52_sload_path[13]_lut_out = Q52_sload_path[13] $ Q52L72;
Q52_sload_path[13]_reg_input = !WB91_aeb_out & Q52_sload_path[13]_lut_out;
Q52_sload_path[13] = DFFE(Q52_sload_path[13]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q52L92 = CARRY(!Q52L72 # !Q52_sload_path[13]);


--Q52_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

Q52_sload_path[12]_lut_out = Q52_sload_path[12] $ !Q52L52;
Q52_sload_path[12]_reg_input = !WB91_aeb_out & Q52_sload_path[12]_lut_out;
Q52_sload_path[12] = DFFE(Q52_sload_path[12]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q52L72 = CARRY(Q52_sload_path[12] & !Q52L52);


--Q52_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

Q52_sload_path[11]_lut_out = Q52_sload_path[11] $ Q52L32;
Q52_sload_path[11]_reg_input = !WB91_aeb_out & Q52_sload_path[11]_lut_out;
Q52_sload_path[11] = DFFE(Q52_sload_path[11]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q52L52 = CARRY(!Q52L32 # !Q52_sload_path[11]);


--Q52_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

Q52_sload_path[10]_lut_out = Q52_sload_path[10] $ !Q52L12;
Q52_sload_path[10]_reg_input = !WB91_aeb_out & Q52_sload_path[10]_lut_out;
Q52_sload_path[10] = DFFE(Q52_sload_path[10]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q52L32 = CARRY(Q52_sload_path[10] & !Q52L12);


--Q52_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

Q52_sload_path[9]_lut_out = Q52_sload_path[9] $ Q52L91;
Q52_sload_path[9]_reg_input = !WB91_aeb_out & Q52_sload_path[9]_lut_out;
Q52_sload_path[9] = DFFE(Q52_sload_path[9]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q52L12 = CARRY(!Q52L91 # !Q52_sload_path[9]);


--Q52_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

Q52_sload_path[8]_lut_out = Q52_sload_path[8] $ !Q52L71;
Q52_sload_path[8]_reg_input = !WB91_aeb_out & Q52_sload_path[8]_lut_out;
Q52_sload_path[8] = DFFE(Q52_sload_path[8]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q52L91 = CARRY(Q52_sload_path[8] & !Q52L71);


--Q52_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

Q52_sload_path[7]_lut_out = Q52_sload_path[7] $ Q52L51;
Q52_sload_path[7]_reg_input = !WB91_aeb_out & Q52_sload_path[7]_lut_out;
Q52_sload_path[7] = DFFE(Q52_sload_path[7]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q52L71 = CARRY(!Q52L51 # !Q52_sload_path[7]);


--Q52_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q52_sload_path[6]_lut_out = Q52_sload_path[6] $ !Q52L31;
Q52_sload_path[6]_reg_input = !WB91_aeb_out & Q52_sload_path[6]_lut_out;
Q52_sload_path[6] = DFFE(Q52_sload_path[6]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q52L51 = CARRY(Q52_sload_path[6] & !Q52L31);


--Q52_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q52_sload_path[5]_lut_out = Q52_sload_path[5] $ Q52L11;
Q52_sload_path[5]_reg_input = !WB91_aeb_out & Q52_sload_path[5]_lut_out;
Q52_sload_path[5] = DFFE(Q52_sload_path[5]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q52L31 = CARRY(!Q52L11 # !Q52_sload_path[5]);


--Q52_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q52_sload_path[4]_lut_out = Q52_sload_path[4] $ !Q52L9;
Q52_sload_path[4]_reg_input = !WB91_aeb_out & Q52_sload_path[4]_lut_out;
Q52_sload_path[4] = DFFE(Q52_sload_path[4]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q52L11 = CARRY(Q52_sload_path[4] & !Q52L9);


--Q52_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q52_sload_path[3]_lut_out = Q52_sload_path[3] $ Q52L7;
Q52_sload_path[3]_reg_input = !WB91_aeb_out & Q52_sload_path[3]_lut_out;
Q52_sload_path[3] = DFFE(Q52_sload_path[3]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q52L9 = CARRY(!Q52L7 # !Q52_sload_path[3]);


--Q52_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q52_sload_path[2]_lut_out = Q52_sload_path[2] $ !Q52L5;
Q52_sload_path[2]_reg_input = !WB91_aeb_out & Q52_sload_path[2]_lut_out;
Q52_sload_path[2] = DFFE(Q52_sload_path[2]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q52L7 = CARRY(Q52_sload_path[2] & !Q52L5);


--Q52_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q52_sload_path[1]_lut_out = Q52_sload_path[1] $ Q52L3;
Q52_sload_path[1]_reg_input = !WB91_aeb_out & Q52_sload_path[1]_lut_out;
Q52_sload_path[1] = DFFE(Q52_sload_path[1]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q52L5 = CARRY(!Q52L3 # !Q52_sload_path[1]);


--Q52_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q52_sload_path[0]_lut_out = !Q52_sload_path[0];
Q52_sload_path[0]_reg_input = !WB91_aeb_out & Q52_sload_path[0]_lut_out;
Q52_sload_path[0] = DFFE(Q52_sload_path[0]_reg_input, GLOBAL(TE1_outclock0), !S1L25, , );

--Q52L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q52L3 = CARRY(Q52_sload_path[0]);


--Q6_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

Q6_sload_path[15]_lut_out = Q6_sload_path[15] $ Q6L13;
Q6_sload_path[15] = DFFE(Q6_sload_path[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q6_cout = CARRY(!Q6L13 # !Q6_sload_path[15]);


--Q6_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

Q6_sload_path[14]_lut_out = Q6_sload_path[14] $ !Q6L92;
Q6_sload_path[14] = DFFE(Q6_sload_path[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Q6L13 = CARRY(Q6_sload_path[14] & !Q6L92);


--Q6_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

Q6_sload_path[13]_lut_out = Q6_sload_path[13] $ Q6L72;
Q6_sload_path[13] = DFFE(Q6_sload_path[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Q6L92 = CARRY(!Q6L72 # !Q6_sload_path[13]);


--Q6_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

Q6_sload_path[12]_lut_out = Q6_sload_path[12] $ !Q6L52;
Q6_sload_path[12] = DFFE(Q6_sload_path[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Q6L72 = CARRY(Q6_sload_path[12] & !Q6L52);


--Q6_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

Q6_sload_path[11]_lut_out = Q6_sload_path[11] $ Q6L32;
Q6_sload_path[11] = DFFE(Q6_sload_path[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Q6L52 = CARRY(!Q6L32 # !Q6_sload_path[11]);


--Q6_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

Q6_sload_path[10]_lut_out = Q6_sload_path[10] $ !Q6L12;
Q6_sload_path[10] = DFFE(Q6_sload_path[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Q6L32 = CARRY(Q6_sload_path[10] & !Q6L12);


--Q6_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

Q6_sload_path[9]_lut_out = Q6_sload_path[9] $ Q6L91;
Q6_sload_path[9] = DFFE(Q6_sload_path[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Q6L12 = CARRY(!Q6L91 # !Q6_sload_path[9]);


--Q6_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

Q6_sload_path[8]_lut_out = Q6_sload_path[8] $ !Q6L71;
Q6_sload_path[8] = DFFE(Q6_sload_path[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Q6L91 = CARRY(Q6_sload_path[8] & !Q6L71);


--Q6_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

Q6_sload_path[7]_lut_out = Q6_sload_path[7] $ Q6L51;
Q6_sload_path[7] = DFFE(Q6_sload_path[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Q6L71 = CARRY(!Q6L51 # !Q6_sload_path[7]);


--Q6_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

Q6_sload_path[6]_lut_out = Q6_sload_path[6] $ !Q6L31;
Q6_sload_path[6] = DFFE(Q6_sload_path[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Q6L51 = CARRY(Q6_sload_path[6] & !Q6L31);


--Q6_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

Q6_sload_path[5]_lut_out = Q6_sload_path[5] $ Q6L11;
Q6_sload_path[5] = DFFE(Q6_sload_path[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Q6L31 = CARRY(!Q6L11 # !Q6_sload_path[5]);


--Q6_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

Q6_sload_path[4]_lut_out = Q6_sload_path[4] $ !Q6L9;
Q6_sload_path[4] = DFFE(Q6_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q6L11 = CARRY(Q6_sload_path[4] & !Q6L9);


--Q6_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q6_sload_path[3]_lut_out = Q6_sload_path[3] $ Q6L7;
Q6_sload_path[3] = DFFE(Q6_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q6L9 = CARRY(!Q6L7 # !Q6_sload_path[3]);


--Q6_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q6_sload_path[2]_lut_out = Q6_sload_path[2] $ !Q6L5;
Q6_sload_path[2] = DFFE(Q6_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q6L7 = CARRY(Q6_sload_path[2] & !Q6L5);


--Q6_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q6_sload_path[1]_lut_out = Q6_sload_path[1] $ Q6L3;
Q6_sload_path[1] = DFFE(Q6_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q6L5 = CARRY(!Q6L3 # !Q6_sload_path[1]);


--Q6_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q6_sload_path[0]_lut_out = !Q6_sload_path[0];
Q6_sload_path[0] = DFFE(Q6_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst39);

--Q6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q6L3 = CARRY(Q6_sload_path[0]);


--Q8_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q8_sload_path[0]_lut_out = !Q8_sload_path[0];
Q8_sload_path[0] = DFFE(Q8_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q8_the_carries[1] = CARRY(T1L3 $ !Q8_sload_path[0]);


--Q8_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

Q8_pre_out[1]_lut_out = Q8_pre_out[1] $ Q8_the_carries[1];
Q8_pre_out[1] = DFFE(Q8_pre_out[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

Q8_the_carries[2] = CARRY(Q8_pre_out[1] $ T1L3 # !Q8_the_carries[1]);


--Q8_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

Q8_pre_out[2]_lut_out = Q8_pre_out[2] $ !Q8_the_carries[2];
Q8_pre_out[2] = DFFE(Q8_pre_out[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

Q8_the_carries[3] = CARRY(!Q8_the_carries[2] & (Q8_pre_out[2] $ !T1L3));


--Q8_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

Q8_pre_out[3]_lut_out = Q8_pre_out[3] $ Q8_the_carries[3];
Q8_pre_out[3] = DFFE(Q8_pre_out[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

Q8_the_carries[4] = CARRY(Q8_pre_out[3] $ T1L3 # !Q8_the_carries[3]);


--Q8_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

Q8_pre_out[4]_lut_out = Q8_pre_out[4] $ !Q8_the_carries[4];
Q8_pre_out[4] = DFFE(Q8_pre_out[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

Q8_the_carries[5] = CARRY(!Q8_the_carries[4] & (Q8_pre_out[4] $ !T1L3));


--Q8_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

Q8_pre_out[5]_lut_out = Q8_pre_out[5] $ Q8_the_carries[5];
Q8_pre_out[5] = DFFE(Q8_pre_out[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

Q8_the_carries[6] = CARRY(Q8_pre_out[5] $ T1L3 # !Q8_the_carries[5]);


--Q8_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

Q8_pre_out[6]_lut_out = Q8_pre_out[6] $ !Q8_the_carries[6];
Q8_pre_out[6] = DFFE(Q8_pre_out[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

Q8_the_carries[7] = CARRY(!Q8_the_carries[6] & (Q8_pre_out[6] $ !T1L3));


--Q8_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

Q8_pre_out[7]_lut_out = Q8_pre_out[7] $ Q8_the_carries[7];
Q8_pre_out[7] = DFFE(Q8_pre_out[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

Q8_the_carries[8] = CARRY(Q8_pre_out[7] $ T1L3 # !Q8_the_carries[7]);


--Q8_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

Q8_pre_out[8]_lut_out = Q8_pre_out[8] $ !Q8_the_carries[8];
Q8_pre_out[8] = DFFE(Q8_pre_out[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

Q8_the_carries[9] = CARRY(!Q8_the_carries[8] & (Q8_pre_out[8] $ !T1L3));


--Q8_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

Q8_pre_out[9]_lut_out = Q8_pre_out[9] $ Q8_the_carries[9];
Q8_pre_out[9] = DFFE(Q8_pre_out[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

Q8_the_carries[10] = CARRY(Q8_pre_out[9] $ T1L3 # !Q8_the_carries[9]);


--Q8_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

Q8_pre_out[10]_lut_out = Q8_pre_out[10] $ !Q8_the_carries[10];
Q8_pre_out[10] = DFFE(Q8_pre_out[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

Q8_the_carries[11] = CARRY(!Q8_the_carries[10] & (Q8_pre_out[10] $ !T1L3));


--Q8_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

Q8_pre_out[11]_lut_out = Q8_pre_out[11] $ Q8_the_carries[11];
Q8_pre_out[11] = DFFE(Q8_pre_out[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

Q8_the_carries[12] = CARRY(Q8_pre_out[11] $ T1L3 # !Q8_the_carries[11]);


--Q8_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

Q8_pre_out[12]_lut_out = Q8_pre_out[12] $ !Q8_the_carries[12];
Q8_pre_out[12] = DFFE(Q8_pre_out[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

Q8_the_carries[13] = CARRY(!Q8_the_carries[12] & (Q8_pre_out[12] $ !T1L3));


--Q8_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

Q8_pre_out[13]_lut_out = Q8_pre_out[13] $ Q8_the_carries[13];
Q8_pre_out[13] = DFFE(Q8_pre_out[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

Q8_the_carries[14] = CARRY(Q8_pre_out[13] $ T1L3 # !Q8_the_carries[13]);


--Q8_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

Q8_pre_out[14]_lut_out = Q8_pre_out[14] $ !Q8_the_carries[14];
Q8_pre_out[14] = DFFE(Q8_pre_out[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);

--Q8_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

Q8_the_carries[15] = CARRY(!Q8_the_carries[14] & (Q8_pre_out[14] $ !T1L3));


--Q8_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

Q8_pre_out[15]_lut_out = Q8_pre_out[15] $ Q8_the_carries[15];
Q8_pre_out[15] = DFFE(Q8_pre_out[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst22);


--Q9_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

Q9_q[15]_lut_out = Q9_q[15] $ Q9L13;
Q9_q[15]_sload_eqn = (CB1_CRC_ERR & T1_inst40[15]) # (!CB1_CRC_ERR & Q9_q[15]_lut_out);
Q9_q[15] = DFFE(Q9_q[15]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);


--Q9_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

Q9_q[14]_lut_out = Q9_q[14] $ !Q9L92;
Q9_q[14]_sload_eqn = (CB1_CRC_ERR & T1_inst40[14]) # (!CB1_CRC_ERR & Q9_q[14]_lut_out);
Q9_q[14] = DFFE(Q9_q[14]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

Q9L13 = CARRY(Q9_q[14] & !Q9L92);


--Q9_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

Q9_q[13]_lut_out = Q9_q[13] $ Q9L72;
Q9_q[13]_sload_eqn = (CB1_CRC_ERR & T1_inst40[13]) # (!CB1_CRC_ERR & Q9_q[13]_lut_out);
Q9_q[13] = DFFE(Q9_q[13]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q9L92 = CARRY(!Q9L72 # !Q9_q[13]);


--Q9_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

Q9_q[12]_lut_out = Q9_q[12] $ !Q9L52;
Q9_q[12]_sload_eqn = (CB1_CRC_ERR & T1_inst40[12]) # (!CB1_CRC_ERR & Q9_q[12]_lut_out);
Q9_q[12] = DFFE(Q9_q[12]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q9L72 = CARRY(Q9_q[12] & !Q9L52);


--Q9_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

Q9_q[11]_lut_out = Q9_q[11] $ Q9L32;
Q9_q[11]_sload_eqn = (CB1_CRC_ERR & T1_inst40[11]) # (!CB1_CRC_ERR & Q9_q[11]_lut_out);
Q9_q[11] = DFFE(Q9_q[11]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q9L52 = CARRY(!Q9L32 # !Q9_q[11]);


--Q9_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

Q9_q[10]_lut_out = Q9_q[10] $ !Q9L12;
Q9_q[10]_sload_eqn = (CB1_CRC_ERR & T1_inst40[10]) # (!CB1_CRC_ERR & Q9_q[10]_lut_out);
Q9_q[10] = DFFE(Q9_q[10]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q9L32 = CARRY(Q9_q[10] & !Q9L12);


--Q9_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

Q9_q[9]_lut_out = Q9_q[9] $ Q9L91;
Q9_q[9]_sload_eqn = (CB1_CRC_ERR & T1_inst40[9]) # (!CB1_CRC_ERR & Q9_q[9]_lut_out);
Q9_q[9] = DFFE(Q9_q[9]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q9L12 = CARRY(!Q9L91 # !Q9_q[9]);


--Q9_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

Q9_q[8]_lut_out = Q9_q[8] $ !Q9L71;
Q9_q[8]_sload_eqn = (CB1_CRC_ERR & T1_inst40[8]) # (!CB1_CRC_ERR & Q9_q[8]_lut_out);
Q9_q[8] = DFFE(Q9_q[8]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q9L91 = CARRY(Q9_q[8] & !Q9L71);


--Q9_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q9_q[7]_lut_out = Q9_q[7] $ Q9L51;
Q9_q[7]_sload_eqn = (CB1_CRC_ERR & T1_inst40[7]) # (!CB1_CRC_ERR & Q9_q[7]_lut_out);
Q9_q[7] = DFFE(Q9_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q9L71 = CARRY(!Q9L51 # !Q9_q[7]);


--Q9_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q9_q[6]_lut_out = Q9_q[6] $ !Q9L31;
Q9_q[6]_sload_eqn = (CB1_CRC_ERR & T1_inst40[6]) # (!CB1_CRC_ERR & Q9_q[6]_lut_out);
Q9_q[6] = DFFE(Q9_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q9L51 = CARRY(Q9_q[6] & !Q9L31);


--Q9_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q9_q[5]_lut_out = Q9_q[5] $ Q9L11;
Q9_q[5]_sload_eqn = (CB1_CRC_ERR & T1_inst40[5]) # (!CB1_CRC_ERR & Q9_q[5]_lut_out);
Q9_q[5] = DFFE(Q9_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q9L31 = CARRY(!Q9L11 # !Q9_q[5]);


--Q9_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q9_q[4]_lut_out = Q9_q[4] $ !Q9L9;
Q9_q[4]_sload_eqn = (CB1_CRC_ERR & T1_inst40[4]) # (!CB1_CRC_ERR & Q9_q[4]_lut_out);
Q9_q[4] = DFFE(Q9_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q9L11 = CARRY(Q9_q[4] & !Q9L9);


--Q9_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q9_q[3]_lut_out = Q9_q[3] $ Q9L7;
Q9_q[3]_sload_eqn = (CB1_CRC_ERR & T1_inst40[3]) # (!CB1_CRC_ERR & Q9_q[3]_lut_out);
Q9_q[3] = DFFE(Q9_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q9L9 = CARRY(!Q9L7 # !Q9_q[3]);


--Q9_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q9_q[2]_lut_out = Q9_q[2] $ !Q9L5;
Q9_q[2]_sload_eqn = (CB1_CRC_ERR & T1_inst40[2]) # (!CB1_CRC_ERR & Q9_q[2]_lut_out);
Q9_q[2] = DFFE(Q9_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q9L7 = CARRY(Q9_q[2] & !Q9L5);


--Q9_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q9_q[1]_lut_out = Q9_q[1] $ Q9L3;
Q9_q[1]_sload_eqn = (CB1_CRC_ERR & T1_inst40[1]) # (!CB1_CRC_ERR & Q9_q[1]_lut_out);
Q9_q[1] = DFFE(Q9_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q9L5 = CARRY(!Q9L3 # !Q9_q[1]);


--Q9_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q9_q[0]_lut_out = !Q9_q[0];
Q9_q[0]_sload_eqn = (CB1_CRC_ERR & T1_inst40[0]) # (!CB1_CRC_ERR & Q9_q[0]_lut_out);
Q9_q[0] = DFFE(Q9_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , T1_inst5);

--Q9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q9L3 = CARRY(Q9_q[0]);


--Q31_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

Q31_sload_path[5]_lut_out = Q31_sload_path[5] $ (KC1_valid_wreq & Q31L11);
Q31_sload_path[5] = DFFE(Q31_sload_path[5]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );


--Q31_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

Q31_sload_path[4]_lut_out = Q31_sload_path[4] $ (KC1_valid_wreq & !Q31L9);
Q31_sload_path[4] = DFFE(Q31_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q31L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q31L11 = CARRY(Q31_sload_path[4] & !Q31L9);


--Q31_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q31_sload_path[3]_lut_out = Q31_sload_path[3] $ (KC1_valid_wreq & Q31L7);
Q31_sload_path[3] = DFFE(Q31_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q31L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q31L9 = CARRY(!Q31L7 # !Q31_sload_path[3]);


--Q31_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q31_sload_path[2]_lut_out = Q31_sload_path[2] $ (KC1_valid_wreq & !Q31L5);
Q31_sload_path[2] = DFFE(Q31_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q31L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q31L7 = CARRY(Q31_sload_path[2] & !Q31L5);


--Q31_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q31_sload_path[1]_lut_out = Q31_sload_path[1] $ (KC1_valid_wreq & Q31L3);
Q31_sload_path[1] = DFFE(Q31_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q31L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q31L5 = CARRY(!Q31L3 # !Q31_sload_path[1]);


--Q31_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q31_sload_path[0]_lut_out = KC1_valid_wreq $ Q31_sload_path[0];
Q31_sload_path[0] = DFFE(Q31_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q31L3 = CARRY(Q31_sload_path[0]);


--Q21_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

Q21_sload_path[4]_lut_out = Q21_sload_path[4] $ (KC1L1 & !Q21L9);
Q21_sload_path[4] = DFFE(Q21_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );


--Q21_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q21_sload_path[3]_lut_out = Q21_sload_path[3] $ (KC1L1 & Q21L7);
Q21_sload_path[3] = DFFE(Q21_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q21L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q21L9 = CARRY(!Q21L7 # !Q21_sload_path[3]);


--Q21_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q21_sload_path[2]_lut_out = Q21_sload_path[2] $ (KC1L1 & !Q21L5);
Q21_sload_path[2] = DFFE(Q21_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q21L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q21L7 = CARRY(Q21_sload_path[2] & !Q21L5);


--Q21_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q21_sload_path[1]_lut_out = Q21_sload_path[1] $ (KC1L1 & Q21L3);
Q21_sload_path[1] = DFFE(Q21_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q21L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q21L5 = CARRY(!Q21L3 # !Q21_sload_path[1]);


--Q21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q21_sload_path[0]_lut_out = KC1L1 $ Q21_sload_path[0];
Q21_sload_path[0] = DFFE(Q21_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q21L3 = CARRY(Q21_sload_path[0]);


--Q11_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q11_sload_path[0]_lut_out = !Q11_sload_path[0];
Q11_sload_path[0]_sload_eqn = (LC1L1 & Q11_sload_path[0]) # (!LC1L1 & Q11_sload_path[0]_lut_out);
Q11_sload_path[0] = DFFE(Q11_sload_path[0]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q11_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q11_the_carries[1] = CARRY(KC1_valid_wreq $ !Q11_sload_path[0]);


--Q11_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

Q11_pre_out[1]_lut_out = Q11_pre_out[1] $ Q11_the_carries[1];
Q11_pre_out[1]_sload_eqn = (LC1L1 & Q11_pre_out[1]) # (!LC1L1 & Q11_pre_out[1]_lut_out);
Q11_pre_out[1] = DFFE(Q11_pre_out[1]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q11_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

Q11_the_carries[2] = CARRY(Q11_pre_out[1] $ KC1_valid_wreq # !Q11_the_carries[1]);


--Q11_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

Q11_pre_out[2]_lut_out = Q11_pre_out[2] $ !Q11_the_carries[2];
Q11_pre_out[2]_sload_eqn = (LC1L1 & Q11_pre_out[2]) # (!LC1L1 & Q11_pre_out[2]_lut_out);
Q11_pre_out[2] = DFFE(Q11_pre_out[2]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q11_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

Q11_the_carries[3] = CARRY(!Q11_the_carries[2] & (Q11_pre_out[2] $ !KC1_valid_wreq));


--Q11_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

Q11_pre_out[3]_lut_out = Q11_pre_out[3] $ Q11_the_carries[3];
Q11_pre_out[3]_sload_eqn = (LC1L1 & Q11_pre_out[3]) # (!LC1L1 & Q11_pre_out[3]_lut_out);
Q11_pre_out[3] = DFFE(Q11_pre_out[3]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q11_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

Q11_the_carries[4] = CARRY(Q11_pre_out[3] $ KC1_valid_wreq # !Q11_the_carries[3]);


--Q11_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

Q11_pre_out[4]_lut_out = Q11_pre_out[4] $ !Q11_the_carries[4];
Q11_pre_out[4]_sload_eqn = (LC1L1 & Q11_pre_out[4]) # (!LC1L1 & Q11_pre_out[4]_lut_out);
Q11_pre_out[4] = DFFE(Q11_pre_out[4]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );

--Q11_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

Q11_the_carries[5] = CARRY(!Q11_the_carries[4] & (Q11_pre_out[4] $ !KC1_valid_wreq));


--Q11_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

Q11_pre_out[5]_lut_out = Q11_pre_out[5] $ Q11_the_carries[5];
Q11_pre_out[5]_sload_eqn = (LC1L1 & Q11_pre_out[5]) # (!LC1L1 & Q11_pre_out[5]_lut_out);
Q11_pre_out[5] = DFFE(Q11_pre_out[5]_sload_eqn, GLOBAL(TE1_outclock0), DC1L41Q, , );


--Q01_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q01_q[5]_lut_out = Q01_q[5] $ Q01L11;
Q01_q[5]_sload_eqn = (DC1L02Q & VCC) # (!DC1L02Q & Q01_q[5]_lut_out);
Q01_q[5] = DFFE(Q01_q[5]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

Q01_cout = CARRY(Q01_q[5] # !Q01L11);


--Q01_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q01_q[4]_lut_out = Q01_q[4] $ !Q01L9;
Q01_q[4]_sload_eqn = (DC1L02Q & VCC) # (!DC1L02Q & Q01_q[4]_lut_out);
Q01_q[4] = DFFE(Q01_q[4]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q01L11 = CARRY(!Q01_q[4] & !Q01L9);


--Q01_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q01_q[3]_lut_out = Q01_q[3] $ Q01L7;
Q01_q[3]_sload_eqn = (DC1L02Q & ~GND) # (!DC1L02Q & Q01_q[3]_lut_out);
Q01_q[3] = DFFE(Q01_q[3]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q01L9 = CARRY(Q01_q[3] # !Q01L7);


--Q01_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q01_q[2]_lut_out = Q01_q[2] $ !Q01L5;
Q01_q[2]_sload_eqn = (DC1L02Q & ~GND) # (!DC1L02Q & Q01_q[2]_lut_out);
Q01_q[2] = DFFE(Q01_q[2]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q01L7 = CARRY(!Q01_q[2] & !Q01L5);


--Q01_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q01_q[1]_lut_out = Q01_q[1] $ Q01L3;
Q01_q[1]_sload_eqn = (DC1L02Q & ~GND) # (!DC1L02Q & Q01_q[1]_lut_out);
Q01_q[1] = DFFE(Q01_q[1]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q01L5 = CARRY(Q01_q[1] # !Q01L3);


--Q01_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q01_q[0]_lut_out = !Q01_q[0];
Q01_q[0]_sload_eqn = (DC1L02Q & ~GND) # (!DC1L02Q & Q01_q[0]_lut_out);
Q01_q[0] = DFFE(Q01_q[0]_sload_eqn, GLOBAL(TE1_outclock0), , , DC1L91Q);

--Q01L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q01L3 = CARRY(!Q01_q[0]);


--Q41_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q41_q[7]_lut_out = Q41_q[7] $ Q41L51;
Q41_q[7]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[7]_lut_out);
Q41_q[7] = DFFE(Q41_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

Q41_cout = CARRY(Q41_q[7] # !Q41L51);


--Q41_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q41_q[6]_lut_out = Q41_q[6] $ !Q41L31;
Q41_q[6]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[6]_lut_out);
Q41_q[6] = DFFE(Q41_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q41L51 = CARRY(!Q41_q[6] & !Q41L31);


--Q41_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q41_q[5]_lut_out = Q41_q[5] $ Q41L11;
Q41_q[5]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[5]_lut_out);
Q41_q[5] = DFFE(Q41_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q41L31 = CARRY(Q41_q[5] # !Q41L11);


--Q41_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q41_q[4]_lut_out = Q41_q[4] $ !Q41L9;
Q41_q[4]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[4]_lut_out);
Q41_q[4] = DFFE(Q41_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q41L11 = CARRY(!Q41_q[4] & !Q41L9);


--Q41_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q41_q[3]_lut_out = Q41_q[3] $ Q41L7;
Q41_q[3]_sload_eqn = (LB1L1 & VCC) # (!LB1L1 & Q41_q[3]_lut_out);
Q41_q[3] = DFFE(Q41_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q41L9 = CARRY(Q41_q[3] # !Q41L7);


--Q41_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q41_q[2]_lut_out = Q41_q[2] $ !Q41L5;
Q41_q[2]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[2]_lut_out);
Q41_q[2] = DFFE(Q41_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q41L7 = CARRY(!Q41_q[2] & !Q41L5);


--Q41_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q41_q[1]_lut_out = Q41_q[1] $ Q41L3;
Q41_q[1]_sload_eqn = (LB1L1 & VCC) # (!LB1L1 & Q41_q[1]_lut_out);
Q41_q[1] = DFFE(Q41_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q41L5 = CARRY(Q41_q[1] # !Q41L3);


--Q41_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q41_q[0]_lut_out = !Q41_q[0];
Q41_q[0]_sload_eqn = (LB1L1 & ~GND) # (!LB1L1 & Q41_q[0]_lut_out);
Q41_q[0] = DFFE(Q41_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !V1L81Q, , LB1L2);

--Q41L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q41L3 = CARRY(!Q41_q[0]);


--Q7_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

Q7_sload_path[4]_lut_out = Q7_sload_path[4] $ !Q7L9;
Q7_sload_path[4] = DFFE(Q7_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), ZB1L5Q, , );


--Q7_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q7_sload_path[3]_lut_out = Q7_sload_path[3] $ Q7L7;
Q7_sload_path[3] = DFFE(Q7_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), ZB1L5Q, , );

--Q7L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q7L9 = CARRY(!Q7L7 # !Q7_sload_path[3]);


--Q7_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q7_sload_path[2]_lut_out = Q7_sload_path[2] $ !Q7L5;
Q7_sload_path[2] = DFFE(Q7_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), ZB1L5Q, , );

--Q7L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q7L7 = CARRY(Q7_sload_path[2] & !Q7L5);


--Q7_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q7_sload_path[1]_lut_out = Q7_sload_path[1] $ Q7L3;
Q7_sload_path[1] = DFFE(Q7_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), ZB1L5Q, , );

--Q7L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q7L5 = CARRY(!Q7L3 # !Q7_sload_path[1]);


--Q7_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q7_sload_path[0]_lut_out = !Q7_sload_path[0];
Q7_sload_path[0] = DFFE(Q7_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), ZB1L5Q, , );

--Q7L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q7L3 = CARRY(Q7_sload_path[0]);


--Q4_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q4_sload_path[4]_lut_out = Q4_sload_path[4] $ !Q4L9;
Q4_sload_path[4]_reg_input = !WB5_aeb_out & Q4_sload_path[4]_lut_out;
Q4_sload_path[4] = DFFE(Q4_sload_path[4]_reg_input, GLOBAL(TE1_outclock0), MB1L9Q, , );

--Q4L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q4L11 = CARRY(Q4_sload_path[4] & !Q4L9);


--Q4_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q4_sload_path[3]_lut_out = Q4_sload_path[3] $ Q4L7;
Q4_sload_path[3]_reg_input = !WB5_aeb_out & Q4_sload_path[3]_lut_out;
Q4_sload_path[3] = DFFE(Q4_sload_path[3]_reg_input, GLOBAL(TE1_outclock0), MB1L9Q, , );

--Q4L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q4L9 = CARRY(!Q4L7 # !Q4_sload_path[3]);


--Q4_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q4_sload_path[2]_lut_out = Q4_sload_path[2] $ !Q4L5;
Q4_sload_path[2]_reg_input = !WB5_aeb_out & Q4_sload_path[2]_lut_out;
Q4_sload_path[2] = DFFE(Q4_sload_path[2]_reg_input, GLOBAL(TE1_outclock0), MB1L9Q, , );

--Q4L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q4L7 = CARRY(Q4_sload_path[2] & !Q4L5);


--Q4_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q4_sload_path[1]_lut_out = Q4_sload_path[1] $ Q4L3;
Q4_sload_path[1]_reg_input = !WB5_aeb_out & Q4_sload_path[1]_lut_out;
Q4_sload_path[1] = DFFE(Q4_sload_path[1]_reg_input, GLOBAL(TE1_outclock0), MB1L9Q, , );

--Q4L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q4L5 = CARRY(!Q4L3 # !Q4_sload_path[1]);


--Q4_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q4_sload_path[0]_lut_out = !Q4_sload_path[0];
Q4_sload_path[0]_reg_input = !WB5_aeb_out & Q4_sload_path[0]_lut_out;
Q4_sload_path[0] = DFFE(Q4_sload_path[0]_reg_input, GLOBAL(TE1_outclock0), MB1L9Q, , );

--Q4L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q4L3 = CARRY(Q4_sload_path[0]);


--Q4L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

Q4L12 = WB5_aeb_out # Q4L11;

--Q4_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q4_cout = CARRY(!WB5_aeb_out & !Q4L11);


--Q5_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

Q5_sload_path[3]_lut_out = Q5_sload_path[3] $ Q5L7;
Q5_sload_path[3] = DFFE(Q5_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , Q4L31);


--Q5_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q5_sload_path[2]_lut_out = Q5_sload_path[2] $ !Q5L5;
Q5_sload_path[2] = DFFE(Q5_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , Q4L31);

--Q5L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q5L7 = CARRY(Q5_sload_path[2] & !Q5L5);


--Q5_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q5_sload_path[1]_lut_out = Q5_sload_path[1] $ Q5L3;
Q5_sload_path[1] = DFFE(Q5_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , Q4L31);

--Q5L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q5L5 = CARRY(!Q5L3 # !Q5_sload_path[1]);


--Q5_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q5_sload_path[0]_lut_out = !Q5_sload_path[0];
Q5_sload_path[0] = DFFE(Q5_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , Q4L31);

--Q5L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q5L3 = CARRY(Q5_sload_path[0]);


--Q91_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

Q91_q[15]_lut_out = Q91_q[15] $ Q91L13;
Q91_q[15] = DFFE(Q91_q[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);


--Q91_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

Q91_q[14]_lut_out = Q91_q[14] $ !Q91L92;
Q91_q[14] = DFFE(Q91_q[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Q91L13 = CARRY(Q91_q[14] & !Q91L92);


--Q91_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

Q91_q[13]_lut_out = Q91_q[13] $ Q91L72;
Q91_q[13] = DFFE(Q91_q[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Q91L92 = CARRY(!Q91L72 # !Q91_q[13]);


--Q91_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

Q91_q[12]_lut_out = Q91_q[12] $ !Q91L52;
Q91_q[12] = DFFE(Q91_q[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Q91L72 = CARRY(Q91_q[12] & !Q91L52);


--Q91_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

Q91_q[11]_lut_out = Q91_q[11] $ Q91L32;
Q91_q[11] = DFFE(Q91_q[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Q91L52 = CARRY(!Q91L32 # !Q91_q[11]);


--Q91_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

Q91_q[10]_lut_out = Q91_q[10] $ !Q91L12;
Q91_q[10] = DFFE(Q91_q[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Q91L32 = CARRY(Q91_q[10] & !Q91L12);


--Q91_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

Q91_q[9]_lut_out = Q91_q[9] $ Q91L91;
Q91_q[9] = DFFE(Q91_q[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Q91L12 = CARRY(!Q91L91 # !Q91_q[9]);


--Q91_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

Q91_q[8]_lut_out = Q91_q[8] $ !Q91L71;
Q91_q[8] = DFFE(Q91_q[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Q91L91 = CARRY(Q91_q[8] & !Q91L71);


--Q91_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

Q91_q[7]_lut_out = Q91_q[7] $ Q91L51;
Q91_q[7] = DFFE(Q91_q[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Q91L71 = CARRY(!Q91L51 # !Q91_q[7]);


--Q91_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

Q91_q[6]_lut_out = Q91_q[6] $ !Q91L31;
Q91_q[6] = DFFE(Q91_q[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Q91L51 = CARRY(Q91_q[6] & !Q91L31);


--Q91_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

Q91_q[5]_lut_out = Q91_q[5] $ Q91L11;
Q91_q[5] = DFFE(Q91_q[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Q91L31 = CARRY(!Q91L11 # !Q91_q[5]);


--Q91_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

Q91_q[4]_lut_out = Q91_q[4] $ !Q91L9;
Q91_q[4] = DFFE(Q91_q[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q91L11 = CARRY(Q91_q[4] & !Q91L9);


--Q91_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

Q91_q[3]_lut_out = Q91_q[3] $ Q91L7;
Q91_q[3] = DFFE(Q91_q[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q91L9 = CARRY(!Q91L7 # !Q91_q[3]);


--Q91_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

Q91_q[2]_lut_out = Q91_q[2] $ !Q91L5;
Q91_q[2] = DFFE(Q91_q[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q91L7 = CARRY(Q91_q[2] & !Q91L5);


--Q91_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

Q91_q[1]_lut_out = Q91_q[1] $ Q91L3;
Q91_q[1] = DFFE(Q91_q[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q91L5 = CARRY(!Q91L3 # !Q91_q[1]);


--Q91_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q91_q[0]_lut_out = !Q91_q[0];
Q91_q[0] = DFFE(Q91_q[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , WC1L55Q);

--Q91L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q91L3 = CARRY(Q91_q[0]);


--Q32_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q32_sload_path[0]_lut_out = !Q32_sload_path[0];
Q32_sload_path[0] = DFFE(Q32_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q32_the_carries[1] = CARRY(U1_inst46 $ !Q32_sload_path[0]);


--Q32_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

Q32_pre_out[1]_lut_out = Q32_pre_out[1] $ Q32_the_carries[1];
Q32_pre_out[1] = DFFE(Q32_pre_out[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

Q32_the_carries[2] = CARRY(Q32_pre_out[1] $ U1_inst46 # !Q32_the_carries[1]);


--Q32_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

Q32_pre_out[2]_lut_out = Q32_pre_out[2] $ !Q32_the_carries[2];
Q32_pre_out[2] = DFFE(Q32_pre_out[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

Q32_the_carries[3] = CARRY(!Q32_the_carries[2] & (Q32_pre_out[2] $ !U1_inst46));


--Q32_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

Q32_pre_out[3]_lut_out = Q32_pre_out[3] $ Q32_the_carries[3];
Q32_pre_out[3] = DFFE(Q32_pre_out[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

Q32_the_carries[4] = CARRY(Q32_pre_out[3] $ U1_inst46 # !Q32_the_carries[3]);


--Q32_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

Q32_pre_out[4]_lut_out = Q32_pre_out[4] $ !Q32_the_carries[4];
Q32_pre_out[4] = DFFE(Q32_pre_out[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

Q32_the_carries[5] = CARRY(!Q32_the_carries[4] & (Q32_pre_out[4] $ !U1_inst46));


--Q32_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

Q32_pre_out[5]_lut_out = Q32_pre_out[5] $ Q32_the_carries[5];
Q32_pre_out[5] = DFFE(Q32_pre_out[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

Q32_the_carries[6] = CARRY(Q32_pre_out[5] $ U1_inst46 # !Q32_the_carries[5]);


--Q32_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

Q32_pre_out[6]_lut_out = Q32_pre_out[6] $ !Q32_the_carries[6];
Q32_pre_out[6] = DFFE(Q32_pre_out[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

Q32_the_carries[7] = CARRY(!Q32_the_carries[6] & (Q32_pre_out[6] $ !U1_inst46));


--Q32_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

Q32_pre_out[7]_lut_out = Q32_pre_out[7] $ Q32_the_carries[7];
Q32_pre_out[7] = DFFE(Q32_pre_out[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

Q32_the_carries[8] = CARRY(Q32_pre_out[7] $ U1_inst46 # !Q32_the_carries[7]);


--Q32_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

Q32_pre_out[8]_lut_out = Q32_pre_out[8] $ !Q32_the_carries[8];
Q32_pre_out[8] = DFFE(Q32_pre_out[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

Q32_the_carries[9] = CARRY(!Q32_the_carries[8] & (Q32_pre_out[8] $ !U1_inst46));


--Q32_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

Q32_pre_out[9]_lut_out = Q32_pre_out[9] $ Q32_the_carries[9];
Q32_pre_out[9] = DFFE(Q32_pre_out[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

Q32_the_carries[10] = CARRY(Q32_pre_out[9] $ U1_inst46 # !Q32_the_carries[9]);


--Q32_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

Q32_pre_out[10]_lut_out = Q32_pre_out[10] $ !Q32_the_carries[10];
Q32_pre_out[10] = DFFE(Q32_pre_out[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

Q32_the_carries[11] = CARRY(!Q32_the_carries[10] & (Q32_pre_out[10] $ !U1_inst46));


--Q32_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

Q32_pre_out[11]_lut_out = Q32_pre_out[11] $ Q32_the_carries[11];
Q32_pre_out[11] = DFFE(Q32_pre_out[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

Q32_the_carries[12] = CARRY(Q32_pre_out[11] $ U1_inst46 # !Q32_the_carries[11]);


--Q32_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

Q32_pre_out[12]_lut_out = Q32_pre_out[12] $ !Q32_the_carries[12];
Q32_pre_out[12] = DFFE(Q32_pre_out[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

Q32_the_carries[13] = CARRY(!Q32_the_carries[12] & (Q32_pre_out[12] $ !U1_inst46));


--Q32_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

Q32_pre_out[13]_lut_out = Q32_pre_out[13] $ Q32_the_carries[13];
Q32_pre_out[13] = DFFE(Q32_pre_out[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

Q32_the_carries[14] = CARRY(Q32_pre_out[13] $ U1_inst46 # !Q32_the_carries[13]);


--Q32_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

Q32_pre_out[14]_lut_out = Q32_pre_out[14] $ !Q32_the_carries[14];
Q32_pre_out[14] = DFFE(Q32_pre_out[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);

--Q32_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

Q32_the_carries[15] = CARRY(!Q32_the_carries[14] & (Q32_pre_out[14] $ !U1_inst46));


--Q32_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

Q32_pre_out[15]_lut_out = Q32_pre_out[15] $ Q32_the_carries[15];
Q32_pre_out[15] = DFFE(Q32_pre_out[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst48);


--Q12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q12_sload_path[2]_lut_out = Q12_sload_path[2] $ !Q12L5;
Q12_sload_path[2] = DFFE(Q12_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q12_cout = CARRY(Q12_sload_path[2] & !Q12L5);


--Q12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q12_sload_path[1]_lut_out = Q12_sload_path[1] $ Q12L3;
Q12_sload_path[1] = DFFE(Q12_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q12L5 = CARRY(!Q12L3 # !Q12_sload_path[1]);


--Q12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

Q12_sload_path[0]_lut_out = !Q12_sload_path[0];
Q12_sload_path[0] = DFFE(Q12_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Q12L3 = CARRY(Q12_sload_path[0]);


--Q22_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q22_sload_path[2]_lut_out = Q22_sload_path[2] $ Q22L6;
Q22_sload_path[2] = DFFE(Q22_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q22_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q22_cout = CARRY(!Q22L6 # !Q22_sload_path[2]);


--Q22_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q22_sload_path[1]_lut_out = Q22_sload_path[1] $ !Q22L4;
Q22_sload_path[1] = DFFE(Q22_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q22L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q22L6 = CARRY(Q22_sload_path[1] & !Q22L4);


--Q22_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

Q22_sload_path[0]_lut_out = Q22_sload_path[0] $ Q22L3;
Q22_sload_path[0] = DFFE(Q22_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !WC1_STF, , WC1L701Q);

--Q22L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Q22L4 = CARRY(!Q22L3 # !Q22_sload_path[0]);


--Q81_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q81_q[0]_lut_out = !Q81_q[0];
Q81_q[0]_sload_eqn = (WC1_STF & DF1_portadataout[2]) # (!WC1_STF & Q81_q[0]_lut_out);
Q81_q[0] = DFFE(Q81_q[0]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q81_the_carries[1] = CARRY(WC1_PL_INC $ !Q81_q[0]);


--Q81_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

Q81_pre_out[1]_lut_out = Q81_pre_out[1] $ Q81_the_carries[1];
Q81_pre_out[1]_sload_eqn = (WC1_STF & DF1_portadataout[3]) # (!WC1_STF & Q81_pre_out[1]_lut_out);
Q81_pre_out[1] = DFFE(Q81_pre_out[1]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

Q81_the_carries[2] = CARRY(Q81_pre_out[1] $ WC1_PL_INC # !Q81_the_carries[1]);


--Q81_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

Q81_pre_out[2]_lut_out = Q81_pre_out[2] $ !Q81_the_carries[2];
Q81_pre_out[2]_sload_eqn = (WC1_STF & DF1_portadataout[4]) # (!WC1_STF & Q81_pre_out[2]_lut_out);
Q81_pre_out[2] = DFFE(Q81_pre_out[2]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

Q81_the_carries[3] = CARRY(!Q81_the_carries[2] & (Q81_pre_out[2] $ !WC1_PL_INC));


--Q81_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

Q81_pre_out[3]_lut_out = Q81_pre_out[3] $ Q81_the_carries[3];
Q81_pre_out[3]_sload_eqn = (WC1_STF & DF1_portadataout[5]) # (!WC1_STF & Q81_pre_out[3]_lut_out);
Q81_pre_out[3] = DFFE(Q81_pre_out[3]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

Q81_the_carries[4] = CARRY(Q81_pre_out[3] $ WC1_PL_INC # !Q81_the_carries[3]);


--Q81_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

Q81_pre_out[4]_lut_out = Q81_pre_out[4] $ !Q81_the_carries[4];
Q81_pre_out[4]_sload_eqn = (WC1_STF & DF1_portadataout[6]) # (!WC1_STF & Q81_pre_out[4]_lut_out);
Q81_pre_out[4] = DFFE(Q81_pre_out[4]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

Q81_the_carries[5] = CARRY(!Q81_the_carries[4] & (Q81_pre_out[4] $ !WC1_PL_INC));


--Q81_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

Q81_pre_out[5]_lut_out = Q81_pre_out[5] $ Q81_the_carries[5];
Q81_pre_out[5]_sload_eqn = (WC1_STF & DF1_portadataout[7]) # (!WC1_STF & Q81_pre_out[5]_lut_out);
Q81_pre_out[5] = DFFE(Q81_pre_out[5]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

Q81_the_carries[6] = CARRY(Q81_pre_out[5] $ WC1_PL_INC # !Q81_the_carries[5]);


--Q81_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

Q81_pre_out[6]_lut_out = Q81_pre_out[6] $ !Q81_the_carries[6];
Q81_pre_out[6]_sload_eqn = (WC1_STF & DF1_portadataout[8]) # (!WC1_STF & Q81_pre_out[6]_lut_out);
Q81_pre_out[6] = DFFE(Q81_pre_out[6]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

Q81_the_carries[7] = CARRY(!Q81_the_carries[6] & (Q81_pre_out[6] $ !WC1_PL_INC));


--Q81_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

Q81_pre_out[7]_lut_out = Q81_pre_out[7] $ Q81_the_carries[7];
Q81_pre_out[7]_sload_eqn = (WC1_STF & DF1_portadataout[9]) # (!WC1_STF & Q81_pre_out[7]_lut_out);
Q81_pre_out[7] = DFFE(Q81_pre_out[7]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

Q81_the_carries[8] = CARRY(Q81_pre_out[7] $ WC1_PL_INC # !Q81_the_carries[7]);


--Q81_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

Q81_pre_out[8]_lut_out = Q81_pre_out[8] $ !Q81_the_carries[8];
Q81_pre_out[8]_sload_eqn = (WC1_STF & DF1_portadataout[10]) # (!WC1_STF & Q81_pre_out[8]_lut_out);
Q81_pre_out[8] = DFFE(Q81_pre_out[8]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

Q81_the_carries[9] = CARRY(!Q81_the_carries[8] & (Q81_pre_out[8] $ !WC1_PL_INC));


--Q81_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is counter

Q81_pre_out[9]_lut_out = Q81_pre_out[9] $ Q81_the_carries[9];
Q81_pre_out[9]_sload_eqn = (WC1_STF & DF1_portadataout[11]) # (!WC1_STF & Q81_pre_out[9]_lut_out);
Q81_pre_out[9] = DFFE(Q81_pre_out[9]_sload_eqn, GLOBAL(TE1_outclock0), , , WC1L101Q);

--Q81_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is counter

Q81_the_carries[10] = CARRY(Q81_pre_out[9] $ WC1_PL_INC # !Q81_the_carries[9]);


--Q51_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q51_q[0]_lut_out = !Q51_q[0];
Q51_q[0]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_q[0]_lut_out);
Q51_q[0] = DFFE(Q51_q[0]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q51_the_carries[1] = CARRY(QC1L41 $ !Q51_q[0]);


--Q51_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

Q51_pre_out[1]_lut_out = Q51_pre_out[1] $ Q51_the_carries[1];
Q51_pre_out[1]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[1]_lut_out);
Q51_pre_out[1] = DFFE(Q51_pre_out[1]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

Q51_the_carries[2] = CARRY(Q51_pre_out[1] $ QC1L41 # !Q51_the_carries[1]);


--Q51_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

Q51_pre_out[2]_lut_out = Q51_pre_out[2] $ !Q51_the_carries[2];
Q51_pre_out[2]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[2]_lut_out);
Q51_pre_out[2] = DFFE(Q51_pre_out[2]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

Q51_the_carries[3] = CARRY(!Q51_the_carries[2] & (Q51_pre_out[2] $ !QC1L41));


--Q51_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

Q51_pre_out[3]_lut_out = Q51_pre_out[3] $ Q51_the_carries[3];
Q51_pre_out[3]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[3]_lut_out);
Q51_pre_out[3] = DFFE(Q51_pre_out[3]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

Q51_the_carries[4] = CARRY(Q51_pre_out[3] $ QC1L41 # !Q51_the_carries[3]);


--Q51_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

Q51_pre_out[4]_lut_out = Q51_pre_out[4] $ !Q51_the_carries[4];
Q51_pre_out[4]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[4]_lut_out);
Q51_pre_out[4] = DFFE(Q51_pre_out[4]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

Q51_the_carries[5] = CARRY(!Q51_the_carries[4] & (Q51_pre_out[4] $ !QC1L41));


--Q51_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

Q51_pre_out[5]_lut_out = Q51_pre_out[5] $ Q51_the_carries[5];
Q51_pre_out[5]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[5]_lut_out);
Q51_pre_out[5] = DFFE(Q51_pre_out[5]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

Q51_the_carries[6] = CARRY(Q51_pre_out[5] $ QC1L41 # !Q51_the_carries[5]);


--Q51_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

Q51_pre_out[6]_lut_out = Q51_pre_out[6] $ !Q51_the_carries[6];
Q51_pre_out[6]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[6]_lut_out);
Q51_pre_out[6] = DFFE(Q51_pre_out[6]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);

--Q51_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

Q51_the_carries[7] = CARRY(!Q51_the_carries[6] & (Q51_pre_out[6] $ !QC1L41));


--Q51_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

Q51_pre_out[7]_lut_out = Q51_pre_out[7] $ Q51_the_carries[7];
Q51_pre_out[7]_sload_eqn = (S1_CLR_BUF & VCC) # (!S1_CLR_BUF & Q51_pre_out[7]_lut_out);
Q51_pre_out[7] = DFFE(Q51_pre_out[7]_sload_eqn, GLOBAL(TE1_outclock0), , , QC1L2);


--Q02_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q02_q[7]_lut_out = Q02_q[7] $ Q02L51;
Q02_q[7]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[7]_lut_out);
Q02_q[7] = DFFE(Q02_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

Q02_cout = CARRY(Q02_q[7] # !Q02L51);


--Q02_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q02_q[6]_lut_out = Q02_q[6] $ !Q02L31;
Q02_q[6]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[6]_lut_out);
Q02_q[6] = DFFE(Q02_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q02L51 = CARRY(!Q02_q[6] & !Q02L31);


--Q02_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q02_q[5]_lut_out = Q02_q[5] $ Q02L11;
Q02_q[5]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[5]_lut_out);
Q02_q[5] = DFFE(Q02_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q02L31 = CARRY(Q02_q[5] # !Q02L11);


--Q02_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q02_q[4]_lut_out = Q02_q[4] $ !Q02L9;
Q02_q[4]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[4]_lut_out);
Q02_q[4] = DFFE(Q02_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q02L11 = CARRY(!Q02_q[4] & !Q02L9);


--Q02_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q02_q[3]_lut_out = Q02_q[3] $ Q02L7;
Q02_q[3]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[3]_lut_out);
Q02_q[3] = DFFE(Q02_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q02L9 = CARRY(Q02_q[3] # !Q02L7);


--Q02_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q02_q[2]_lut_out = Q02_q[2] $ !Q02L5;
Q02_q[2]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[2]_lut_out);
Q02_q[2] = DFFE(Q02_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q02L7 = CARRY(!Q02_q[2] & !Q02L5);


--Q02_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q02_q[1]_lut_out = Q02_q[1] $ Q02L3;
Q02_q[1]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[1]_lut_out);
Q02_q[1] = DFFE(Q02_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q02L5 = CARRY(Q02_q[1] # !Q02L3);


--Q02_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q02_q[0]_lut_out = !Q02_q[0];
Q02_q[0]_sload_eqn = (YC1L1 & VCC) # (!YC1L1 & Q02_q[0]_lut_out);
Q02_q[0] = DFFE(Q02_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , YC1L2);

--Q02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q02L3 = CARRY(!Q02_q[0]);


--Q61_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q61_sload_path[4]_lut_out = Q61_sload_path[4] $ !Q61L9;
Q61_sload_path[4]_reg_input = !Q61_pre_sclr & Q61_sload_path[4]_lut_out;
Q61_sload_path[4] = DFFE(Q61_sload_path[4]_reg_input, GLOBAL(TE1_outclock0), , , !FD1L4Q);

--Q61L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q61L11 = CARRY(Q61_sload_path[4] & !Q61L9);


--Q61_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q61_sload_path[3]_lut_out = Q61_sload_path[3] $ Q61L7;
Q61_sload_path[3]_reg_input = !Q61_pre_sclr & Q61_sload_path[3]_lut_out;
Q61_sload_path[3] = DFFE(Q61_sload_path[3]_reg_input, GLOBAL(TE1_outclock0), , , !FD1L4Q);

--Q61L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q61L9 = CARRY(!Q61L7 # !Q61_sload_path[3]);


--Q61_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q61_sload_path[2]_lut_out = Q61_sload_path[2] $ !Q61L5;
Q61_sload_path[2]_reg_input = !Q61_pre_sclr & Q61_sload_path[2]_lut_out;
Q61_sload_path[2] = DFFE(Q61_sload_path[2]_reg_input, GLOBAL(TE1_outclock0), , , !FD1L4Q);

--Q61L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q61L7 = CARRY(Q61_sload_path[2] & !Q61L5);


--Q61_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q61_sload_path[1]_lut_out = Q61_sload_path[1] $ Q61L3;
Q61_sload_path[1]_reg_input = !Q61_pre_sclr & Q61_sload_path[1]_lut_out;
Q61_sload_path[1] = DFFE(Q61_sload_path[1]_reg_input, GLOBAL(TE1_outclock0), , , !FD1L4Q);

--Q61L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q61L5 = CARRY(!Q61L3 # !Q61_sload_path[1]);


--Q61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q61_sload_path[0]_lut_out = !Q61_sload_path[0];
Q61_sload_path[0]_reg_input = !Q61_pre_sclr & Q61_sload_path[0]_lut_out;
Q61_sload_path[0] = DFFE(Q61_sload_path[0]_reg_input, GLOBAL(TE1_outclock0), , , !FD1L4Q);

--Q61L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q61L3 = CARRY(Q61_sload_path[0]);


--Q61L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

Q61L22 = WB11_aeb_out # Q61L11;

--Q61_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q61_cout = CARRY(!WB11_aeb_out & !Q61L11);


--Q71_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q71_sload_path[3]_lut_out = Q71_sload_path[3] $ Q71L7;
Q71_sload_path[3]_reg_input = !WB21_aeb_out & Q71_sload_path[3]_lut_out;
Q71_sload_path[3] = DFFE(Q71_sload_path[3]_reg_input, GLOBAL(TE1_outclock0), FD1L7Q, , Q61L31);

--Q71L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q71L9 = CARRY(!Q71L7 # !Q71_sload_path[3]);


--Q71_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q71_sload_path[2]_lut_out = Q71_sload_path[2] $ !Q71L5;
Q71_sload_path[2]_reg_input = !WB21_aeb_out & Q71_sload_path[2]_lut_out;
Q71_sload_path[2] = DFFE(Q71_sload_path[2]_reg_input, GLOBAL(TE1_outclock0), FD1L7Q, , Q61L31);

--Q71L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q71L7 = CARRY(Q71_sload_path[2] & !Q71L5);


--Q71_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q71_sload_path[1]_lut_out = Q71_sload_path[1] $ Q71L3;
Q71_sload_path[1]_reg_input = !WB21_aeb_out & Q71_sload_path[1]_lut_out;
Q71_sload_path[1] = DFFE(Q71_sload_path[1]_reg_input, GLOBAL(TE1_outclock0), FD1L7Q, , Q61L31);

--Q71L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q71L5 = CARRY(!Q71L3 # !Q71_sload_path[1]);


--Q71_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q71_sload_path[0]_lut_out = !Q71_sload_path[0];
Q71_sload_path[0]_reg_input = !WB21_aeb_out & Q71_sload_path[0]_lut_out;
Q71_sload_path[0] = DFFE(Q71_sload_path[0]_reg_input, GLOBAL(TE1_outclock0), FD1L7Q, , Q61L31);

--Q71L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q71L3 = CARRY(Q71_sload_path[0]);


--Q71L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

Q71L81 = WB21_aeb_out # !Q71L9;

--Q71_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

Q71_cout = CARRY(WB21_aeb_out # !Q71L9);


--BF1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

BF1_lcell_hgrant = GND;


--BF1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

BF1_lcell_hresp0 = !UE1L43Q;


--BF1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

BF1_lcell_hresp1 = VCC;


--TE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
TE2_outclock1 = PLL(CLK1p, , );


--TE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
TE1_outclock0 = PLL(CLK2p, , );

--TE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
TE1_outclock1 = PLL(CLK2p, , );


--DB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0COMBOUT
--operation mode is arithmetic

DB1L53 = !DB1_ina[0] & DB1_ind[0];

--DB1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0
--operation mode is arithmetic

DB1L43 = CARRY(!DB1_ina[0] & DB1_ind[0]);


--DB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1COMBOUT
--operation mode is arithmetic

DB1L73 = DB1_ina[1] & DB1_ind[1] & DB1L43 # !DB1_ina[1] & (DB1_ind[1] # DB1L43);

--DB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1
--operation mode is arithmetic

DB1L63 = CARRY(DB1_ina[1] & (!DB1L43 # !DB1_ind[1]) # !DB1_ina[1] & !DB1_ind[1] & !DB1L43);


--DB1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2COMBOUT
--operation mode is arithmetic

DB1L93 = DB1_ina[2] & DB1_ind[2] & !DB1L63 # !DB1_ina[2] & (DB1_ind[2] # !DB1L63);

--DB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2
--operation mode is arithmetic

DB1L83 = CARRY(DB1_ina[2] & DB1_ind[2] & !DB1L63 # !DB1_ina[2] & (DB1_ind[2] # !DB1L63));


--DB1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3COMBOUT
--operation mode is arithmetic

DB1L14 = DB1_ina[3] & DB1_ind[3] & DB1L83 # !DB1_ina[3] & (DB1_ind[3] # DB1L83);

--DB1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3
--operation mode is arithmetic

DB1L04 = CARRY(DB1_ina[3] & (!DB1L83 # !DB1_ind[3]) # !DB1_ina[3] & !DB1_ind[3] & !DB1L83);


--DB1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4COMBOUT
--operation mode is arithmetic

DB1L34 = DB1_ina[4] & DB1_ind[4] & !DB1L04 # !DB1_ina[4] & (DB1_ind[4] # !DB1L04);

--DB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4
--operation mode is arithmetic

DB1L24 = CARRY(DB1_ina[4] & DB1_ind[4] & !DB1L04 # !DB1_ina[4] & (DB1_ind[4] # !DB1L04));


--DB1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5COMBOUT
--operation mode is arithmetic

DB1L54 = DB1_ina[5] & DB1_ind[5] & DB1L24 # !DB1_ina[5] & (DB1_ind[5] # DB1L24);

--DB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5
--operation mode is arithmetic

DB1L44 = CARRY(DB1_ina[5] & (!DB1L24 # !DB1_ind[5]) # !DB1_ina[5] & !DB1_ind[5] & !DB1L24);


--DB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6COMBOUT
--operation mode is arithmetic

DB1L74 = DB1_ina[6] & DB1_ind[6] & !DB1L44 # !DB1_ina[6] & (DB1_ind[6] # !DB1L44);

--DB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6
--operation mode is arithmetic

DB1L64 = CARRY(DB1_ina[6] & DB1_ind[6] & !DB1L44 # !DB1_ina[6] & (DB1_ind[6] # !DB1L44));


--DB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7COMBOUT
--operation mode is arithmetic

DB1L94 = DB1_ina[7] & DB1_ind[7] & DB1L64 # !DB1_ina[7] & (DB1_ind[7] # DB1L64);

--DB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7
--operation mode is arithmetic

DB1L84 = CARRY(DB1_ina[7] & (!DB1L64 # !DB1_ind[7]) # !DB1_ina[7] & !DB1_ind[7] & !DB1L64);


--DB1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8COMBOUT
--operation mode is arithmetic

DB1L15 = DB1_ina[8] & DB1_ind[8] & !DB1L84 # !DB1_ina[8] & (DB1_ind[8] # !DB1L84);

--DB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8
--operation mode is arithmetic

DB1L05 = CARRY(DB1_ina[8] & DB1_ind[8] & !DB1L84 # !DB1_ina[8] & (DB1_ind[8] # !DB1L84));


--DB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~9
--operation mode is normal

DB1L25 = DB1_ina[9] & DB1_ind[9] & DB1L05 # !DB1_ina[9] & (DB1_ind[9] # DB1L05);


--DB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0COMBOUT
--operation mode is arithmetic

DB1L5 = !DB1_ind[0] & DB1_ina[0];

--DB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0
--operation mode is arithmetic

DB1L4 = CARRY(!DB1_ind[0] & DB1_ina[0]);


--DB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1COMBOUT
--operation mode is arithmetic

DB1L7 = DB1_ind[1] & DB1_ina[1] & DB1L4 # !DB1_ind[1] & (DB1_ina[1] # DB1L4);

--DB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1
--operation mode is arithmetic

DB1L6 = CARRY(DB1_ind[1] & (!DB1L4 # !DB1_ina[1]) # !DB1_ind[1] & !DB1_ina[1] & !DB1L4);


--DB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2COMBOUT
--operation mode is arithmetic

DB1L9 = DB1_ind[2] & DB1_ina[2] & !DB1L6 # !DB1_ind[2] & (DB1_ina[2] # !DB1L6);

--DB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2
--operation mode is arithmetic

DB1L8 = CARRY(DB1_ind[2] & DB1_ina[2] & !DB1L6 # !DB1_ind[2] & (DB1_ina[2] # !DB1L6));


--DB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3COMBOUT
--operation mode is arithmetic

DB1L11 = DB1_ind[3] & DB1_ina[3] & DB1L8 # !DB1_ind[3] & (DB1_ina[3] # DB1L8);

--DB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3
--operation mode is arithmetic

DB1L01 = CARRY(DB1_ind[3] & (!DB1L8 # !DB1_ina[3]) # !DB1_ind[3] & !DB1_ina[3] & !DB1L8);


--DB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4COMBOUT
--operation mode is arithmetic

DB1L31 = DB1_ind[4] & DB1_ina[4] & !DB1L01 # !DB1_ind[4] & (DB1_ina[4] # !DB1L01);

--DB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4
--operation mode is arithmetic

DB1L21 = CARRY(DB1_ind[4] & DB1_ina[4] & !DB1L01 # !DB1_ind[4] & (DB1_ina[4] # !DB1L01));


--DB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5COMBOUT
--operation mode is arithmetic

DB1L51 = DB1_ind[5] & DB1_ina[5] & DB1L21 # !DB1_ind[5] & (DB1_ina[5] # DB1L21);

--DB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5
--operation mode is arithmetic

DB1L41 = CARRY(DB1_ind[5] & (!DB1L21 # !DB1_ina[5]) # !DB1_ind[5] & !DB1_ina[5] & !DB1L21);


--DB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6COMBOUT
--operation mode is arithmetic

DB1L71 = DB1_ind[6] & DB1_ina[6] & !DB1L41 # !DB1_ind[6] & (DB1_ina[6] # !DB1L41);

--DB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6
--operation mode is arithmetic

DB1L61 = CARRY(DB1_ind[6] & DB1_ina[6] & !DB1L41 # !DB1_ind[6] & (DB1_ina[6] # !DB1L41));


--DB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7COMBOUT
--operation mode is arithmetic

DB1L91 = DB1_ind[7] & DB1_ina[7] & DB1L61 # !DB1_ind[7] & (DB1_ina[7] # DB1L61);

--DB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7
--operation mode is arithmetic

DB1L81 = CARRY(DB1_ind[7] & (!DB1L61 # !DB1_ina[7]) # !DB1_ind[7] & !DB1_ina[7] & !DB1L61);


--DB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8COMBOUT
--operation mode is arithmetic

DB1L12 = DB1_ind[8] & DB1_ina[8] & !DB1L81 # !DB1_ind[8] & (DB1_ina[8] # !DB1L81);

--DB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8
--operation mode is arithmetic

DB1L02 = CARRY(DB1_ind[8] & DB1_ina[8] & !DB1L81 # !DB1_ind[8] & (DB1_ina[8] # !DB1L81));


--DB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~9
--operation mode is normal

DB1L22 = DB1_ind[9] & DB1_ina[9] & DB1L02 # !DB1_ind[9] & (DB1_ina[9] # DB1L02);


--DE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COMBOUT
--operation mode is arithmetic

DE2L2 = !MC91_q[0] & CE2_i12;

--DE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2
--operation mode is arithmetic

DE2L1 = CARRY(!MC91_q[0] & CE2_i12);


--DE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COMBOUT
--operation mode is arithmetic

DE2L4 = MC91_q[1] & CE2_i11 & DE2L1 # !MC91_q[1] & (CE2_i11 # DE2L1);

--DE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3
--operation mode is arithmetic

DE2L3 = CARRY(MC91_q[1] & (!DE2L1 # !CE2_i11) # !MC91_q[1] & !CE2_i11 & !DE2L1);


--DE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COMBOUT
--operation mode is arithmetic

DE2L6 = MC91_q[2] & CE2_i10 & !DE2L3 # !MC91_q[2] & (CE2_i10 # !DE2L3);

--DE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4
--operation mode is arithmetic

DE2L5 = CARRY(MC91_q[2] & CE2_i10 & !DE2L3 # !MC91_q[2] & (CE2_i10 # !DE2L3));


--DE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COMBOUT
--operation mode is arithmetic

DE2L8 = MC91_q[3] & CE2_i9 & DE2L5 # !MC91_q[3] & (CE2_i9 # DE2L5);

--DE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5
--operation mode is arithmetic

DE2L7 = CARRY(MC91_q[3] & (!DE2L5 # !CE2_i9) # !MC91_q[3] & !CE2_i9 & !DE2L5);


--DE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COMBOUT
--operation mode is arithmetic

DE2L01 = MC91_q[4] & CE2_i8 & !DE2L7 # !MC91_q[4] & (CE2_i8 # !DE2L7);

--DE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6
--operation mode is arithmetic

DE2L9 = CARRY(MC91_q[4] & CE2_i8 & !DE2L7 # !MC91_q[4] & (CE2_i8 # !DE2L7));


--DE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COMBOUT
--operation mode is arithmetic

DE2L21 = MC91_q[5] & CE2_i7 & DE2L9 # !MC91_q[5] & (CE2_i7 # DE2L9);

--DE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7
--operation mode is arithmetic

DE2L11 = CARRY(MC91_q[5] & (!DE2L9 # !CE2_i7) # !MC91_q[5] & !CE2_i7 & !DE2L9);


--DE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COMBOUT
--operation mode is arithmetic

DE2L41 = MC91_q[6] & CE2_i6 & !DE2L11 # !MC91_q[6] & (CE2_i6 # !DE2L11);

--DE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8
--operation mode is arithmetic

DE2L31 = CARRY(MC91_q[6] & CE2_i6 & !DE2L11 # !MC91_q[6] & (CE2_i6 # !DE2L11));


--DE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COMBOUT
--operation mode is arithmetic

DE2L61 = MC91_q[7] & CE2_i5 & DE2L31 # !MC91_q[7] & (CE2_i5 # DE2L31);

--DE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9
--operation mode is arithmetic

DE2L51 = CARRY(MC91_q[7] & (!DE2L31 # !CE2_i5) # !MC91_q[7] & !CE2_i5 & !DE2L31);


--DE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COMBOUT
--operation mode is arithmetic

DE2L81 = MC91_q[8] & CE2_i4 & !DE2L51 # !MC91_q[8] & (CE2_i4 # !DE2L51);

--DE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10
--operation mode is arithmetic

DE2L71 = CARRY(MC91_q[8] & CE2_i4 & !DE2L51 # !MC91_q[8] & (CE2_i4 # !DE2L51));


--DE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11
--operation mode is normal

DE2L91 = MC91_q[9] & BE2L31Q & DE2L71 # !MC91_q[9] & (BE2L31Q # DE2L71);


--DE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COMBOUT
--operation mode is arithmetic

DE1L2 = !MC81_q[0] & CE1_i12;

--DE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2
--operation mode is arithmetic

DE1L1 = CARRY(!MC81_q[0] & CE1_i12);


--DE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COMBOUT
--operation mode is arithmetic

DE1L4 = MC81_q[1] & CE1_i11 & DE1L1 # !MC81_q[1] & (CE1_i11 # DE1L1);

--DE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3
--operation mode is arithmetic

DE1L3 = CARRY(MC81_q[1] & (!DE1L1 # !CE1_i11) # !MC81_q[1] & !CE1_i11 & !DE1L1);


--DE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COMBOUT
--operation mode is arithmetic

DE1L6 = MC81_q[2] & CE1_i10 & !DE1L3 # !MC81_q[2] & (CE1_i10 # !DE1L3);

--DE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4
--operation mode is arithmetic

DE1L5 = CARRY(MC81_q[2] & CE1_i10 & !DE1L3 # !MC81_q[2] & (CE1_i10 # !DE1L3));


--DE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COMBOUT
--operation mode is arithmetic

DE1L8 = MC81_q[3] & CE1_i9 & DE1L5 # !MC81_q[3] & (CE1_i9 # DE1L5);

--DE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5
--operation mode is arithmetic

DE1L7 = CARRY(MC81_q[3] & (!DE1L5 # !CE1_i9) # !MC81_q[3] & !CE1_i9 & !DE1L5);


--DE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COMBOUT
--operation mode is arithmetic

DE1L01 = MC81_q[4] & CE1_i8 & !DE1L7 # !MC81_q[4] & (CE1_i8 # !DE1L7);

--DE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6
--operation mode is arithmetic

DE1L9 = CARRY(MC81_q[4] & CE1_i8 & !DE1L7 # !MC81_q[4] & (CE1_i8 # !DE1L7));


--DE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COMBOUT
--operation mode is arithmetic

DE1L21 = MC81_q[5] & CE1_i7 & DE1L9 # !MC81_q[5] & (CE1_i7 # DE1L9);

--DE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7
--operation mode is arithmetic

DE1L11 = CARRY(MC81_q[5] & (!DE1L9 # !CE1_i7) # !MC81_q[5] & !CE1_i7 & !DE1L9);


--DE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COMBOUT
--operation mode is arithmetic

DE1L41 = MC81_q[6] & CE1_i6 & !DE1L11 # !MC81_q[6] & (CE1_i6 # !DE1L11);

--DE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8
--operation mode is arithmetic

DE1L31 = CARRY(MC81_q[6] & CE1_i6 & !DE1L11 # !MC81_q[6] & (CE1_i6 # !DE1L11));


--DE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COMBOUT
--operation mode is arithmetic

DE1L61 = MC81_q[7] & CE1_i5 & DE1L31 # !MC81_q[7] & (CE1_i5 # DE1L31);

--DE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9
--operation mode is arithmetic

DE1L51 = CARRY(MC81_q[7] & (!DE1L31 # !CE1_i5) # !MC81_q[7] & !CE1_i5 & !DE1L31);


--DE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COMBOUT
--operation mode is arithmetic

DE1L81 = MC81_q[8] & CE1_i4 & !DE1L51 # !MC81_q[8] & (CE1_i4 # !DE1L51);

--DE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10
--operation mode is arithmetic

DE1L71 = CARRY(MC81_q[8] & CE1_i4 & !DE1L51 # !MC81_q[8] & (CE1_i4 # !DE1L51));


--DE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11
--operation mode is normal

DE1L91 = MC81_q[9] & BE1L31Q & DE1L71 # !MC81_q[9] & (BE1L31Q # DE1L71);


--ME2L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202COMBOUT
--operation mode is arithmetic

ME2L901 = !ME2L592 & ME2L703;

--ME2L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202
--operation mode is arithmetic

ME2L801 = CARRY(!ME2L592 & ME2L703);


--ME2L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~203COMBOUT
--operation mode is arithmetic

ME2L111 = ME2L792 & ME2L903 & ME2L801 # !ME2L792 & (ME2L903 # ME2L801);

--ME2L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~203
--operation mode is arithmetic

ME2L011 = CARRY(ME2L792 & (!ME2L801 # !ME2L903) # !ME2L792 & !ME2L903 & !ME2L801);


--ME2L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204COMBOUT
--operation mode is arithmetic

ME2L311 = ME2L992 & ME2L113 & !ME2L011 # !ME2L992 & (ME2L113 # !ME2L011);

--ME2L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204
--operation mode is arithmetic

ME2L211 = CARRY(ME2L992 & ME2L113 & !ME2L011 # !ME2L992 & (ME2L113 # !ME2L011));


--ME2L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205COMBOUT
--operation mode is arithmetic

ME2L511 = ME2L103 & ME2L313 & ME2L211 # !ME2L103 & (ME2L313 # ME2L211);

--ME2L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205
--operation mode is arithmetic

ME2L411 = CARRY(ME2L103 & (!ME2L211 # !ME2L313) # !ME2L103 & !ME2L313 & !ME2L211);


--ME2L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206COMBOUT
--operation mode is arithmetic

ME2L711 = ME2L303 & ME2L513 & !ME2L411 # !ME2L303 & (ME2L513 # !ME2L411);

--ME2L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206
--operation mode is arithmetic

ME2L611 = CARRY(ME2L303 & ME2L513 & !ME2L411 # !ME2L303 & (ME2L513 # !ME2L411));


--ME2L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207COMBOUT
--operation mode is arithmetic

ME2L911 = ME2L503 & ME2L713 & ME2L611 # !ME2L503 & (ME2L713 # ME2L611);

--ME2L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207
--operation mode is arithmetic

ME2L811 = CARRY(ME2L503 & (!ME2L611 # !ME2L713) # !ME2L503 & !ME2L713 & !ME2L611);


--ME2L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~208
--operation mode is normal

ME2L021 = ME2L192 & ME2L392 & !ME2L811 # !ME2L192 & (ME2L392 # !ME2L811);


--ME2L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~209COMBOUT
--operation mode is arithmetic

ME2L221 = !ME2L703 & ME2L592;

--ME2L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~209
--operation mode is arithmetic

ME2L121 = CARRY(!ME2L703 & ME2L592);


--ME2L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210COMBOUT
--operation mode is arithmetic

ME2L421 = ME2L903 & ME2L792 & ME2L121 # !ME2L903 & (ME2L792 # ME2L121);

--ME2L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210
--operation mode is arithmetic

ME2L321 = CARRY(ME2L903 & (!ME2L121 # !ME2L792) # !ME2L903 & !ME2L792 & !ME2L121);


--ME2L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211COMBOUT
--operation mode is arithmetic

ME2L621 = ME2L113 & ME2L992 & !ME2L321 # !ME2L113 & (ME2L992 # !ME2L321);

--ME2L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211
--operation mode is arithmetic

ME2L521 = CARRY(ME2L113 & ME2L992 & !ME2L321 # !ME2L113 & (ME2L992 # !ME2L321));


--ME2L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212COMBOUT
--operation mode is arithmetic

ME2L821 = ME2L313 & ME2L103 & ME2L521 # !ME2L313 & (ME2L103 # ME2L521);

--ME2L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212
--operation mode is arithmetic

ME2L721 = CARRY(ME2L313 & (!ME2L521 # !ME2L103) # !ME2L313 & !ME2L103 & !ME2L521);


--ME2L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213COMBOUT
--operation mode is arithmetic

ME2L031 = ME2L513 & ME2L303 & !ME2L721 # !ME2L513 & (ME2L303 # !ME2L721);

--ME2L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213
--operation mode is arithmetic

ME2L921 = CARRY(ME2L513 & ME2L303 & !ME2L721 # !ME2L513 & (ME2L303 # !ME2L721));


--ME2L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214COMBOUT
--operation mode is arithmetic

ME2L231 = ME2L713 & ME2L503 & ME2L921 # !ME2L713 & (ME2L503 # ME2L921);

--ME2L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214
--operation mode is arithmetic

ME2L131 = CARRY(ME2L713 & (!ME2L921 # !ME2L503) # !ME2L713 & !ME2L503 & !ME2L921);


--ME2L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~215
--operation mode is normal

ME2L331 = ME2L392 & ME2L192 & !ME2L131 # !ME2L392 & (ME2L192 # !ME2L131);


--FE2L387 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326COMBOUT
--operation mode is arithmetic

FE2L387 = !M1_COMPR_ctrl_local.FADCthres[0] & FE2L496;

--FE2L287 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326
--operation mode is arithmetic

FE2L287 = CARRY(!M1_COMPR_ctrl_local.FADCthres[0] & FE2L496);


--FE2L587 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327COMBOUT
--operation mode is arithmetic

FE2L587 = M1_COMPR_ctrl_local.FADCthres[1] & FE2L396 & FE2L287 # !M1_COMPR_ctrl_local.FADCthres[1] & (FE2L396 # FE2L287);

--FE2L487 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327
--operation mode is arithmetic

FE2L487 = CARRY(M1_COMPR_ctrl_local.FADCthres[1] & (!FE2L287 # !FE2L396) # !M1_COMPR_ctrl_local.FADCthres[1] & !FE2L396 & !FE2L287);


--FE2L787 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328COMBOUT
--operation mode is arithmetic

FE2L787 = M1_COMPR_ctrl_local.FADCthres[2] & FE2L296 & !FE2L487 # !M1_COMPR_ctrl_local.FADCthres[2] & (FE2L296 # !FE2L487);

--FE2L687 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328
--operation mode is arithmetic

FE2L687 = CARRY(M1_COMPR_ctrl_local.FADCthres[2] & FE2L296 & !FE2L487 # !M1_COMPR_ctrl_local.FADCthres[2] & (FE2L296 # !FE2L487));


--FE2L987 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329COMBOUT
--operation mode is arithmetic

FE2L987 = M1_COMPR_ctrl_local.FADCthres[3] & FE2L196 & FE2L687 # !M1_COMPR_ctrl_local.FADCthres[3] & (FE2L196 # FE2L687);

--FE2L887 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329
--operation mode is arithmetic

FE2L887 = CARRY(M1_COMPR_ctrl_local.FADCthres[3] & (!FE2L687 # !FE2L196) # !M1_COMPR_ctrl_local.FADCthres[3] & !FE2L196 & !FE2L687);


--FE2L197 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1330COMBOUT
--operation mode is arithmetic

FE2L197 = M1_COMPR_ctrl_local.FADCthres[4] & FE2L096 & !FE2L887 # !M1_COMPR_ctrl_local.FADCthres[4] & (FE2L096 # !FE2L887);

--FE2L097 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1330
--operation mode is arithmetic

FE2L097 = CARRY(M1_COMPR_ctrl_local.FADCthres[4] & FE2L096 & !FE2L887 # !M1_COMPR_ctrl_local.FADCthres[4] & (FE2L096 # !FE2L887));


--FE2L397 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331COMBOUT
--operation mode is arithmetic

FE2L397 = M1_COMPR_ctrl_local.FADCthres[5] & FE2L986 & FE2L097 # !M1_COMPR_ctrl_local.FADCthres[5] & (FE2L986 # FE2L097);

--FE2L297 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331
--operation mode is arithmetic

FE2L297 = CARRY(M1_COMPR_ctrl_local.FADCthres[5] & (!FE2L097 # !FE2L986) # !M1_COMPR_ctrl_local.FADCthres[5] & !FE2L986 & !FE2L097);


--FE2L597 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332COMBOUT
--operation mode is arithmetic

FE2L597 = M1_COMPR_ctrl_local.FADCthres[6] & FE2L886 & !FE2L297 # !M1_COMPR_ctrl_local.FADCthres[6] & (FE2L886 # !FE2L297);

--FE2L497 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332
--operation mode is arithmetic

FE2L497 = CARRY(M1_COMPR_ctrl_local.FADCthres[6] & FE2L886 & !FE2L297 # !M1_COMPR_ctrl_local.FADCthres[6] & (FE2L886 # !FE2L297));


--FE2L797 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333COMBOUT
--operation mode is arithmetic

FE2L797 = M1_COMPR_ctrl_local.FADCthres[7] & FE2L786 & FE2L497 # !M1_COMPR_ctrl_local.FADCthres[7] & (FE2L786 # FE2L497);

--FE2L697 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333
--operation mode is arithmetic

FE2L697 = CARRY(M1_COMPR_ctrl_local.FADCthres[7] & (!FE2L497 # !FE2L786) # !M1_COMPR_ctrl_local.FADCthres[7] & !FE2L786 & !FE2L497);


--FE2L997 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT
--operation mode is arithmetic

FE2L997 = M1_COMPR_ctrl_local.FADCthres[8] & FE2L686 & !FE2L697 # !M1_COMPR_ctrl_local.FADCthres[8] & (FE2L686 # !FE2L697);

--FE2L897 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334
--operation mode is arithmetic

FE2L897 = CARRY(M1_COMPR_ctrl_local.FADCthres[8] & FE2L686 & !FE2L697 # !M1_COMPR_ctrl_local.FADCthres[8] & (FE2L686 # !FE2L697));


--FE2L008 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1335
--operation mode is normal

FE2L008 = M1_COMPR_ctrl_local.FADCthres[9] & FE2L586 & FE2L897 # !M1_COMPR_ctrl_local.FADCthres[9] & (FE2L586 # FE2L897);


--ME2L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216COMBOUT
--operation mode is arithmetic

ME2L531 = !ME2L163 & ME2L525;

--ME2L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216
--operation mode is arithmetic

ME2L431 = CARRY(!ME2L163 & ME2L525);


--ME2L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217COMBOUT
--operation mode is arithmetic

ME2L731 = ME2L363 & ME2L625 & ME2L431 # !ME2L363 & (ME2L625 # ME2L431);

--ME2L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217
--operation mode is arithmetic

ME2L631 = CARRY(ME2L363 & (!ME2L431 # !ME2L625) # !ME2L363 & !ME2L625 & !ME2L431);


--ME2L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218COMBOUT
--operation mode is arithmetic

ME2L931 = ME2L563 & ME2L725 & !ME2L631 # !ME2L563 & (ME2L725 # !ME2L631);

--ME2L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218
--operation mode is arithmetic

ME2L831 = CARRY(ME2L563 & ME2L725 & !ME2L631 # !ME2L563 & (ME2L725 # !ME2L631));


--ME2L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219COMBOUT
--operation mode is arithmetic

ME2L141 = ME2L763 & ME2L825 & ME2L831 # !ME2L763 & (ME2L825 # ME2L831);

--ME2L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219
--operation mode is arithmetic

ME2L041 = CARRY(ME2L763 & (!ME2L831 # !ME2L825) # !ME2L763 & !ME2L825 & !ME2L831);


--ME2L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220COMBOUT
--operation mode is arithmetic

ME2L341 = ME2L963 & ME2L925 & !ME2L041 # !ME2L963 & (ME2L925 # !ME2L041);

--ME2L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220
--operation mode is arithmetic

ME2L241 = CARRY(ME2L963 & ME2L925 & !ME2L041 # !ME2L963 & (ME2L925 # !ME2L041));


--ME2L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~221COMBOUT
--operation mode is arithmetic

ME2L541 = ME2L173 & ME2L035 & ME2L241 # !ME2L173 & (ME2L035 # ME2L241);

--ME2L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~221
--operation mode is arithmetic

ME2L441 = CARRY(ME2L173 & (!ME2L241 # !ME2L035) # !ME2L173 & !ME2L035 & !ME2L241);


--ME2L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222COMBOUT
--operation mode is arithmetic

ME2L741 = ME2L373 & ME2L135 & !ME2L441 # !ME2L373 & (ME2L135 # !ME2L441);

--ME2L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222
--operation mode is arithmetic

ME2L641 = CARRY(ME2L373 & ME2L135 & !ME2L441 # !ME2L373 & (ME2L135 # !ME2L441));


--ME2L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~223
--operation mode is normal

ME2L841 = ME2L573 & ME2L235 & ME2L641 # !ME2L573 & (ME2L235 # ME2L641);


--ME2L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224COMBOUT
--operation mode is arithmetic

ME2L051 = !ME2L525 & ME2L333;

--ME2L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224
--operation mode is arithmetic

ME2L941 = CARRY(!ME2L525 & ME2L333);


--ME2L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225COMBOUT
--operation mode is arithmetic

ME2L251 = ME2L625 & ME2L133 & ME2L941 # !ME2L625 & (ME2L133 # ME2L941);

--ME2L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225
--operation mode is arithmetic

ME2L151 = CARRY(ME2L625 & (!ME2L941 # !ME2L133) # !ME2L625 & !ME2L133 & !ME2L941);


--ME2L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226COMBOUT
--operation mode is arithmetic

ME2L451 = ME2L725 & ME2L923 & !ME2L151 # !ME2L725 & (ME2L923 # !ME2L151);

--ME2L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226
--operation mode is arithmetic

ME2L351 = CARRY(ME2L725 & ME2L923 & !ME2L151 # !ME2L725 & (ME2L923 # !ME2L151));


--ME2L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~227COMBOUT
--operation mode is arithmetic

ME2L651 = ME2L825 & ME2L723 & ME2L351 # !ME2L825 & (ME2L723 # ME2L351);

--ME2L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~227
--operation mode is arithmetic

ME2L551 = CARRY(ME2L825 & (!ME2L351 # !ME2L723) # !ME2L825 & !ME2L723 & !ME2L351);


--ME2L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228COMBOUT
--operation mode is arithmetic

ME2L851 = ME2L925 & ME2L523 & !ME2L551 # !ME2L925 & (ME2L523 # !ME2L551);

--ME2L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228
--operation mode is arithmetic

ME2L751 = CARRY(ME2L925 & ME2L523 & !ME2L551 # !ME2L925 & (ME2L523 # !ME2L551));


--ME2L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229COMBOUT
--operation mode is arithmetic

ME2L061 = ME2L035 & ME2L323 & ME2L751 # !ME2L035 & (ME2L323 # ME2L751);

--ME2L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229
--operation mode is arithmetic

ME2L951 = CARRY(ME2L035 & (!ME2L751 # !ME2L323) # !ME2L035 & !ME2L323 & !ME2L751);


--ME2L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~230
--operation mode is normal

ME2L161 = ME2L135 & ME2L913 & !ME2L951 # !ME2L135 & (ME2L913 # !ME2L951);


--ME2L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231COMBOUT
--operation mode is arithmetic

ME2L361 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L485;

--ME2L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231
--operation mode is arithmetic

ME2L261 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L485);


--ME2L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232COMBOUT
--operation mode is arithmetic

ME2L561 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L675 & ME2L261 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L675 # ME2L261);

--ME2L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232
--operation mode is arithmetic

ME2L461 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L261 # !ME2L675) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L675 & !ME2L261);


--ME2L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~233COMBOUT
--operation mode is arithmetic

ME2L761 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L865 & !ME2L461 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L865 # !ME2L461);

--ME2L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~233
--operation mode is arithmetic

ME2L661 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L865 & !ME2L461 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L865 # !ME2L461));


--ME2L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234COMBOUT
--operation mode is arithmetic

ME2L961 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L065 & ME2L661 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L065 # ME2L661);

--ME2L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234
--operation mode is arithmetic

ME2L861 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L661 # !ME2L065) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L065 & !ME2L661);


--ME2L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235COMBOUT
--operation mode is arithmetic

ME2L171 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L255 & !ME2L861 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L255 # !ME2L861);

--ME2L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235
--operation mode is arithmetic

ME2L071 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L255 & !ME2L861 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L255 # !ME2L861));


--ME2L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~236
--operation mode is normal

ME2L271 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L445 & ME2L071 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L445 # ME2L071);


--ME2L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237COMBOUT
--operation mode is arithmetic

ME2L471 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L385;

--ME2L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237
--operation mode is arithmetic

ME2L371 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L385);


--ME2L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238COMBOUT
--operation mode is arithmetic

ME2L671 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L575 & ME2L371 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L575 # ME2L371);

--ME2L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238
--operation mode is arithmetic

ME2L571 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L371 # !ME2L575) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L575 & !ME2L371);


--ME2L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~239COMBOUT
--operation mode is arithmetic

ME2L871 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L765 & !ME2L571 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L765 # !ME2L571);

--ME2L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~239
--operation mode is arithmetic

ME2L771 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L765 & !ME2L571 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L765 # !ME2L571));


--ME2L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240COMBOUT
--operation mode is arithmetic

ME2L081 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L955 & ME2L771 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L955 # ME2L771);

--ME2L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240
--operation mode is arithmetic

ME2L971 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L771 # !ME2L955) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L955 & !ME2L771);


--ME2L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241COMBOUT
--operation mode is arithmetic

ME2L281 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L155 & !ME2L971 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L155 # !ME2L971);

--ME2L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241
--operation mode is arithmetic

ME2L181 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L155 & !ME2L971 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L155 # !ME2L971));


--ME2L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~242
--operation mode is normal

ME2L381 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L345 & ME2L181 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L345 # ME2L181);


--ME2L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243COMBOUT
--operation mode is arithmetic

ME2L581 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L285;

--ME2L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243
--operation mode is arithmetic

ME2L481 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L285);


--ME2L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244COMBOUT
--operation mode is arithmetic

ME2L781 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L475 & ME2L481 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L475 # ME2L481);

--ME2L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244
--operation mode is arithmetic

ME2L681 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L481 # !ME2L475) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L475 & !ME2L481);


--ME2L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~245COMBOUT
--operation mode is arithmetic

ME2L981 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L665 & !ME2L681 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L665 # !ME2L681);

--ME2L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~245
--operation mode is arithmetic

ME2L881 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L665 & !ME2L681 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L665 # !ME2L681));


--ME2L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246COMBOUT
--operation mode is arithmetic

ME2L191 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L855 & ME2L881 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L855 # ME2L881);

--ME2L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246
--operation mode is arithmetic

ME2L091 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L881 # !ME2L855) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L855 & !ME2L881);


--ME2L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247COMBOUT
--operation mode is arithmetic

ME2L391 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L055 & !ME2L091 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L055 # !ME2L091);

--ME2L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247
--operation mode is arithmetic

ME2L291 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L055 & !ME2L091 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L055 # !ME2L091));


--ME2L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~248
--operation mode is normal

ME2L491 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L245 & ME2L291 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L245 # ME2L291);


--ME2L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249COMBOUT
--operation mode is arithmetic

ME2L691 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L185;

--ME2L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249
--operation mode is arithmetic

ME2L591 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L185);


--ME2L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250COMBOUT
--operation mode is arithmetic

ME2L891 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L375 & ME2L591 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L375 # ME2L591);

--ME2L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250
--operation mode is arithmetic

ME2L791 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L591 # !ME2L375) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L375 & !ME2L591);


--ME2L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~251COMBOUT
--operation mode is arithmetic

ME2L002 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L565 & !ME2L791 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L565 # !ME2L791);

--ME2L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~251
--operation mode is arithmetic

ME2L991 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L565 & !ME2L791 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L565 # !ME2L791));


--ME2L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252COMBOUT
--operation mode is arithmetic

ME2L202 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L755 & ME2L991 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L755 # ME2L991);

--ME2L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252
--operation mode is arithmetic

ME2L102 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L991 # !ME2L755) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L755 & !ME2L991);


--ME2L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253COMBOUT
--operation mode is arithmetic

ME2L402 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L945 & !ME2L102 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L945 # !ME2L102);

--ME2L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253
--operation mode is arithmetic

ME2L302 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L945 & !ME2L102 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L945 # !ME2L102));


--ME2L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~254
--operation mode is normal

ME2L502 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L145 & ME2L302 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L145 # ME2L302);


--ME2L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255COMBOUT
--operation mode is arithmetic

ME2L702 = !ME2L643 & ME2L525;

--ME2L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255
--operation mode is arithmetic

ME2L602 = CARRY(!ME2L643 & ME2L525);


--ME2L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256COMBOUT
--operation mode is arithmetic

ME2L902 = ME2L843 & ME2L625 & ME2L602 # !ME2L843 & (ME2L625 # ME2L602);

--ME2L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256
--operation mode is arithmetic

ME2L802 = CARRY(ME2L843 & (!ME2L602 # !ME2L625) # !ME2L843 & !ME2L625 & !ME2L602);


--ME2L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257COMBOUT
--operation mode is arithmetic

ME2L112 = ME2L053 & ME2L725 & !ME2L802 # !ME2L053 & (ME2L725 # !ME2L802);

--ME2L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257
--operation mode is arithmetic

ME2L012 = CARRY(ME2L053 & ME2L725 & !ME2L802 # !ME2L053 & (ME2L725 # !ME2L802));


--ME2L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258COMBOUT
--operation mode is arithmetic

ME2L312 = ME2L253 & ME2L825 & ME2L012 # !ME2L253 & (ME2L825 # ME2L012);

--ME2L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258
--operation mode is arithmetic

ME2L212 = CARRY(ME2L253 & (!ME2L012 # !ME2L825) # !ME2L253 & !ME2L825 & !ME2L012);


--ME2L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~259COMBOUT
--operation mode is arithmetic

ME2L512 = ME2L453 & ME2L925 & !ME2L212 # !ME2L453 & (ME2L925 # !ME2L212);

--ME2L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~259
--operation mode is arithmetic

ME2L412 = CARRY(ME2L453 & ME2L925 & !ME2L212 # !ME2L453 & (ME2L925 # !ME2L212));


--ME2L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260COMBOUT
--operation mode is arithmetic

ME2L712 = ME2L653 & ME2L035 & ME2L412 # !ME2L653 & (ME2L035 # ME2L412);

--ME2L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260
--operation mode is arithmetic

ME2L612 = CARRY(ME2L653 & (!ME2L412 # !ME2L035) # !ME2L653 & !ME2L035 & !ME2L412);


--ME2L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261COMBOUT
--operation mode is arithmetic

ME2L912 = ME2L853 & ME2L135 & !ME2L612 # !ME2L853 & (ME2L135 # !ME2L612);

--ME2L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261
--operation mode is arithmetic

ME2L812 = CARRY(ME2L853 & ME2L135 & !ME2L612 # !ME2L853 & (ME2L135 # !ME2L612));


--ME2L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~262
--operation mode is normal

ME2L022 = ME2L063 & ME2L235 & ME2L812 # !ME2L063 & (ME2L235 # ME2L812);


--ME2L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263COMBOUT
--operation mode is arithmetic

ME2L222 = !ME2L525 & ME2L543;

--ME2L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263
--operation mode is arithmetic

ME2L122 = CARRY(!ME2L525 & ME2L543);


--ME2L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264COMBOUT
--operation mode is arithmetic

ME2L422 = ME2L625 & ME2L343 & ME2L122 # !ME2L625 & (ME2L343 # ME2L122);

--ME2L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264
--operation mode is arithmetic

ME2L322 = CARRY(ME2L625 & (!ME2L122 # !ME2L343) # !ME2L625 & !ME2L343 & !ME2L122);


--ME2L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265COMBOUT
--operation mode is arithmetic

ME2L622 = ME2L725 & ME2L143 & !ME2L322 # !ME2L725 & (ME2L143 # !ME2L322);

--ME2L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265
--operation mode is arithmetic

ME2L522 = CARRY(ME2L725 & ME2L143 & !ME2L322 # !ME2L725 & (ME2L143 # !ME2L322));


--ME2L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~266COMBOUT
--operation mode is arithmetic

ME2L822 = ME2L825 & ME2L933 & ME2L522 # !ME2L825 & (ME2L933 # ME2L522);

--ME2L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~266
--operation mode is arithmetic

ME2L722 = CARRY(ME2L825 & (!ME2L522 # !ME2L933) # !ME2L825 & !ME2L933 & !ME2L522);


--ME2L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267COMBOUT
--operation mode is arithmetic

ME2L032 = ME2L925 & ME2L733 & !ME2L722 # !ME2L925 & (ME2L733 # !ME2L722);

--ME2L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267
--operation mode is arithmetic

ME2L922 = CARRY(ME2L925 & ME2L733 & !ME2L722 # !ME2L925 & (ME2L733 # !ME2L722));


--ME2L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268COMBOUT
--operation mode is arithmetic

ME2L232 = ME2L035 & ME2L533 & ME2L922 # !ME2L035 & (ME2L533 # ME2L922);

--ME2L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268
--operation mode is arithmetic

ME2L132 = CARRY(ME2L035 & (!ME2L922 # !ME2L533) # !ME2L035 & !ME2L533 & !ME2L922);


--ME2L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~269
--operation mode is normal

ME2L332 = ME2L135 & ME2L123 & !ME2L132 # !ME2L135 & (ME2L123 # !ME2L132);


--ME2L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270COMBOUT
--operation mode is arithmetic

ME2L532 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L885;

--ME2L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270
--operation mode is arithmetic

ME2L432 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L885);


--ME2L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271COMBOUT
--operation mode is arithmetic

ME2L732 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L085 & ME2L432 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L085 # ME2L432);

--ME2L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271
--operation mode is arithmetic

ME2L632 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L432 # !ME2L085) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L085 & !ME2L432);


--ME2L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272COMBOUT
--operation mode is arithmetic

ME2L932 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L275 & !ME2L632 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L275 # !ME2L632);

--ME2L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272
--operation mode is arithmetic

ME2L832 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L275 & !ME2L632 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L275 # !ME2L632));


--ME2L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273COMBOUT
--operation mode is arithmetic

ME2L142 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L465 & ME2L832 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L465 # ME2L832);

--ME2L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273
--operation mode is arithmetic

ME2L042 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L832 # !ME2L465) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L465 & !ME2L832);


--ME2L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~274COMBOUT
--operation mode is arithmetic

ME2L342 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L655 & !ME2L042 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L655 # !ME2L042);

--ME2L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~274
--operation mode is arithmetic

ME2L242 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L655 & !ME2L042 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L655 # !ME2L042));


--ME2L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~275
--operation mode is normal

ME2L442 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L845 & ME2L242 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L845 # ME2L242);


--ME2L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276COMBOUT
--operation mode is arithmetic

ME2L642 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L785;

--ME2L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276
--operation mode is arithmetic

ME2L542 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L785);


--ME2L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277COMBOUT
--operation mode is arithmetic

ME2L842 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L975 & ME2L542 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L975 # ME2L542);

--ME2L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277
--operation mode is arithmetic

ME2L742 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L542 # !ME2L975) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L975 & !ME2L542);


--ME2L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278COMBOUT
--operation mode is arithmetic

ME2L052 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L175 & !ME2L742 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L175 # !ME2L742);

--ME2L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278
--operation mode is arithmetic

ME2L942 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L175 & !ME2L742 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L175 # !ME2L742));


--ME2L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279COMBOUT
--operation mode is arithmetic

ME2L252 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L365 & ME2L942 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L365 # ME2L942);

--ME2L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279
--operation mode is arithmetic

ME2L152 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L942 # !ME2L365) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L365 & !ME2L942);


--ME2L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280COMBOUT
--operation mode is arithmetic

ME2L452 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L555 & !ME2L152 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L555 # !ME2L152);

--ME2L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280
--operation mode is arithmetic

ME2L352 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L555 & !ME2L152 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L555 # !ME2L152));


--ME2L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~281
--operation mode is normal

ME2L552 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L745 & ME2L352 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L745 # ME2L352);


--ME2L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~282COMBOUT
--operation mode is arithmetic

ME2L752 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L685;

--ME2L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~282
--operation mode is arithmetic

ME2L652 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L685);


--ME2L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~283COMBOUT
--operation mode is arithmetic

ME2L952 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L875 & ME2L652 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L875 # ME2L652);

--ME2L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~283
--operation mode is arithmetic

ME2L852 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L652 # !ME2L875) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L875 & !ME2L652);


--ME2L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~284COMBOUT
--operation mode is arithmetic

ME2L162 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L075 & !ME2L852 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L075 # !ME2L852);

--ME2L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~284
--operation mode is arithmetic

ME2L062 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L075 & !ME2L852 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L075 # !ME2L852));


--ME2L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~285COMBOUT
--operation mode is arithmetic

ME2L362 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L265 & ME2L062 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L265 # ME2L062);

--ME2L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~285
--operation mode is arithmetic

ME2L262 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L062 # !ME2L265) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L265 & !ME2L062);


--ME2L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~286COMBOUT
--operation mode is arithmetic

ME2L562 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L455 & !ME2L262 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L455 # !ME2L262);

--ME2L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~286
--operation mode is arithmetic

ME2L462 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L455 & !ME2L262 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L455 # !ME2L262));


--ME2L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~287
--operation mode is normal

ME2L662 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L645 & ME2L462 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L645 # ME2L462);


--ME2L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~288COMBOUT
--operation mode is arithmetic

ME2L862 = !M1_LC_ctrl_local.lc_pre_window[0] & ME2L585;

--ME2L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~288
--operation mode is arithmetic

ME2L762 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME2L585);


--ME2L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~289COMBOUT
--operation mode is arithmetic

ME2L072 = M1_LC_ctrl_local.lc_pre_window[1] & ME2L775 & ME2L762 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME2L775 # ME2L762);

--ME2L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~289
--operation mode is arithmetic

ME2L962 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME2L762 # !ME2L775) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME2L775 & !ME2L762);


--ME2L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~290COMBOUT
--operation mode is arithmetic

ME2L272 = M1_LC_ctrl_local.lc_pre_window[2] & ME2L965 & !ME2L962 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L965 # !ME2L962);

--ME2L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~290
--operation mode is arithmetic

ME2L172 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME2L965 & !ME2L962 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME2L965 # !ME2L962));


--ME2L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~291COMBOUT
--operation mode is arithmetic

ME2L472 = M1_LC_ctrl_local.lc_pre_window[3] & ME2L165 & ME2L172 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME2L165 # ME2L172);

--ME2L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~291
--operation mode is arithmetic

ME2L372 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME2L172 # !ME2L165) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME2L165 & !ME2L172);


--ME2L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~292COMBOUT
--operation mode is arithmetic

ME2L672 = M1_LC_ctrl_local.lc_pre_window[4] & ME2L355 & !ME2L372 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L355 # !ME2L372);

--ME2L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~292
--operation mode is arithmetic

ME2L572 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME2L355 & !ME2L372 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME2L355 # !ME2L372));


--ME2L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~293
--operation mode is normal

ME2L772 = M1_LC_ctrl_local.lc_pre_window[5] & ME2L545 & ME2L572 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME2L545 # ME2L572);


--FE1L287 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT
--operation mode is arithmetic

FE1L287 = !M1_COMPR_ctrl_local.FADCthres[0] & FE1L496;

--FE1L187 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334
--operation mode is arithmetic

FE1L187 = CARRY(!M1_COMPR_ctrl_local.FADCthres[0] & FE1L496);


--FE1L487 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335COMBOUT
--operation mode is arithmetic

FE1L487 = M1_COMPR_ctrl_local.FADCthres[1] & FE1L396 & FE1L187 # !M1_COMPR_ctrl_local.FADCthres[1] & (FE1L396 # FE1L187);

--FE1L387 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335
--operation mode is arithmetic

FE1L387 = CARRY(M1_COMPR_ctrl_local.FADCthres[1] & (!FE1L187 # !FE1L396) # !M1_COMPR_ctrl_local.FADCthres[1] & !FE1L396 & !FE1L187);


--FE1L687 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336COMBOUT
--operation mode is arithmetic

FE1L687 = M1_COMPR_ctrl_local.FADCthres[2] & FE1L296 & !FE1L387 # !M1_COMPR_ctrl_local.FADCthres[2] & (FE1L296 # !FE1L387);

--FE1L587 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336
--operation mode is arithmetic

FE1L587 = CARRY(M1_COMPR_ctrl_local.FADCthres[2] & FE1L296 & !FE1L387 # !M1_COMPR_ctrl_local.FADCthres[2] & (FE1L296 # !FE1L387));


--FE1L887 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337COMBOUT
--operation mode is arithmetic

FE1L887 = M1_COMPR_ctrl_local.FADCthres[3] & FE1L196 & FE1L587 # !M1_COMPR_ctrl_local.FADCthres[3] & (FE1L196 # FE1L587);

--FE1L787 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337
--operation mode is arithmetic

FE1L787 = CARRY(M1_COMPR_ctrl_local.FADCthres[3] & (!FE1L587 # !FE1L196) # !M1_COMPR_ctrl_local.FADCthres[3] & !FE1L196 & !FE1L587);


--FE1L097 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1338COMBOUT
--operation mode is arithmetic

FE1L097 = M1_COMPR_ctrl_local.FADCthres[4] & FE1L096 & !FE1L787 # !M1_COMPR_ctrl_local.FADCthres[4] & (FE1L096 # !FE1L787);

--FE1L987 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1338
--operation mode is arithmetic

FE1L987 = CARRY(M1_COMPR_ctrl_local.FADCthres[4] & FE1L096 & !FE1L787 # !M1_COMPR_ctrl_local.FADCthres[4] & (FE1L096 # !FE1L787));


--FE1L297 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339COMBOUT
--operation mode is arithmetic

FE1L297 = M1_COMPR_ctrl_local.FADCthres[5] & FE1L986 & FE1L987 # !M1_COMPR_ctrl_local.FADCthres[5] & (FE1L986 # FE1L987);

--FE1L197 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339
--operation mode is arithmetic

FE1L197 = CARRY(M1_COMPR_ctrl_local.FADCthres[5] & (!FE1L987 # !FE1L986) # !M1_COMPR_ctrl_local.FADCthres[5] & !FE1L986 & !FE1L987);


--FE1L497 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340COMBOUT
--operation mode is arithmetic

FE1L497 = M1_COMPR_ctrl_local.FADCthres[6] & FE1L886 & !FE1L197 # !M1_COMPR_ctrl_local.FADCthres[6] & (FE1L886 # !FE1L197);

--FE1L397 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340
--operation mode is arithmetic

FE1L397 = CARRY(M1_COMPR_ctrl_local.FADCthres[6] & FE1L886 & !FE1L197 # !M1_COMPR_ctrl_local.FADCthres[6] & (FE1L886 # !FE1L197));


--FE1L697 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341COMBOUT
--operation mode is arithmetic

FE1L697 = M1_COMPR_ctrl_local.FADCthres[7] & FE1L786 & FE1L397 # !M1_COMPR_ctrl_local.FADCthres[7] & (FE1L786 # FE1L397);

--FE1L597 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341
--operation mode is arithmetic

FE1L597 = CARRY(M1_COMPR_ctrl_local.FADCthres[7] & (!FE1L397 # !FE1L786) # !M1_COMPR_ctrl_local.FADCthres[7] & !FE1L786 & !FE1L397);


--FE1L897 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342COMBOUT
--operation mode is arithmetic

FE1L897 = M1_COMPR_ctrl_local.FADCthres[8] & FE1L686 & !FE1L597 # !M1_COMPR_ctrl_local.FADCthres[8] & (FE1L686 # !FE1L597);

--FE1L797 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342
--operation mode is arithmetic

FE1L797 = CARRY(M1_COMPR_ctrl_local.FADCthres[8] & FE1L686 & !FE1L597 # !M1_COMPR_ctrl_local.FADCthres[8] & (FE1L686 # !FE1L597));


--FE1L997 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1343
--operation mode is normal

FE1L997 = M1_COMPR_ctrl_local.FADCthres[9] & FE1L586 & FE1L797 # !M1_COMPR_ctrl_local.FADCthres[9] & (FE1L586 # FE1L797);


--ME1L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162COMBOUT
--operation mode is arithmetic

ME1L701 = !ME2L163 & ME1L083;

--ME1L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162
--operation mode is arithmetic

ME1L601 = CARRY(!ME2L163 & ME1L083);


--ME1L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163COMBOUT
--operation mode is arithmetic

ME1L901 = ME2L363 & ME1L183 & ME1L601 # !ME2L363 & (ME1L183 # ME1L601);

--ME1L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163
--operation mode is arithmetic

ME1L801 = CARRY(ME2L363 & (!ME1L601 # !ME1L183) # !ME2L363 & !ME1L183 & !ME1L601);


--ME1L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~164COMBOUT
--operation mode is arithmetic

ME1L111 = ME2L563 & ME1L283 & !ME1L801 # !ME2L563 & (ME1L283 # !ME1L801);

--ME1L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~164
--operation mode is arithmetic

ME1L011 = CARRY(ME2L563 & ME1L283 & !ME1L801 # !ME2L563 & (ME1L283 # !ME1L801));


--ME1L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165COMBOUT
--operation mode is arithmetic

ME1L311 = ME2L763 & ME1L383 & ME1L011 # !ME2L763 & (ME1L383 # ME1L011);

--ME1L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165
--operation mode is arithmetic

ME1L211 = CARRY(ME2L763 & (!ME1L011 # !ME1L383) # !ME2L763 & !ME1L383 & !ME1L011);


--ME1L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166COMBOUT
--operation mode is arithmetic

ME1L511 = ME2L963 & ME1L483 & !ME1L211 # !ME2L963 & (ME1L483 # !ME1L211);

--ME1L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166
--operation mode is arithmetic

ME1L411 = CARRY(ME2L963 & ME1L483 & !ME1L211 # !ME2L963 & (ME1L483 # !ME1L211));


--ME1L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167COMBOUT
--operation mode is arithmetic

ME1L711 = ME2L173 & ME1L583 & ME1L411 # !ME2L173 & (ME1L583 # ME1L411);

--ME1L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167
--operation mode is arithmetic

ME1L611 = CARRY(ME2L173 & (!ME1L411 # !ME1L583) # !ME2L173 & !ME1L583 & !ME1L411);


--ME1L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168COMBOUT
--operation mode is arithmetic

ME1L911 = ME2L373 & ME1L683 & !ME1L611 # !ME2L373 & (ME1L683 # !ME1L611);

--ME1L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168
--operation mode is arithmetic

ME1L811 = CARRY(ME2L373 & ME1L683 & !ME1L611 # !ME2L373 & (ME1L683 # !ME1L611));


--ME1L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~169
--operation mode is normal

ME1L021 = ME2L573 & ME1L783 & ME1L811 # !ME2L573 & (ME1L783 # ME1L811);


--ME1L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170COMBOUT
--operation mode is arithmetic

ME1L221 = !ME1L083 & ME2L333;

--ME1L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170
--operation mode is arithmetic

ME1L121 = CARRY(!ME1L083 & ME2L333);


--ME1L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171COMBOUT
--operation mode is arithmetic

ME1L421 = ME1L183 & ME2L133 & ME1L121 # !ME1L183 & (ME2L133 # ME1L121);

--ME1L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171
--operation mode is arithmetic

ME1L321 = CARRY(ME1L183 & (!ME1L121 # !ME2L133) # !ME1L183 & !ME2L133 & !ME1L121);


--ME1L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~172COMBOUT
--operation mode is arithmetic

ME1L621 = ME1L283 & ME2L923 & !ME1L321 # !ME1L283 & (ME2L923 # !ME1L321);

--ME1L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~172
--operation mode is arithmetic

ME1L521 = CARRY(ME1L283 & ME2L923 & !ME1L321 # !ME1L283 & (ME2L923 # !ME1L321));


--ME1L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173COMBOUT
--operation mode is arithmetic

ME1L821 = ME1L383 & ME2L723 & ME1L521 # !ME1L383 & (ME2L723 # ME1L521);

--ME1L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173
--operation mode is arithmetic

ME1L721 = CARRY(ME1L383 & (!ME1L521 # !ME2L723) # !ME1L383 & !ME2L723 & !ME1L521);


--ME1L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174COMBOUT
--operation mode is arithmetic

ME1L031 = ME1L483 & ME2L523 & !ME1L721 # !ME1L483 & (ME2L523 # !ME1L721);

--ME1L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174
--operation mode is arithmetic

ME1L921 = CARRY(ME1L483 & ME2L523 & !ME1L721 # !ME1L483 & (ME2L523 # !ME1L721));


--ME1L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175COMBOUT
--operation mode is arithmetic

ME1L231 = ME1L583 & ME2L323 & ME1L921 # !ME1L583 & (ME2L323 # ME1L921);

--ME1L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175
--operation mode is arithmetic

ME1L131 = CARRY(ME1L583 & (!ME1L921 # !ME2L323) # !ME1L583 & !ME2L323 & !ME1L921);


--ME1L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~176
--operation mode is normal

ME1L331 = ME1L683 & ME2L913 & !ME1L131 # !ME1L683 & (ME2L913 # !ME1L131);


--ME1L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177COMBOUT
--operation mode is arithmetic

ME1L531 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L934;

--ME1L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177
--operation mode is arithmetic

ME1L431 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L934);


--ME1L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178COMBOUT
--operation mode is arithmetic

ME1L731 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L134 & ME1L431 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L134 # ME1L431);

--ME1L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178
--operation mode is arithmetic

ME1L631 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L431 # !ME1L134) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L134 & !ME1L431);


--ME1L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~179COMBOUT
--operation mode is arithmetic

ME1L931 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L324 & !ME1L631 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L324 # !ME1L631);

--ME1L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~179
--operation mode is arithmetic

ME1L831 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L324 & !ME1L631 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L324 # !ME1L631));


--ME1L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180COMBOUT
--operation mode is arithmetic

ME1L141 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L514 & ME1L831 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L514 # ME1L831);

--ME1L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180
--operation mode is arithmetic

ME1L041 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L831 # !ME1L514) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L514 & !ME1L831);


--ME1L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181COMBOUT
--operation mode is arithmetic

ME1L341 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L704 & !ME1L041 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L704 # !ME1L041);

--ME1L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181
--operation mode is arithmetic

ME1L241 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L704 & !ME1L041 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L704 # !ME1L041));


--ME1L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~182
--operation mode is normal

ME1L441 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L993 & ME1L241 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L993 # ME1L241);


--ME1L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183COMBOUT
--operation mode is arithmetic

ME1L641 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L834;

--ME1L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183
--operation mode is arithmetic

ME1L541 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L834);


--ME1L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184COMBOUT
--operation mode is arithmetic

ME1L841 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L034 & ME1L541 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L034 # ME1L541);

--ME1L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184
--operation mode is arithmetic

ME1L741 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L541 # !ME1L034) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L034 & !ME1L541);


--ME1L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~185COMBOUT
--operation mode is arithmetic

ME1L051 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L224 & !ME1L741 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L224 # !ME1L741);

--ME1L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~185
--operation mode is arithmetic

ME1L941 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L224 & !ME1L741 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L224 # !ME1L741));


--ME1L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186COMBOUT
--operation mode is arithmetic

ME1L251 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L414 & ME1L941 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L414 # ME1L941);

--ME1L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186
--operation mode is arithmetic

ME1L151 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L941 # !ME1L414) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L414 & !ME1L941);


--ME1L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187COMBOUT
--operation mode is arithmetic

ME1L451 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L604 & !ME1L151 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L604 # !ME1L151);

--ME1L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187
--operation mode is arithmetic

ME1L351 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L604 & !ME1L151 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L604 # !ME1L151));


--ME1L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~188
--operation mode is normal

ME1L551 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L893 & ME1L351 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L893 # ME1L351);


--ME1L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189COMBOUT
--operation mode is arithmetic

ME1L751 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L734;

--ME1L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189
--operation mode is arithmetic

ME1L651 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L734);


--ME1L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190COMBOUT
--operation mode is arithmetic

ME1L951 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L924 & ME1L651 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L924 # ME1L651);

--ME1L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190
--operation mode is arithmetic

ME1L851 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L651 # !ME1L924) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L924 & !ME1L651);


--ME1L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~191COMBOUT
--operation mode is arithmetic

ME1L161 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L124 & !ME1L851 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L124 # !ME1L851);

--ME1L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~191
--operation mode is arithmetic

ME1L061 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L124 & !ME1L851 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L124 # !ME1L851));


--ME1L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192COMBOUT
--operation mode is arithmetic

ME1L361 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L314 & ME1L061 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L314 # ME1L061);

--ME1L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192
--operation mode is arithmetic

ME1L261 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L061 # !ME1L314) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L314 & !ME1L061);


--ME1L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193COMBOUT
--operation mode is arithmetic

ME1L561 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L504 & !ME1L261 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L504 # !ME1L261);

--ME1L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193
--operation mode is arithmetic

ME1L461 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L504 & !ME1L261 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L504 # !ME1L261));


--ME1L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~194
--operation mode is normal

ME1L661 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L793 & ME1L461 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L793 # ME1L461);


--ME1L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195COMBOUT
--operation mode is arithmetic

ME1L861 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L634;

--ME1L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195
--operation mode is arithmetic

ME1L761 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L634);


--ME1L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196COMBOUT
--operation mode is arithmetic

ME1L071 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L824 & ME1L761 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L824 # ME1L761);

--ME1L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196
--operation mode is arithmetic

ME1L961 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L761 # !ME1L824) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L824 & !ME1L761);


--ME1L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~197COMBOUT
--operation mode is arithmetic

ME1L271 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L024 & !ME1L961 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L024 # !ME1L961);

--ME1L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~197
--operation mode is arithmetic

ME1L171 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L024 & !ME1L961 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L024 # !ME1L961));


--ME1L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198COMBOUT
--operation mode is arithmetic

ME1L471 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L214 & ME1L171 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L214 # ME1L171);

--ME1L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198
--operation mode is arithmetic

ME1L371 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L171 # !ME1L214) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L214 & !ME1L171);


--ME1L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199COMBOUT
--operation mode is arithmetic

ME1L671 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L404 & !ME1L371 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L404 # !ME1L371);

--ME1L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199
--operation mode is arithmetic

ME1L571 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L404 & !ME1L371 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L404 # !ME1L371));


--ME1L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~200
--operation mode is normal

ME1L771 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L693 & ME1L571 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L693 # ME1L571);


--ME1L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201COMBOUT
--operation mode is arithmetic

ME1L971 = !ME2L643 & ME1L083;

--ME1L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201
--operation mode is arithmetic

ME1L871 = CARRY(!ME2L643 & ME1L083);


--ME1L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202COMBOUT
--operation mode is arithmetic

ME1L181 = ME2L843 & ME1L183 & ME1L871 # !ME2L843 & (ME1L183 # ME1L871);

--ME1L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202
--operation mode is arithmetic

ME1L081 = CARRY(ME2L843 & (!ME1L871 # !ME1L183) # !ME2L843 & !ME1L183 & !ME1L871);


--ME1L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~203COMBOUT
--operation mode is arithmetic

ME1L381 = ME2L053 & ME1L283 & !ME1L081 # !ME2L053 & (ME1L283 # !ME1L081);

--ME1L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~203
--operation mode is arithmetic

ME1L281 = CARRY(ME2L053 & ME1L283 & !ME1L081 # !ME2L053 & (ME1L283 # !ME1L081));


--ME1L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204COMBOUT
--operation mode is arithmetic

ME1L581 = ME2L253 & ME1L383 & ME1L281 # !ME2L253 & (ME1L383 # ME1L281);

--ME1L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204
--operation mode is arithmetic

ME1L481 = CARRY(ME2L253 & (!ME1L281 # !ME1L383) # !ME2L253 & !ME1L383 & !ME1L281);


--ME1L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205COMBOUT
--operation mode is arithmetic

ME1L781 = ME2L453 & ME1L483 & !ME1L481 # !ME2L453 & (ME1L483 # !ME1L481);

--ME1L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205
--operation mode is arithmetic

ME1L681 = CARRY(ME2L453 & ME1L483 & !ME1L481 # !ME2L453 & (ME1L483 # !ME1L481));


--ME1L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206COMBOUT
--operation mode is arithmetic

ME1L981 = ME2L653 & ME1L583 & ME1L681 # !ME2L653 & (ME1L583 # ME1L681);

--ME1L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206
--operation mode is arithmetic

ME1L881 = CARRY(ME2L653 & (!ME1L681 # !ME1L583) # !ME2L653 & !ME1L583 & !ME1L681);


--ME1L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207COMBOUT
--operation mode is arithmetic

ME1L191 = ME2L853 & ME1L683 & !ME1L881 # !ME2L853 & (ME1L683 # !ME1L881);

--ME1L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207
--operation mode is arithmetic

ME1L091 = CARRY(ME2L853 & ME1L683 & !ME1L881 # !ME2L853 & (ME1L683 # !ME1L881));


--ME1L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~208
--operation mode is normal

ME1L291 = ME2L063 & ME1L783 & ME1L091 # !ME2L063 & (ME1L783 # ME1L091);


--ME1L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~209COMBOUT
--operation mode is arithmetic

ME1L491 = !ME1L083 & ME2L543;

--ME1L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~209
--operation mode is arithmetic

ME1L391 = CARRY(!ME1L083 & ME2L543);


--ME1L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210COMBOUT
--operation mode is arithmetic

ME1L691 = ME1L183 & ME2L343 & ME1L391 # !ME1L183 & (ME2L343 # ME1L391);

--ME1L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210
--operation mode is arithmetic

ME1L591 = CARRY(ME1L183 & (!ME1L391 # !ME2L343) # !ME1L183 & !ME2L343 & !ME1L391);


--ME1L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211COMBOUT
--operation mode is arithmetic

ME1L891 = ME1L283 & ME2L143 & !ME1L591 # !ME1L283 & (ME2L143 # !ME1L591);

--ME1L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211
--operation mode is arithmetic

ME1L791 = CARRY(ME1L283 & ME2L143 & !ME1L591 # !ME1L283 & (ME2L143 # !ME1L591));


--ME1L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212COMBOUT
--operation mode is arithmetic

ME1L002 = ME1L383 & ME2L933 & ME1L791 # !ME1L383 & (ME2L933 # ME1L791);

--ME1L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212
--operation mode is arithmetic

ME1L991 = CARRY(ME1L383 & (!ME1L791 # !ME2L933) # !ME1L383 & !ME2L933 & !ME1L791);


--ME1L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213COMBOUT
--operation mode is arithmetic

ME1L202 = ME1L483 & ME2L733 & !ME1L991 # !ME1L483 & (ME2L733 # !ME1L991);

--ME1L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213
--operation mode is arithmetic

ME1L102 = CARRY(ME1L483 & ME2L733 & !ME1L991 # !ME1L483 & (ME2L733 # !ME1L991));


--ME1L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214COMBOUT
--operation mode is arithmetic

ME1L402 = ME1L583 & ME2L533 & ME1L102 # !ME1L583 & (ME2L533 # ME1L102);

--ME1L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214
--operation mode is arithmetic

ME1L302 = CARRY(ME1L583 & (!ME1L102 # !ME2L533) # !ME1L583 & !ME2L533 & !ME1L102);


--ME1L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~215
--operation mode is normal

ME1L502 = ME1L683 & ME2L123 & !ME1L302 # !ME1L683 & (ME2L123 # !ME1L302);


--ME1L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216COMBOUT
--operation mode is arithmetic

ME1L702 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L344;

--ME1L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216
--operation mode is arithmetic

ME1L602 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L344);


--ME1L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217COMBOUT
--operation mode is arithmetic

ME1L902 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L534 & ME1L602 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L534 # ME1L602);

--ME1L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217
--operation mode is arithmetic

ME1L802 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L602 # !ME1L534) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L534 & !ME1L602);


--ME1L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218COMBOUT
--operation mode is arithmetic

ME1L112 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L724 & !ME1L802 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L724 # !ME1L802);

--ME1L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218
--operation mode is arithmetic

ME1L012 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L724 & !ME1L802 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L724 # !ME1L802));


--ME1L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219COMBOUT
--operation mode is arithmetic

ME1L312 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L914 & ME1L012 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L914 # ME1L012);

--ME1L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219
--operation mode is arithmetic

ME1L212 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L012 # !ME1L914) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L914 & !ME1L012);


--ME1L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220COMBOUT
--operation mode is arithmetic

ME1L512 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L114 & !ME1L212 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L114 # !ME1L212);

--ME1L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220
--operation mode is arithmetic

ME1L412 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L114 & !ME1L212 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L114 # !ME1L212));


--ME1L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~221
--operation mode is normal

ME1L612 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L304 & ME1L412 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L304 # ME1L412);


--ME1L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222COMBOUT
--operation mode is arithmetic

ME1L812 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L244;

--ME1L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222
--operation mode is arithmetic

ME1L712 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L244);


--ME1L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223COMBOUT
--operation mode is arithmetic

ME1L022 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L434 & ME1L712 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L434 # ME1L712);

--ME1L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223
--operation mode is arithmetic

ME1L912 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L712 # !ME1L434) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L434 & !ME1L712);


--ME1L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224COMBOUT
--operation mode is arithmetic

ME1L222 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L624 & !ME1L912 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L624 # !ME1L912);

--ME1L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224
--operation mode is arithmetic

ME1L122 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L624 & !ME1L912 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L624 # !ME1L912));


--ME1L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225COMBOUT
--operation mode is arithmetic

ME1L422 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L814 & ME1L122 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L814 # ME1L122);

--ME1L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225
--operation mode is arithmetic

ME1L322 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L122 # !ME1L814) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L814 & !ME1L122);


--ME1L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226COMBOUT
--operation mode is arithmetic

ME1L622 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L014 & !ME1L322 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L014 # !ME1L322);

--ME1L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226
--operation mode is arithmetic

ME1L522 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L014 & !ME1L322 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L014 # !ME1L322));


--ME1L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~227
--operation mode is normal

ME1L722 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L204 & ME1L522 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L204 # ME1L522);


--ME1L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~228COMBOUT
--operation mode is arithmetic

ME1L922 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L144;

--ME1L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~228
--operation mode is arithmetic

ME1L822 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L144);


--ME1L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~229COMBOUT
--operation mode is arithmetic

ME1L132 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L334 & ME1L822 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L334 # ME1L822);

--ME1L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~229
--operation mode is arithmetic

ME1L032 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L822 # !ME1L334) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L334 & !ME1L822);


--ME1L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~230COMBOUT
--operation mode is arithmetic

ME1L332 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L524 & !ME1L032 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L524 # !ME1L032);

--ME1L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~230
--operation mode is arithmetic

ME1L232 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L524 & !ME1L032 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L524 # !ME1L032));


--ME1L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~231COMBOUT
--operation mode is arithmetic

ME1L532 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L714 & ME1L232 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L714 # ME1L232);

--ME1L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~231
--operation mode is arithmetic

ME1L432 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L232 # !ME1L714) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L714 & !ME1L232);


--ME1L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~232COMBOUT
--operation mode is arithmetic

ME1L732 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L904 & !ME1L432 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L904 # !ME1L432);

--ME1L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~232
--operation mode is arithmetic

ME1L632 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L904 & !ME1L432 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L904 # !ME1L432));


--ME1L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~233
--operation mode is normal

ME1L832 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L104 & ME1L632 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L104 # ME1L632);


--ME1L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~234COMBOUT
--operation mode is arithmetic

ME1L042 = !M1_LC_ctrl_local.lc_pre_window[0] & ME1L044;

--ME1L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~234
--operation mode is arithmetic

ME1L932 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & ME1L044);


--ME1L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~235COMBOUT
--operation mode is arithmetic

ME1L242 = M1_LC_ctrl_local.lc_pre_window[1] & ME1L234 & ME1L932 # !M1_LC_ctrl_local.lc_pre_window[1] & (ME1L234 # ME1L932);

--ME1L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~235
--operation mode is arithmetic

ME1L142 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!ME1L932 # !ME1L234) # !M1_LC_ctrl_local.lc_pre_window[1] & !ME1L234 & !ME1L932);


--ME1L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~236COMBOUT
--operation mode is arithmetic

ME1L442 = M1_LC_ctrl_local.lc_pre_window[2] & ME1L424 & !ME1L142 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L424 # !ME1L142);

--ME1L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~236
--operation mode is arithmetic

ME1L342 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & ME1L424 & !ME1L142 # !M1_LC_ctrl_local.lc_pre_window[2] & (ME1L424 # !ME1L142));


--ME1L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~237COMBOUT
--operation mode is arithmetic

ME1L642 = M1_LC_ctrl_local.lc_pre_window[3] & ME1L614 & ME1L342 # !M1_LC_ctrl_local.lc_pre_window[3] & (ME1L614 # ME1L342);

--ME1L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~237
--operation mode is arithmetic

ME1L542 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!ME1L342 # !ME1L614) # !M1_LC_ctrl_local.lc_pre_window[3] & !ME1L614 & !ME1L342);


--ME1L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~238COMBOUT
--operation mode is arithmetic

ME1L842 = M1_LC_ctrl_local.lc_pre_window[4] & ME1L804 & !ME1L542 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L804 # !ME1L542);

--ME1L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~238
--operation mode is arithmetic

ME1L742 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & ME1L804 & !ME1L542 # !M1_LC_ctrl_local.lc_pre_window[4] & (ME1L804 # !ME1L542));


--ME1L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~239
--operation mode is normal

ME1L942 = M1_LC_ctrl_local.lc_pre_window[5] & ME1L004 & ME1L742 # !M1_LC_ctrl_local.lc_pre_window[5] & (ME1L004 # ME1L742);


--FE2L208 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1336COMBOUT
--operation mode is arithmetic

FE2L208 = !M1_COMPR_ctrl_local.ATWDb0thres[0] & FE2L507;

--FE2L108 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1336
--operation mode is arithmetic

FE2L108 = CARRY(!M1_COMPR_ctrl_local.ATWDb0thres[0] & FE2L507);


--FE2L408 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1337COMBOUT
--operation mode is arithmetic

FE2L408 = M1_COMPR_ctrl_local.ATWDb0thres[1] & FE2L407 & FE2L108 # !M1_COMPR_ctrl_local.ATWDb0thres[1] & (FE2L407 # FE2L108);

--FE2L308 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1337
--operation mode is arithmetic

FE2L308 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[1] & (!FE2L108 # !FE2L407) # !M1_COMPR_ctrl_local.ATWDb0thres[1] & !FE2L407 & !FE2L108);


--FE2L608 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1338COMBOUT
--operation mode is arithmetic

FE2L608 = M1_COMPR_ctrl_local.ATWDb0thres[2] & FE2L307 & !FE2L308 # !M1_COMPR_ctrl_local.ATWDb0thres[2] & (FE2L307 # !FE2L308);

--FE2L508 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1338
--operation mode is arithmetic

FE2L508 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[2] & FE2L307 & !FE2L308 # !M1_COMPR_ctrl_local.ATWDb0thres[2] & (FE2L307 # !FE2L308));


--FE2L808 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1339COMBOUT
--operation mode is arithmetic

FE2L808 = M1_COMPR_ctrl_local.ATWDb0thres[3] & FE2L207 & FE2L508 # !M1_COMPR_ctrl_local.ATWDb0thres[3] & (FE2L207 # FE2L508);

--FE2L708 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1339
--operation mode is arithmetic

FE2L708 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[3] & (!FE2L508 # !FE2L207) # !M1_COMPR_ctrl_local.ATWDb0thres[3] & !FE2L207 & !FE2L508);


--FE2L018 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1340COMBOUT
--operation mode is arithmetic

FE2L018 = M1_COMPR_ctrl_local.ATWDb0thres[4] & FE2L107 & !FE2L708 # !M1_COMPR_ctrl_local.ATWDb0thres[4] & (FE2L107 # !FE2L708);

--FE2L908 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1340
--operation mode is arithmetic

FE2L908 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[4] & FE2L107 & !FE2L708 # !M1_COMPR_ctrl_local.ATWDb0thres[4] & (FE2L107 # !FE2L708));


--FE2L218 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1341COMBOUT
--operation mode is arithmetic

FE2L218 = M1_COMPR_ctrl_local.ATWDb0thres[5] & FE2L007 & FE2L908 # !M1_COMPR_ctrl_local.ATWDb0thres[5] & (FE2L007 # FE2L908);

--FE2L118 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1341
--operation mode is arithmetic

FE2L118 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[5] & (!FE2L908 # !FE2L007) # !M1_COMPR_ctrl_local.ATWDb0thres[5] & !FE2L007 & !FE2L908);


--FE2L418 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1342COMBOUT
--operation mode is arithmetic

FE2L418 = M1_COMPR_ctrl_local.ATWDb0thres[6] & FE2L996 & !FE2L118 # !M1_COMPR_ctrl_local.ATWDb0thres[6] & (FE2L996 # !FE2L118);

--FE2L318 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1342
--operation mode is arithmetic

FE2L318 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[6] & FE2L996 & !FE2L118 # !M1_COMPR_ctrl_local.ATWDb0thres[6] & (FE2L996 # !FE2L118));


--FE2L618 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1343COMBOUT
--operation mode is arithmetic

FE2L618 = M1_COMPR_ctrl_local.ATWDb0thres[7] & FE2L896 & FE2L318 # !M1_COMPR_ctrl_local.ATWDb0thres[7] & (FE2L896 # FE2L318);

--FE2L518 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1343
--operation mode is arithmetic

FE2L518 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[7] & (!FE2L318 # !FE2L896) # !M1_COMPR_ctrl_local.ATWDb0thres[7] & !FE2L896 & !FE2L318);


--FE2L818 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1344COMBOUT
--operation mode is arithmetic

FE2L818 = M1_COMPR_ctrl_local.ATWDb0thres[8] & FE2L796 & !FE2L518 # !M1_COMPR_ctrl_local.ATWDb0thres[8] & (FE2L796 # !FE2L518);

--FE2L718 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1344
--operation mode is arithmetic

FE2L718 = CARRY(M1_COMPR_ctrl_local.ATWDb0thres[8] & FE2L796 & !FE2L518 # !M1_COMPR_ctrl_local.ATWDb0thres[8] & (FE2L796 # !FE2L518));


--FE2L918 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1345
--operation mode is normal

FE2L918 = M1_COMPR_ctrl_local.ATWDb0thres[9] & FE2L696 & FE2L718 # !M1_COMPR_ctrl_local.ATWDb0thres[9] & (FE2L696 # FE2L718);


--FE2L128 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1346COMBOUT
--operation mode is arithmetic

FE2L128 = !M1_COMPR_ctrl_local.ATWDb2thres[0] & FE2L507;

--FE2L028 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1346
--operation mode is arithmetic

FE2L028 = CARRY(!M1_COMPR_ctrl_local.ATWDb2thres[0] & FE2L507);


--FE2L328 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1347COMBOUT
--operation mode is arithmetic

FE2L328 = M1_COMPR_ctrl_local.ATWDb2thres[1] & FE2L407 & FE2L028 # !M1_COMPR_ctrl_local.ATWDb2thres[1] & (FE2L407 # FE2L028);

--FE2L228 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1347
--operation mode is arithmetic

FE2L228 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[1] & (!FE2L028 # !FE2L407) # !M1_COMPR_ctrl_local.ATWDb2thres[1] & !FE2L407 & !FE2L028);


--FE2L528 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1348COMBOUT
--operation mode is arithmetic

FE2L528 = M1_COMPR_ctrl_local.ATWDb2thres[2] & FE2L307 & !FE2L228 # !M1_COMPR_ctrl_local.ATWDb2thres[2] & (FE2L307 # !FE2L228);

--FE2L428 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1348
--operation mode is arithmetic

FE2L428 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[2] & FE2L307 & !FE2L228 # !M1_COMPR_ctrl_local.ATWDb2thres[2] & (FE2L307 # !FE2L228));


--FE2L728 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1349COMBOUT
--operation mode is arithmetic

FE2L728 = M1_COMPR_ctrl_local.ATWDb2thres[3] & FE2L207 & FE2L428 # !M1_COMPR_ctrl_local.ATWDb2thres[3] & (FE2L207 # FE2L428);

--FE2L628 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1349
--operation mode is arithmetic

FE2L628 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[3] & (!FE2L428 # !FE2L207) # !M1_COMPR_ctrl_local.ATWDb2thres[3] & !FE2L207 & !FE2L428);


--FE2L928 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1350COMBOUT
--operation mode is arithmetic

FE2L928 = M1_COMPR_ctrl_local.ATWDb2thres[4] & FE2L107 & !FE2L628 # !M1_COMPR_ctrl_local.ATWDb2thres[4] & (FE2L107 # !FE2L628);

--FE2L828 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1350
--operation mode is arithmetic

FE2L828 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[4] & FE2L107 & !FE2L628 # !M1_COMPR_ctrl_local.ATWDb2thres[4] & (FE2L107 # !FE2L628));


--FE2L138 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1351COMBOUT
--operation mode is arithmetic

FE2L138 = M1_COMPR_ctrl_local.ATWDb2thres[5] & FE2L007 & FE2L828 # !M1_COMPR_ctrl_local.ATWDb2thres[5] & (FE2L007 # FE2L828);

--FE2L038 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1351
--operation mode is arithmetic

FE2L038 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[5] & (!FE2L828 # !FE2L007) # !M1_COMPR_ctrl_local.ATWDb2thres[5] & !FE2L007 & !FE2L828);


--FE2L338 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1352COMBOUT
--operation mode is arithmetic

FE2L338 = M1_COMPR_ctrl_local.ATWDb2thres[6] & FE2L996 & !FE2L038 # !M1_COMPR_ctrl_local.ATWDb2thres[6] & (FE2L996 # !FE2L038);

--FE2L238 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1352
--operation mode is arithmetic

FE2L238 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[6] & FE2L996 & !FE2L038 # !M1_COMPR_ctrl_local.ATWDb2thres[6] & (FE2L996 # !FE2L038));


--FE2L538 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1353COMBOUT
--operation mode is arithmetic

FE2L538 = M1_COMPR_ctrl_local.ATWDb2thres[7] & FE2L896 & FE2L238 # !M1_COMPR_ctrl_local.ATWDb2thres[7] & (FE2L896 # FE2L238);

--FE2L438 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1353
--operation mode is arithmetic

FE2L438 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[7] & (!FE2L238 # !FE2L896) # !M1_COMPR_ctrl_local.ATWDb2thres[7] & !FE2L896 & !FE2L238);


--FE2L738 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1354COMBOUT
--operation mode is arithmetic

FE2L738 = M1_COMPR_ctrl_local.ATWDb2thres[8] & FE2L796 & !FE2L438 # !M1_COMPR_ctrl_local.ATWDb2thres[8] & (FE2L796 # !FE2L438);

--FE2L638 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1354
--operation mode is arithmetic

FE2L638 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[8] & FE2L796 & !FE2L438 # !M1_COMPR_ctrl_local.ATWDb2thres[8] & (FE2L796 # !FE2L438));


--FE2L838 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1355
--operation mode is normal

FE2L838 = M1_COMPR_ctrl_local.ATWDb2thres[9] & FE2L696 & FE2L638 # !M1_COMPR_ctrl_local.ATWDb2thres[9] & (FE2L696 # FE2L638);


--FE2L048 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1356COMBOUT
--operation mode is arithmetic

FE2L048 = !M1_COMPR_ctrl_local.ATWDb1thres[0] & FE2L507;

--FE2L938 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1356
--operation mode is arithmetic

FE2L938 = CARRY(!M1_COMPR_ctrl_local.ATWDb1thres[0] & FE2L507);


--FE2L248 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1357COMBOUT
--operation mode is arithmetic

FE2L248 = M1_COMPR_ctrl_local.ATWDb1thres[1] & FE2L407 & FE2L938 # !M1_COMPR_ctrl_local.ATWDb1thres[1] & (FE2L407 # FE2L938);

--FE2L148 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1357
--operation mode is arithmetic

FE2L148 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[1] & (!FE2L938 # !FE2L407) # !M1_COMPR_ctrl_local.ATWDb1thres[1] & !FE2L407 & !FE2L938);


--FE2L448 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1358COMBOUT
--operation mode is arithmetic

FE2L448 = M1_COMPR_ctrl_local.ATWDb1thres[2] & FE2L307 & !FE2L148 # !M1_COMPR_ctrl_local.ATWDb1thres[2] & (FE2L307 # !FE2L148);

--FE2L348 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1358
--operation mode is arithmetic

FE2L348 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[2] & FE2L307 & !FE2L148 # !M1_COMPR_ctrl_local.ATWDb1thres[2] & (FE2L307 # !FE2L148));


--FE2L648 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1359COMBOUT
--operation mode is arithmetic

FE2L648 = M1_COMPR_ctrl_local.ATWDb1thres[3] & FE2L207 & FE2L348 # !M1_COMPR_ctrl_local.ATWDb1thres[3] & (FE2L207 # FE2L348);

--FE2L548 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1359
--operation mode is arithmetic

FE2L548 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[3] & (!FE2L348 # !FE2L207) # !M1_COMPR_ctrl_local.ATWDb1thres[3] & !FE2L207 & !FE2L348);


--FE2L848 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1360COMBOUT
--operation mode is arithmetic

FE2L848 = M1_COMPR_ctrl_local.ATWDb1thres[4] & FE2L107 & !FE2L548 # !M1_COMPR_ctrl_local.ATWDb1thres[4] & (FE2L107 # !FE2L548);

--FE2L748 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1360
--operation mode is arithmetic

FE2L748 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[4] & FE2L107 & !FE2L548 # !M1_COMPR_ctrl_local.ATWDb1thres[4] & (FE2L107 # !FE2L548));


--FE2L058 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1361COMBOUT
--operation mode is arithmetic

FE2L058 = M1_COMPR_ctrl_local.ATWDb1thres[5] & FE2L007 & FE2L748 # !M1_COMPR_ctrl_local.ATWDb1thres[5] & (FE2L007 # FE2L748);

--FE2L948 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1361
--operation mode is arithmetic

FE2L948 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[5] & (!FE2L748 # !FE2L007) # !M1_COMPR_ctrl_local.ATWDb1thres[5] & !FE2L007 & !FE2L748);


--FE2L258 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1362COMBOUT
--operation mode is arithmetic

FE2L258 = M1_COMPR_ctrl_local.ATWDb1thres[6] & FE2L996 & !FE2L948 # !M1_COMPR_ctrl_local.ATWDb1thres[6] & (FE2L996 # !FE2L948);

--FE2L158 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1362
--operation mode is arithmetic

FE2L158 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[6] & FE2L996 & !FE2L948 # !M1_COMPR_ctrl_local.ATWDb1thres[6] & (FE2L996 # !FE2L948));


--FE2L458 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1363COMBOUT
--operation mode is arithmetic

FE2L458 = M1_COMPR_ctrl_local.ATWDb1thres[7] & FE2L896 & FE2L158 # !M1_COMPR_ctrl_local.ATWDb1thres[7] & (FE2L896 # FE2L158);

--FE2L358 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1363
--operation mode is arithmetic

FE2L358 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[7] & (!FE2L158 # !FE2L896) # !M1_COMPR_ctrl_local.ATWDb1thres[7] & !FE2L896 & !FE2L158);


--FE2L658 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1364COMBOUT
--operation mode is arithmetic

FE2L658 = M1_COMPR_ctrl_local.ATWDb1thres[8] & FE2L796 & !FE2L358 # !M1_COMPR_ctrl_local.ATWDb1thres[8] & (FE2L796 # !FE2L358);

--FE2L558 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1364
--operation mode is arithmetic

FE2L558 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[8] & FE2L796 & !FE2L358 # !M1_COMPR_ctrl_local.ATWDb1thres[8] & (FE2L796 # !FE2L358));


--FE2L758 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1365
--operation mode is normal

FE2L758 = M1_COMPR_ctrl_local.ATWDb1thres[9] & FE2L696 & FE2L558 # !M1_COMPR_ctrl_local.ATWDb1thres[9] & (FE2L696 # FE2L558);


--FE2L958 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1366COMBOUT
--operation mode is arithmetic

FE2L958 = !M1_COMPR_ctrl_local.ATWDb3thres[0] & FE2L507;

--FE2L858 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1366
--operation mode is arithmetic

FE2L858 = CARRY(!M1_COMPR_ctrl_local.ATWDb3thres[0] & FE2L507);


--FE2L168 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1367COMBOUT
--operation mode is arithmetic

FE2L168 = M1_COMPR_ctrl_local.ATWDb3thres[1] & FE2L407 & FE2L858 # !M1_COMPR_ctrl_local.ATWDb3thres[1] & (FE2L407 # FE2L858);

--FE2L068 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1367
--operation mode is arithmetic

FE2L068 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[1] & (!FE2L858 # !FE2L407) # !M1_COMPR_ctrl_local.ATWDb3thres[1] & !FE2L407 & !FE2L858);


--FE2L368 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1368COMBOUT
--operation mode is arithmetic

FE2L368 = M1_COMPR_ctrl_local.ATWDb3thres[2] & FE2L307 & !FE2L068 # !M1_COMPR_ctrl_local.ATWDb3thres[2] & (FE2L307 # !FE2L068);

--FE2L268 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1368
--operation mode is arithmetic

FE2L268 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[2] & FE2L307 & !FE2L068 # !M1_COMPR_ctrl_local.ATWDb3thres[2] & (FE2L307 # !FE2L068));


--FE2L568 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1369COMBOUT
--operation mode is arithmetic

FE2L568 = M1_COMPR_ctrl_local.ATWDb3thres[3] & FE2L207 & FE2L268 # !M1_COMPR_ctrl_local.ATWDb3thres[3] & (FE2L207 # FE2L268);

--FE2L468 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1369
--operation mode is arithmetic

FE2L468 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[3] & (!FE2L268 # !FE2L207) # !M1_COMPR_ctrl_local.ATWDb3thres[3] & !FE2L207 & !FE2L268);


--FE2L768 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1370COMBOUT
--operation mode is arithmetic

FE2L768 = M1_COMPR_ctrl_local.ATWDb3thres[4] & FE2L107 & !FE2L468 # !M1_COMPR_ctrl_local.ATWDb3thres[4] & (FE2L107 # !FE2L468);

--FE2L668 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1370
--operation mode is arithmetic

FE2L668 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[4] & FE2L107 & !FE2L468 # !M1_COMPR_ctrl_local.ATWDb3thres[4] & (FE2L107 # !FE2L468));


--FE2L968 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1371COMBOUT
--operation mode is arithmetic

FE2L968 = M1_COMPR_ctrl_local.ATWDb3thres[5] & FE2L007 & FE2L668 # !M1_COMPR_ctrl_local.ATWDb3thres[5] & (FE2L007 # FE2L668);

--FE2L868 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1371
--operation mode is arithmetic

FE2L868 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[5] & (!FE2L668 # !FE2L007) # !M1_COMPR_ctrl_local.ATWDb3thres[5] & !FE2L007 & !FE2L668);


--FE2L178 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1372COMBOUT
--operation mode is arithmetic

FE2L178 = M1_COMPR_ctrl_local.ATWDb3thres[6] & FE2L996 & !FE2L868 # !M1_COMPR_ctrl_local.ATWDb3thres[6] & (FE2L996 # !FE2L868);

--FE2L078 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1372
--operation mode is arithmetic

FE2L078 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[6] & FE2L996 & !FE2L868 # !M1_COMPR_ctrl_local.ATWDb3thres[6] & (FE2L996 # !FE2L868));


--FE2L378 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1373COMBOUT
--operation mode is arithmetic

FE2L378 = M1_COMPR_ctrl_local.ATWDb3thres[7] & FE2L896 & FE2L078 # !M1_COMPR_ctrl_local.ATWDb3thres[7] & (FE2L896 # FE2L078);

--FE2L278 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1373
--operation mode is arithmetic

FE2L278 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[7] & (!FE2L078 # !FE2L896) # !M1_COMPR_ctrl_local.ATWDb3thres[7] & !FE2L896 & !FE2L078);


--FE2L578 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1374COMBOUT
--operation mode is arithmetic

FE2L578 = M1_COMPR_ctrl_local.ATWDb3thres[8] & FE2L796 & !FE2L278 # !M1_COMPR_ctrl_local.ATWDb3thres[8] & (FE2L796 # !FE2L278);

--FE2L478 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1374
--operation mode is arithmetic

FE2L478 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[8] & FE2L796 & !FE2L278 # !M1_COMPR_ctrl_local.ATWDb3thres[8] & (FE2L796 # !FE2L278));


--FE2L678 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1375
--operation mode is normal

FE2L678 = M1_COMPR_ctrl_local.ATWDb3thres[9] & FE2L696 & FE2L478 # !M1_COMPR_ctrl_local.ATWDb3thres[9] & (FE2L696 # FE2L478);


--ME2L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~294COMBOUT
--operation mode is arithmetic

ME2L972 = !M1_LC_ctrl_local.lc_self_window[0] & ME2L525;

--ME2L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~294
--operation mode is arithmetic

ME2L872 = CARRY(!M1_LC_ctrl_local.lc_self_window[0] & ME2L525);


--ME2L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~295COMBOUT
--operation mode is arithmetic

ME2L182 = M1_LC_ctrl_local.lc_self_window[1] & ME2L625 & ME2L872 # !M1_LC_ctrl_local.lc_self_window[1] & (ME2L625 # ME2L872);

--ME2L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~295
--operation mode is arithmetic

ME2L082 = CARRY(M1_LC_ctrl_local.lc_self_window[1] & (!ME2L872 # !ME2L625) # !M1_LC_ctrl_local.lc_self_window[1] & !ME2L625 & !ME2L872);


--ME2L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~296COMBOUT
--operation mode is arithmetic

ME2L382 = M1_LC_ctrl_local.lc_self_window[2] & ME2L725 & !ME2L082 # !M1_LC_ctrl_local.lc_self_window[2] & (ME2L725 # !ME2L082);

--ME2L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~296
--operation mode is arithmetic

ME2L282 = CARRY(M1_LC_ctrl_local.lc_self_window[2] & ME2L725 & !ME2L082 # !M1_LC_ctrl_local.lc_self_window[2] & (ME2L725 # !ME2L082));


--ME2L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~297COMBOUT
--operation mode is arithmetic

ME2L582 = M1_LC_ctrl_local.lc_self_window[3] & ME2L825 & ME2L282 # !M1_LC_ctrl_local.lc_self_window[3] & (ME2L825 # ME2L282);

--ME2L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~297
--operation mode is arithmetic

ME2L482 = CARRY(M1_LC_ctrl_local.lc_self_window[3] & (!ME2L282 # !ME2L825) # !M1_LC_ctrl_local.lc_self_window[3] & !ME2L825 & !ME2L282);


--ME2L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~298COMBOUT
--operation mode is arithmetic

ME2L782 = M1_LC_ctrl_local.lc_self_window[4] & ME2L925 & !ME2L482 # !M1_LC_ctrl_local.lc_self_window[4] & (ME2L925 # !ME2L482);

--ME2L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~298
--operation mode is arithmetic

ME2L682 = CARRY(M1_LC_ctrl_local.lc_self_window[4] & ME2L925 & !ME2L482 # !M1_LC_ctrl_local.lc_self_window[4] & (ME2L925 # !ME2L482));


--ME2L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~299
--operation mode is normal

ME2L882 = M1_LC_ctrl_local.lc_self_window[5] & ME2L035 & ME2L682 # !M1_LC_ctrl_local.lc_self_window[5] & (ME2L035 # ME2L682);


--FE1L108 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1344COMBOUT
--operation mode is arithmetic

FE1L108 = !M1_COMPR_ctrl_local.ATWDa0thres[0] & FE1L507;

--FE1L008 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1344
--operation mode is arithmetic

FE1L008 = CARRY(!M1_COMPR_ctrl_local.ATWDa0thres[0] & FE1L507);


--FE1L308 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1345COMBOUT
--operation mode is arithmetic

FE1L308 = M1_COMPR_ctrl_local.ATWDa0thres[1] & FE1L407 & FE1L008 # !M1_COMPR_ctrl_local.ATWDa0thres[1] & (FE1L407 # FE1L008);

--FE1L208 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1345
--operation mode is arithmetic

FE1L208 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[1] & (!FE1L008 # !FE1L407) # !M1_COMPR_ctrl_local.ATWDa0thres[1] & !FE1L407 & !FE1L008);


--FE1L508 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1346COMBOUT
--operation mode is arithmetic

FE1L508 = M1_COMPR_ctrl_local.ATWDa0thres[2] & FE1L307 & !FE1L208 # !M1_COMPR_ctrl_local.ATWDa0thres[2] & (FE1L307 # !FE1L208);

--FE1L408 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1346
--operation mode is arithmetic

FE1L408 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[2] & FE1L307 & !FE1L208 # !M1_COMPR_ctrl_local.ATWDa0thres[2] & (FE1L307 # !FE1L208));


--FE1L708 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1347COMBOUT
--operation mode is arithmetic

FE1L708 = M1_COMPR_ctrl_local.ATWDa0thres[3] & FE1L207 & FE1L408 # !M1_COMPR_ctrl_local.ATWDa0thres[3] & (FE1L207 # FE1L408);

--FE1L608 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1347
--operation mode is arithmetic

FE1L608 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[3] & (!FE1L408 # !FE1L207) # !M1_COMPR_ctrl_local.ATWDa0thres[3] & !FE1L207 & !FE1L408);


--FE1L908 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1348COMBOUT
--operation mode is arithmetic

FE1L908 = M1_COMPR_ctrl_local.ATWDa0thres[4] & FE1L107 & !FE1L608 # !M1_COMPR_ctrl_local.ATWDa0thres[4] & (FE1L107 # !FE1L608);

--FE1L808 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1348
--operation mode is arithmetic

FE1L808 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[4] & FE1L107 & !FE1L608 # !M1_COMPR_ctrl_local.ATWDa0thres[4] & (FE1L107 # !FE1L608));


--FE1L118 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1349COMBOUT
--operation mode is arithmetic

FE1L118 = M1_COMPR_ctrl_local.ATWDa0thres[5] & FE1L007 & FE1L808 # !M1_COMPR_ctrl_local.ATWDa0thres[5] & (FE1L007 # FE1L808);

--FE1L018 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1349
--operation mode is arithmetic

FE1L018 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[5] & (!FE1L808 # !FE1L007) # !M1_COMPR_ctrl_local.ATWDa0thres[5] & !FE1L007 & !FE1L808);


--FE1L318 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1350COMBOUT
--operation mode is arithmetic

FE1L318 = M1_COMPR_ctrl_local.ATWDa0thres[6] & FE1L996 & !FE1L018 # !M1_COMPR_ctrl_local.ATWDa0thres[6] & (FE1L996 # !FE1L018);

--FE1L218 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1350
--operation mode is arithmetic

FE1L218 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[6] & FE1L996 & !FE1L018 # !M1_COMPR_ctrl_local.ATWDa0thres[6] & (FE1L996 # !FE1L018));


--FE1L518 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1351COMBOUT
--operation mode is arithmetic

FE1L518 = M1_COMPR_ctrl_local.ATWDa0thres[7] & FE1L896 & FE1L218 # !M1_COMPR_ctrl_local.ATWDa0thres[7] & (FE1L896 # FE1L218);

--FE1L418 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1351
--operation mode is arithmetic

FE1L418 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[7] & (!FE1L218 # !FE1L896) # !M1_COMPR_ctrl_local.ATWDa0thres[7] & !FE1L896 & !FE1L218);


--FE1L718 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1352COMBOUT
--operation mode is arithmetic

FE1L718 = M1_COMPR_ctrl_local.ATWDa0thres[8] & FE1L796 & !FE1L418 # !M1_COMPR_ctrl_local.ATWDa0thres[8] & (FE1L796 # !FE1L418);

--FE1L618 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1352
--operation mode is arithmetic

FE1L618 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[8] & FE1L796 & !FE1L418 # !M1_COMPR_ctrl_local.ATWDa0thres[8] & (FE1L796 # !FE1L418));


--FE1L818 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1353
--operation mode is normal

FE1L818 = M1_COMPR_ctrl_local.ATWDa0thres[9] & FE1L696 & FE1L618 # !M1_COMPR_ctrl_local.ATWDa0thres[9] & (FE1L696 # FE1L618);


--FE1L028 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1354COMBOUT
--operation mode is arithmetic

FE1L028 = !M1_COMPR_ctrl_local.ATWDa2thres[0] & FE1L507;

--FE1L918 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1354
--operation mode is arithmetic

FE1L918 = CARRY(!M1_COMPR_ctrl_local.ATWDa2thres[0] & FE1L507);


--FE1L228 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1355COMBOUT
--operation mode is arithmetic

FE1L228 = M1_COMPR_ctrl_local.ATWDa2thres[1] & FE1L407 & FE1L918 # !M1_COMPR_ctrl_local.ATWDa2thres[1] & (FE1L407 # FE1L918);

--FE1L128 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1355
--operation mode is arithmetic

FE1L128 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[1] & (!FE1L918 # !FE1L407) # !M1_COMPR_ctrl_local.ATWDa2thres[1] & !FE1L407 & !FE1L918);


--FE1L428 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1356COMBOUT
--operation mode is arithmetic

FE1L428 = M1_COMPR_ctrl_local.ATWDa2thres[2] & FE1L307 & !FE1L128 # !M1_COMPR_ctrl_local.ATWDa2thres[2] & (FE1L307 # !FE1L128);

--FE1L328 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1356
--operation mode is arithmetic

FE1L328 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[2] & FE1L307 & !FE1L128 # !M1_COMPR_ctrl_local.ATWDa2thres[2] & (FE1L307 # !FE1L128));


--FE1L628 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1357COMBOUT
--operation mode is arithmetic

FE1L628 = M1_COMPR_ctrl_local.ATWDa2thres[3] & FE1L207 & FE1L328 # !M1_COMPR_ctrl_local.ATWDa2thres[3] & (FE1L207 # FE1L328);

--FE1L528 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1357
--operation mode is arithmetic

FE1L528 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[3] & (!FE1L328 # !FE1L207) # !M1_COMPR_ctrl_local.ATWDa2thres[3] & !FE1L207 & !FE1L328);


--FE1L828 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1358COMBOUT
--operation mode is arithmetic

FE1L828 = M1_COMPR_ctrl_local.ATWDa2thres[4] & FE1L107 & !FE1L528 # !M1_COMPR_ctrl_local.ATWDa2thres[4] & (FE1L107 # !FE1L528);

--FE1L728 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1358
--operation mode is arithmetic

FE1L728 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[4] & FE1L107 & !FE1L528 # !M1_COMPR_ctrl_local.ATWDa2thres[4] & (FE1L107 # !FE1L528));


--FE1L038 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1359COMBOUT
--operation mode is arithmetic

FE1L038 = M1_COMPR_ctrl_local.ATWDa2thres[5] & FE1L007 & FE1L728 # !M1_COMPR_ctrl_local.ATWDa2thres[5] & (FE1L007 # FE1L728);

--FE1L928 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1359
--operation mode is arithmetic

FE1L928 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[5] & (!FE1L728 # !FE1L007) # !M1_COMPR_ctrl_local.ATWDa2thres[5] & !FE1L007 & !FE1L728);


--FE1L238 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1360COMBOUT
--operation mode is arithmetic

FE1L238 = M1_COMPR_ctrl_local.ATWDa2thres[6] & FE1L996 & !FE1L928 # !M1_COMPR_ctrl_local.ATWDa2thres[6] & (FE1L996 # !FE1L928);

--FE1L138 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1360
--operation mode is arithmetic

FE1L138 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[6] & FE1L996 & !FE1L928 # !M1_COMPR_ctrl_local.ATWDa2thres[6] & (FE1L996 # !FE1L928));


--FE1L438 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1361COMBOUT
--operation mode is arithmetic

FE1L438 = M1_COMPR_ctrl_local.ATWDa2thres[7] & FE1L896 & FE1L138 # !M1_COMPR_ctrl_local.ATWDa2thres[7] & (FE1L896 # FE1L138);

--FE1L338 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1361
--operation mode is arithmetic

FE1L338 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[7] & (!FE1L138 # !FE1L896) # !M1_COMPR_ctrl_local.ATWDa2thres[7] & !FE1L896 & !FE1L138);


--FE1L638 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1362COMBOUT
--operation mode is arithmetic

FE1L638 = M1_COMPR_ctrl_local.ATWDa2thres[8] & FE1L796 & !FE1L338 # !M1_COMPR_ctrl_local.ATWDa2thres[8] & (FE1L796 # !FE1L338);

--FE1L538 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1362
--operation mode is arithmetic

FE1L538 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[8] & FE1L796 & !FE1L338 # !M1_COMPR_ctrl_local.ATWDa2thres[8] & (FE1L796 # !FE1L338));


--FE1L738 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1363
--operation mode is normal

FE1L738 = M1_COMPR_ctrl_local.ATWDa2thres[9] & FE1L696 & FE1L538 # !M1_COMPR_ctrl_local.ATWDa2thres[9] & (FE1L696 # FE1L538);


--FE1L938 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1364COMBOUT
--operation mode is arithmetic

FE1L938 = !M1_COMPR_ctrl_local.ATWDa1thres[0] & FE1L507;

--FE1L838 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1364
--operation mode is arithmetic

FE1L838 = CARRY(!M1_COMPR_ctrl_local.ATWDa1thres[0] & FE1L507);


--FE1L148 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1365COMBOUT
--operation mode is arithmetic

FE1L148 = M1_COMPR_ctrl_local.ATWDa1thres[1] & FE1L407 & FE1L838 # !M1_COMPR_ctrl_local.ATWDa1thres[1] & (FE1L407 # FE1L838);

--FE1L048 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1365
--operation mode is arithmetic

FE1L048 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[1] & (!FE1L838 # !FE1L407) # !M1_COMPR_ctrl_local.ATWDa1thres[1] & !FE1L407 & !FE1L838);


--FE1L348 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1366COMBOUT
--operation mode is arithmetic

FE1L348 = M1_COMPR_ctrl_local.ATWDa1thres[2] & FE1L307 & !FE1L048 # !M1_COMPR_ctrl_local.ATWDa1thres[2] & (FE1L307 # !FE1L048);

--FE1L248 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1366
--operation mode is arithmetic

FE1L248 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[2] & FE1L307 & !FE1L048 # !M1_COMPR_ctrl_local.ATWDa1thres[2] & (FE1L307 # !FE1L048));


--FE1L548 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1367COMBOUT
--operation mode is arithmetic

FE1L548 = M1_COMPR_ctrl_local.ATWDa1thres[3] & FE1L207 & FE1L248 # !M1_COMPR_ctrl_local.ATWDa1thres[3] & (FE1L207 # FE1L248);

--FE1L448 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1367
--operation mode is arithmetic

FE1L448 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[3] & (!FE1L248 # !FE1L207) # !M1_COMPR_ctrl_local.ATWDa1thres[3] & !FE1L207 & !FE1L248);


--FE1L748 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1368COMBOUT
--operation mode is arithmetic

FE1L748 = M1_COMPR_ctrl_local.ATWDa1thres[4] & FE1L107 & !FE1L448 # !M1_COMPR_ctrl_local.ATWDa1thres[4] & (FE1L107 # !FE1L448);

--FE1L648 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1368
--operation mode is arithmetic

FE1L648 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[4] & FE1L107 & !FE1L448 # !M1_COMPR_ctrl_local.ATWDa1thres[4] & (FE1L107 # !FE1L448));


--FE1L948 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1369COMBOUT
--operation mode is arithmetic

FE1L948 = M1_COMPR_ctrl_local.ATWDa1thres[5] & FE1L007 & FE1L648 # !M1_COMPR_ctrl_local.ATWDa1thres[5] & (FE1L007 # FE1L648);

--FE1L848 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1369
--operation mode is arithmetic

FE1L848 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[5] & (!FE1L648 # !FE1L007) # !M1_COMPR_ctrl_local.ATWDa1thres[5] & !FE1L007 & !FE1L648);


--FE1L158 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1370COMBOUT
--operation mode is arithmetic

FE1L158 = M1_COMPR_ctrl_local.ATWDa1thres[6] & FE1L996 & !FE1L848 # !M1_COMPR_ctrl_local.ATWDa1thres[6] & (FE1L996 # !FE1L848);

--FE1L058 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1370
--operation mode is arithmetic

FE1L058 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[6] & FE1L996 & !FE1L848 # !M1_COMPR_ctrl_local.ATWDa1thres[6] & (FE1L996 # !FE1L848));


--FE1L358 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1371COMBOUT
--operation mode is arithmetic

FE1L358 = M1_COMPR_ctrl_local.ATWDa1thres[7] & FE1L896 & FE1L058 # !M1_COMPR_ctrl_local.ATWDa1thres[7] & (FE1L896 # FE1L058);

--FE1L258 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1371
--operation mode is arithmetic

FE1L258 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[7] & (!FE1L058 # !FE1L896) # !M1_COMPR_ctrl_local.ATWDa1thres[7] & !FE1L896 & !FE1L058);


--FE1L558 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1372COMBOUT
--operation mode is arithmetic

FE1L558 = M1_COMPR_ctrl_local.ATWDa1thres[8] & FE1L796 & !FE1L258 # !M1_COMPR_ctrl_local.ATWDa1thres[8] & (FE1L796 # !FE1L258);

--FE1L458 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1372
--operation mode is arithmetic

FE1L458 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[8] & FE1L796 & !FE1L258 # !M1_COMPR_ctrl_local.ATWDa1thres[8] & (FE1L796 # !FE1L258));


--FE1L658 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1373
--operation mode is normal

FE1L658 = M1_COMPR_ctrl_local.ATWDa1thres[9] & FE1L696 & FE1L458 # !M1_COMPR_ctrl_local.ATWDa1thres[9] & (FE1L696 # FE1L458);


--FE1L858 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1374COMBOUT
--operation mode is arithmetic

FE1L858 = !M1_COMPR_ctrl_local.ATWDa3thres[0] & FE1L507;

--FE1L758 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1374
--operation mode is arithmetic

FE1L758 = CARRY(!M1_COMPR_ctrl_local.ATWDa3thres[0] & FE1L507);


--FE1L068 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1375COMBOUT
--operation mode is arithmetic

FE1L068 = M1_COMPR_ctrl_local.ATWDa3thres[1] & FE1L407 & FE1L758 # !M1_COMPR_ctrl_local.ATWDa3thres[1] & (FE1L407 # FE1L758);

--FE1L958 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1375
--operation mode is arithmetic

FE1L958 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[1] & (!FE1L758 # !FE1L407) # !M1_COMPR_ctrl_local.ATWDa3thres[1] & !FE1L407 & !FE1L758);


--FE1L268 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1376COMBOUT
--operation mode is arithmetic

FE1L268 = M1_COMPR_ctrl_local.ATWDa3thres[2] & FE1L307 & !FE1L958 # !M1_COMPR_ctrl_local.ATWDa3thres[2] & (FE1L307 # !FE1L958);

--FE1L168 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1376
--operation mode is arithmetic

FE1L168 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[2] & FE1L307 & !FE1L958 # !M1_COMPR_ctrl_local.ATWDa3thres[2] & (FE1L307 # !FE1L958));


--FE1L468 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1377COMBOUT
--operation mode is arithmetic

FE1L468 = M1_COMPR_ctrl_local.ATWDa3thres[3] & FE1L207 & FE1L168 # !M1_COMPR_ctrl_local.ATWDa3thres[3] & (FE1L207 # FE1L168);

--FE1L368 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1377
--operation mode is arithmetic

FE1L368 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[3] & (!FE1L168 # !FE1L207) # !M1_COMPR_ctrl_local.ATWDa3thres[3] & !FE1L207 & !FE1L168);


--FE1L668 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1378COMBOUT
--operation mode is arithmetic

FE1L668 = M1_COMPR_ctrl_local.ATWDa3thres[4] & FE1L107 & !FE1L368 # !M1_COMPR_ctrl_local.ATWDa3thres[4] & (FE1L107 # !FE1L368);

--FE1L568 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1378
--operation mode is arithmetic

FE1L568 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[4] & FE1L107 & !FE1L368 # !M1_COMPR_ctrl_local.ATWDa3thres[4] & (FE1L107 # !FE1L368));


--FE1L868 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1379COMBOUT
--operation mode is arithmetic

FE1L868 = M1_COMPR_ctrl_local.ATWDa3thres[5] & FE1L007 & FE1L568 # !M1_COMPR_ctrl_local.ATWDa3thres[5] & (FE1L007 # FE1L568);

--FE1L768 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1379
--operation mode is arithmetic

FE1L768 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[5] & (!FE1L568 # !FE1L007) # !M1_COMPR_ctrl_local.ATWDa3thres[5] & !FE1L007 & !FE1L568);


--FE1L078 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1380COMBOUT
--operation mode is arithmetic

FE1L078 = M1_COMPR_ctrl_local.ATWDa3thres[6] & FE1L996 & !FE1L768 # !M1_COMPR_ctrl_local.ATWDa3thres[6] & (FE1L996 # !FE1L768);

--FE1L968 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1380
--operation mode is arithmetic

FE1L968 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[6] & FE1L996 & !FE1L768 # !M1_COMPR_ctrl_local.ATWDa3thres[6] & (FE1L996 # !FE1L768));


--FE1L278 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1381COMBOUT
--operation mode is arithmetic

FE1L278 = M1_COMPR_ctrl_local.ATWDa3thres[7] & FE1L896 & FE1L968 # !M1_COMPR_ctrl_local.ATWDa3thres[7] & (FE1L896 # FE1L968);

--FE1L178 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1381
--operation mode is arithmetic

FE1L178 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[7] & (!FE1L968 # !FE1L896) # !M1_COMPR_ctrl_local.ATWDa3thres[7] & !FE1L896 & !FE1L968);


--FE1L478 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1382COMBOUT
--operation mode is arithmetic

FE1L478 = M1_COMPR_ctrl_local.ATWDa3thres[8] & FE1L796 & !FE1L178 # !M1_COMPR_ctrl_local.ATWDa3thres[8] & (FE1L796 # !FE1L178);

--FE1L378 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1382
--operation mode is arithmetic

FE1L378 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[8] & FE1L796 & !FE1L178 # !M1_COMPR_ctrl_local.ATWDa3thres[8] & (FE1L796 # !FE1L178));


--FE1L578 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1383
--operation mode is normal

FE1L578 = M1_COMPR_ctrl_local.ATWDa3thres[9] & FE1L696 & FE1L378 # !M1_COMPR_ctrl_local.ATWDa3thres[9] & (FE1L696 # FE1L378);


--ME1L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~240COMBOUT
--operation mode is arithmetic

ME1L152 = !M1_LC_ctrl_local.lc_self_window[0] & ME1L083;

--ME1L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~240
--operation mode is arithmetic

ME1L052 = CARRY(!M1_LC_ctrl_local.lc_self_window[0] & ME1L083);


--ME1L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~241COMBOUT
--operation mode is arithmetic

ME1L352 = M1_LC_ctrl_local.lc_self_window[1] & ME1L183 & ME1L052 # !M1_LC_ctrl_local.lc_self_window[1] & (ME1L183 # ME1L052);

--ME1L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~241
--operation mode is arithmetic

ME1L252 = CARRY(M1_LC_ctrl_local.lc_self_window[1] & (!ME1L052 # !ME1L183) # !M1_LC_ctrl_local.lc_self_window[1] & !ME1L183 & !ME1L052);


--ME1L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~242COMBOUT
--operation mode is arithmetic

ME1L552 = M1_LC_ctrl_local.lc_self_window[2] & ME1L283 & !ME1L252 # !M1_LC_ctrl_local.lc_self_window[2] & (ME1L283 # !ME1L252);

--ME1L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~242
--operation mode is arithmetic

ME1L452 = CARRY(M1_LC_ctrl_local.lc_self_window[2] & ME1L283 & !ME1L252 # !M1_LC_ctrl_local.lc_self_window[2] & (ME1L283 # !ME1L252));


--ME1L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~243COMBOUT
--operation mode is arithmetic

ME1L752 = M1_LC_ctrl_local.lc_self_window[3] & ME1L383 & ME1L452 # !M1_LC_ctrl_local.lc_self_window[3] & (ME1L383 # ME1L452);

--ME1L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~243
--operation mode is arithmetic

ME1L652 = CARRY(M1_LC_ctrl_local.lc_self_window[3] & (!ME1L452 # !ME1L383) # !M1_LC_ctrl_local.lc_self_window[3] & !ME1L383 & !ME1L452);


--ME1L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~244COMBOUT
--operation mode is arithmetic

ME1L952 = M1_LC_ctrl_local.lc_self_window[4] & ME1L483 & !ME1L652 # !M1_LC_ctrl_local.lc_self_window[4] & (ME1L483 # !ME1L652);

--ME1L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~244
--operation mode is arithmetic

ME1L852 = CARRY(M1_LC_ctrl_local.lc_self_window[4] & ME1L483 & !ME1L652 # !M1_LC_ctrl_local.lc_self_window[4] & (ME1L483 # !ME1L652));


--ME1L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~245
--operation mode is normal

ME1L062 = M1_LC_ctrl_local.lc_self_window[5] & ME1L583 & ME1L852 # !M1_LC_ctrl_local.lc_self_window[5] & (ME1L583 # ME1L852);


--K1L821 is rate_meters:inst_rate_meters|i~267COMBOUT
--operation mode is arithmetic

K1L821 = !Q04_q[1] & M1_RM_ctrl_local.rm_rate_dead[0];

--K1L721 is rate_meters:inst_rate_meters|i~267
--operation mode is arithmetic

K1L721 = CARRY(!Q04_q[1] & M1_RM_ctrl_local.rm_rate_dead[0]);


--K1L031 is rate_meters:inst_rate_meters|i~268COMBOUT
--operation mode is arithmetic

K1L031 = Q04_q[2] & M1_RM_ctrl_local.rm_rate_dead[1] & K1L721 # !Q04_q[2] & (M1_RM_ctrl_local.rm_rate_dead[1] # K1L721);

--K1L921 is rate_meters:inst_rate_meters|i~268
--operation mode is arithmetic

K1L921 = CARRY(Q04_q[2] & (!K1L721 # !M1_RM_ctrl_local.rm_rate_dead[1]) # !Q04_q[2] & !M1_RM_ctrl_local.rm_rate_dead[1] & !K1L721);


--K1L231 is rate_meters:inst_rate_meters|i~269COMBOUT
--operation mode is arithmetic

K1L231 = Q04_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L921 # !Q04_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L921);

--K1L131 is rate_meters:inst_rate_meters|i~269
--operation mode is arithmetic

K1L131 = CARRY(Q04_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L921 # !Q04_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L921));


--K1L431 is rate_meters:inst_rate_meters|i~270COMBOUT
--operation mode is arithmetic

K1L431 = Q04_q[4] & M1_RM_ctrl_local.rm_rate_dead[3] & K1L131 # !Q04_q[4] & (M1_RM_ctrl_local.rm_rate_dead[3] # K1L131);

--K1L331 is rate_meters:inst_rate_meters|i~270
--operation mode is arithmetic

K1L331 = CARRY(Q04_q[4] & (!K1L131 # !M1_RM_ctrl_local.rm_rate_dead[3]) # !Q04_q[4] & !M1_RM_ctrl_local.rm_rate_dead[3] & !K1L131);


--K1L631 is rate_meters:inst_rate_meters|i~271COMBOUT
--operation mode is arithmetic

K1L631 = Q04_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L331 # !Q04_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L331);

--K1L531 is rate_meters:inst_rate_meters|i~271
--operation mode is arithmetic

K1L531 = CARRY(Q04_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L331 # !Q04_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L331));


--K1L831 is rate_meters:inst_rate_meters|i~272COMBOUT
--operation mode is arithmetic

K1L831 = Q04_q[6] & M1_RM_ctrl_local.rm_rate_dead[5] & K1L531 # !Q04_q[6] & (M1_RM_ctrl_local.rm_rate_dead[5] # K1L531);

--K1L731 is rate_meters:inst_rate_meters|i~272
--operation mode is arithmetic

K1L731 = CARRY(Q04_q[6] & (!K1L531 # !M1_RM_ctrl_local.rm_rate_dead[5]) # !Q04_q[6] & !M1_RM_ctrl_local.rm_rate_dead[5] & !K1L531);


--K1L041 is rate_meters:inst_rate_meters|i~273COMBOUT
--operation mode is arithmetic

K1L041 = Q04_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L731 # !Q04_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L731);

--K1L931 is rate_meters:inst_rate_meters|i~273
--operation mode is arithmetic

K1L931 = CARRY(Q04_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L731 # !Q04_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L731));


--K1L241 is rate_meters:inst_rate_meters|i~274COMBOUT
--operation mode is arithmetic

K1L241 = Q04_q[8] & M1_RM_ctrl_local.rm_rate_dead[7] & K1L931 # !Q04_q[8] & (M1_RM_ctrl_local.rm_rate_dead[7] # K1L931);

--K1L141 is rate_meters:inst_rate_meters|i~274
--operation mode is arithmetic

K1L141 = CARRY(Q04_q[8] & (!K1L931 # !M1_RM_ctrl_local.rm_rate_dead[7]) # !Q04_q[8] & !M1_RM_ctrl_local.rm_rate_dead[7] & !K1L931);


--K1L341 is rate_meters:inst_rate_meters|i~275
--operation mode is normal

K1L341 = Q04_q[9] & M1_RM_ctrl_local.rm_rate_dead[8] & !K1L141 # !Q04_q[9] & (M1_RM_ctrl_local.rm_rate_dead[8] # !K1L141);


--K1L541 is rate_meters:inst_rate_meters|i~276COMBOUT
--operation mode is arithmetic

K1L541 = !Q93_q[1] & M1_RM_ctrl_local.rm_rate_dead[0];

--K1L441 is rate_meters:inst_rate_meters|i~276
--operation mode is arithmetic

K1L441 = CARRY(!Q93_q[1] & M1_RM_ctrl_local.rm_rate_dead[0]);


--K1L741 is rate_meters:inst_rate_meters|i~277COMBOUT
--operation mode is arithmetic

K1L741 = Q93_q[2] & M1_RM_ctrl_local.rm_rate_dead[1] & K1L441 # !Q93_q[2] & (M1_RM_ctrl_local.rm_rate_dead[1] # K1L441);

--K1L641 is rate_meters:inst_rate_meters|i~277
--operation mode is arithmetic

K1L641 = CARRY(Q93_q[2] & (!K1L441 # !M1_RM_ctrl_local.rm_rate_dead[1]) # !Q93_q[2] & !M1_RM_ctrl_local.rm_rate_dead[1] & !K1L441);


--K1L941 is rate_meters:inst_rate_meters|i~278COMBOUT
--operation mode is arithmetic

K1L941 = Q93_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L641 # !Q93_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L641);

--K1L841 is rate_meters:inst_rate_meters|i~278
--operation mode is arithmetic

K1L841 = CARRY(Q93_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L641 # !Q93_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L641));


--K1L151 is rate_meters:inst_rate_meters|i~279COMBOUT
--operation mode is arithmetic

K1L151 = Q93_q[4] & M1_RM_ctrl_local.rm_rate_dead[3] & K1L841 # !Q93_q[4] & (M1_RM_ctrl_local.rm_rate_dead[3] # K1L841);

--K1L051 is rate_meters:inst_rate_meters|i~279
--operation mode is arithmetic

K1L051 = CARRY(Q93_q[4] & (!K1L841 # !M1_RM_ctrl_local.rm_rate_dead[3]) # !Q93_q[4] & !M1_RM_ctrl_local.rm_rate_dead[3] & !K1L841);


--K1L351 is rate_meters:inst_rate_meters|i~280COMBOUT
--operation mode is arithmetic

K1L351 = Q93_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L051 # !Q93_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L051);

--K1L251 is rate_meters:inst_rate_meters|i~280
--operation mode is arithmetic

K1L251 = CARRY(Q93_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L051 # !Q93_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L051));


--K1L551 is rate_meters:inst_rate_meters|i~281COMBOUT
--operation mode is arithmetic

K1L551 = Q93_q[6] & M1_RM_ctrl_local.rm_rate_dead[5] & K1L251 # !Q93_q[6] & (M1_RM_ctrl_local.rm_rate_dead[5] # K1L251);

--K1L451 is rate_meters:inst_rate_meters|i~281
--operation mode is arithmetic

K1L451 = CARRY(Q93_q[6] & (!K1L251 # !M1_RM_ctrl_local.rm_rate_dead[5]) # !Q93_q[6] & !M1_RM_ctrl_local.rm_rate_dead[5] & !K1L251);


--K1L751 is rate_meters:inst_rate_meters|i~282COMBOUT
--operation mode is arithmetic

K1L751 = Q93_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L451 # !Q93_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L451);

--K1L651 is rate_meters:inst_rate_meters|i~282
--operation mode is arithmetic

K1L651 = CARRY(Q93_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L451 # !Q93_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L451));


--K1L951 is rate_meters:inst_rate_meters|i~283COMBOUT
--operation mode is arithmetic

K1L951 = Q93_q[8] & M1_RM_ctrl_local.rm_rate_dead[7] & K1L651 # !Q93_q[8] & (M1_RM_ctrl_local.rm_rate_dead[7] # K1L651);

--K1L851 is rate_meters:inst_rate_meters|i~283
--operation mode is arithmetic

K1L851 = CARRY(Q93_q[8] & (!K1L651 # !M1_RM_ctrl_local.rm_rate_dead[7]) # !Q93_q[8] & !M1_RM_ctrl_local.rm_rate_dead[7] & !K1L651);


--K1L061 is rate_meters:inst_rate_meters|i~284
--operation mode is normal

K1L061 = Q93_q[9] & M1_RM_ctrl_local.rm_rate_dead[8] & !K1L851 # !Q93_q[9] & (M1_RM_ctrl_local.rm_rate_dead[8] # !K1L851);


--FE2L878 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1376COMBOUT
--operation mode is arithmetic

FE2L878 = GND;

--FE2L778 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1376
--operation mode is arithmetic

FE2L778 = CARRY(GND);


--FE2L088 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1377COMBOUT
--operation mode is arithmetic

FE2L088 = FE2_p[1] & FE2_m[1] & FE2L778 # !FE2_p[1] & (FE2_m[1] # FE2L778);

--FE2L978 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1377
--operation mode is arithmetic

FE2L978 = CARRY(FE2_p[1] & (!FE2L778 # !FE2_m[1]) # !FE2_p[1] & !FE2_m[1] & !FE2L778);


--FE2L288 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1378COMBOUT
--operation mode is arithmetic

FE2L288 = FE2_p[2] & FE2_m[2] & !FE2L978 # !FE2_p[2] & (FE2_m[2] # !FE2L978);

--FE2L188 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1378
--operation mode is arithmetic

FE2L188 = CARRY(FE2_p[2] & FE2_m[2] & !FE2L978 # !FE2_p[2] & (FE2_m[2] # !FE2L978));


--FE2L488 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1379COMBOUT
--operation mode is arithmetic

FE2L488 = FE2_p[3] & FE2_m[3] & FE2L188 # !FE2_p[3] & (FE2_m[3] # FE2L188);

--FE2L388 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1379
--operation mode is arithmetic

FE2L388 = CARRY(FE2_p[3] & (!FE2L188 # !FE2_m[3]) # !FE2_p[3] & !FE2_m[3] & !FE2L188);


--FE2L688 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1380COMBOUT
--operation mode is arithmetic

FE2L688 = FE2_p[4] & FE2_m[4] & !FE2L388 # !FE2_p[4] & (FE2_m[4] # !FE2L388);

--FE2L588 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1380
--operation mode is arithmetic

FE2L588 = CARRY(FE2_p[4] & FE2_m[4] & !FE2L388 # !FE2_p[4] & (FE2_m[4] # !FE2L388));


--FE2L788 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1381
--operation mode is normal

FE2L788 = FE2_p[5] & FE2_m[5] & FE2L588 # !FE2_p[5] & (FE2_m[5] # FE2L588);


--FE1L778 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1384COMBOUT
--operation mode is arithmetic

FE1L778 = GND;

--FE1L678 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1384
--operation mode is arithmetic

FE1L678 = CARRY(GND);


--FE1L978 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1385COMBOUT
--operation mode is arithmetic

FE1L978 = FE1_p[1] & FE1_m[1] & FE1L678 # !FE1_p[1] & (FE1_m[1] # FE1L678);

--FE1L878 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1385
--operation mode is arithmetic

FE1L878 = CARRY(FE1_p[1] & (!FE1L678 # !FE1_m[1]) # !FE1_p[1] & !FE1_m[1] & !FE1L678);


--FE1L188 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1386COMBOUT
--operation mode is arithmetic

FE1L188 = FE1_p[2] & FE1_m[2] & !FE1L878 # !FE1_p[2] & (FE1_m[2] # !FE1L878);

--FE1L088 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1386
--operation mode is arithmetic

FE1L088 = CARRY(FE1_p[2] & FE1_m[2] & !FE1L878 # !FE1_p[2] & (FE1_m[2] # !FE1L878));


--FE1L388 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1387COMBOUT
--operation mode is arithmetic

FE1L388 = FE1_p[3] & FE1_m[3] & FE1L088 # !FE1_p[3] & (FE1_m[3] # FE1L088);

--FE1L288 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1387
--operation mode is arithmetic

FE1L288 = CARRY(FE1_p[3] & (!FE1L088 # !FE1_m[3]) # !FE1_p[3] & !FE1_m[3] & !FE1L088);


--FE1L588 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1388COMBOUT
--operation mode is arithmetic

FE1L588 = FE1_p[4] & FE1_m[4] & !FE1L288 # !FE1_p[4] & (FE1_m[4] # !FE1L288);

--FE1L488 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1388
--operation mode is arithmetic

FE1L488 = CARRY(FE1_p[4] & FE1_m[4] & !FE1L288 # !FE1_p[4] & (FE1_m[4] # !FE1L288));


--FE1L688 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1389
--operation mode is normal

FE1L688 = FE1_p[5] & FE1_m[5] & FE1L488 # !FE1_p[5] & (FE1_m[5] # FE1L488);


--EE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69COMBOUT
--operation mode is arithmetic

EE2L78 = !EE2_fadc_peak0[0] & QD1L1Q;

--EE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69
--operation mode is arithmetic

EE2L68 = CARRY(!EE2_fadc_peak0[0] & QD1L1Q);


--EE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70COMBOUT
--operation mode is arithmetic

EE2L98 = EE2_fadc_peak0[1] & QD1L2Q & EE2L68 # !EE2_fadc_peak0[1] & (QD1L2Q # EE2L68);

--EE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70
--operation mode is arithmetic

EE2L88 = CARRY(EE2_fadc_peak0[1] & (!EE2L68 # !QD1L2Q) # !EE2_fadc_peak0[1] & !QD1L2Q & !EE2L68);


--EE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71COMBOUT
--operation mode is arithmetic

EE2L19 = EE2_fadc_peak0[2] & QD1L3Q & !EE2L88 # !EE2_fadc_peak0[2] & (QD1L3Q # !EE2L88);

--EE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71
--operation mode is arithmetic

EE2L09 = CARRY(EE2_fadc_peak0[2] & QD1L3Q & !EE2L88 # !EE2_fadc_peak0[2] & (QD1L3Q # !EE2L88));


--EE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72COMBOUT
--operation mode is arithmetic

EE2L39 = EE2_fadc_peak0[3] & QD1L4Q & EE2L09 # !EE2_fadc_peak0[3] & (QD1L4Q # EE2L09);

--EE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72
--operation mode is arithmetic

EE2L29 = CARRY(EE2_fadc_peak0[3] & (!EE2L09 # !QD1L4Q) # !EE2_fadc_peak0[3] & !QD1L4Q & !EE2L09);


--EE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73COMBOUT
--operation mode is arithmetic

EE2L59 = EE2_fadc_peak0[4] & QD1L5Q & !EE2L29 # !EE2_fadc_peak0[4] & (QD1L5Q # !EE2L29);

--EE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73
--operation mode is arithmetic

EE2L49 = CARRY(EE2_fadc_peak0[4] & QD1L5Q & !EE2L29 # !EE2_fadc_peak0[4] & (QD1L5Q # !EE2L29));


--EE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74COMBOUT
--operation mode is arithmetic

EE2L79 = EE2_fadc_peak0[5] & QD1L6Q & EE2L49 # !EE2_fadc_peak0[5] & (QD1L6Q # EE2L49);

--EE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74
--operation mode is arithmetic

EE2L69 = CARRY(EE2_fadc_peak0[5] & (!EE2L49 # !QD1L6Q) # !EE2_fadc_peak0[5] & !QD1L6Q & !EE2L49);


--EE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75COMBOUT
--operation mode is arithmetic

EE2L99 = EE2_fadc_peak0[6] & QD1L7Q & !EE2L69 # !EE2_fadc_peak0[6] & (QD1L7Q # !EE2L69);

--EE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75
--operation mode is arithmetic

EE2L89 = CARRY(EE2_fadc_peak0[6] & QD1L7Q & !EE2L69 # !EE2_fadc_peak0[6] & (QD1L7Q # !EE2L69));


--EE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76COMBOUT
--operation mode is arithmetic

EE2L101 = EE2_fadc_peak0[7] & QD1L8Q & EE2L89 # !EE2_fadc_peak0[7] & (QD1L8Q # EE2L89);

--EE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76
--operation mode is arithmetic

EE2L001 = CARRY(EE2_fadc_peak0[7] & (!EE2L89 # !QD1L8Q) # !EE2_fadc_peak0[7] & !QD1L8Q & !EE2L89);


--EE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77COMBOUT
--operation mode is arithmetic

EE2L301 = EE2_fadc_peak0[8] & QD1L9Q & !EE2L001 # !EE2_fadc_peak0[8] & (QD1L9Q # !EE2L001);

--EE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77
--operation mode is arithmetic

EE2L201 = CARRY(EE2_fadc_peak0[8] & QD1L9Q & !EE2L001 # !EE2_fadc_peak0[8] & (QD1L9Q # !EE2L001));


--EE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~78
--operation mode is normal

EE2L401 = EE2_fadc_peak0[9] & QD1L01Q & EE2L201 # !EE2_fadc_peak0[9] & (QD1L01Q # EE2L201);


--EE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69COMBOUT
--operation mode is arithmetic

EE1L78 = !EE1_fadc_peak0[0] & QD1L1Q;

--EE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69
--operation mode is arithmetic

EE1L68 = CARRY(!EE1_fadc_peak0[0] & QD1L1Q);


--EE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70COMBOUT
--operation mode is arithmetic

EE1L98 = EE1_fadc_peak0[1] & QD1L2Q & EE1L68 # !EE1_fadc_peak0[1] & (QD1L2Q # EE1L68);

--EE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70
--operation mode is arithmetic

EE1L88 = CARRY(EE1_fadc_peak0[1] & (!EE1L68 # !QD1L2Q) # !EE1_fadc_peak0[1] & !QD1L2Q & !EE1L68);


--EE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71COMBOUT
--operation mode is arithmetic

EE1L19 = EE1_fadc_peak0[2] & QD1L3Q & !EE1L88 # !EE1_fadc_peak0[2] & (QD1L3Q # !EE1L88);

--EE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71
--operation mode is arithmetic

EE1L09 = CARRY(EE1_fadc_peak0[2] & QD1L3Q & !EE1L88 # !EE1_fadc_peak0[2] & (QD1L3Q # !EE1L88));


--EE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72COMBOUT
--operation mode is arithmetic

EE1L39 = EE1_fadc_peak0[3] & QD1L4Q & EE1L09 # !EE1_fadc_peak0[3] & (QD1L4Q # EE1L09);

--EE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72
--operation mode is arithmetic

EE1L29 = CARRY(EE1_fadc_peak0[3] & (!EE1L09 # !QD1L4Q) # !EE1_fadc_peak0[3] & !QD1L4Q & !EE1L09);


--EE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73COMBOUT
--operation mode is arithmetic

EE1L59 = EE1_fadc_peak0[4] & QD1L5Q & !EE1L29 # !EE1_fadc_peak0[4] & (QD1L5Q # !EE1L29);

--EE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73
--operation mode is arithmetic

EE1L49 = CARRY(EE1_fadc_peak0[4] & QD1L5Q & !EE1L29 # !EE1_fadc_peak0[4] & (QD1L5Q # !EE1L29));


--EE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74COMBOUT
--operation mode is arithmetic

EE1L79 = EE1_fadc_peak0[5] & QD1L6Q & EE1L49 # !EE1_fadc_peak0[5] & (QD1L6Q # EE1L49);

--EE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74
--operation mode is arithmetic

EE1L69 = CARRY(EE1_fadc_peak0[5] & (!EE1L49 # !QD1L6Q) # !EE1_fadc_peak0[5] & !QD1L6Q & !EE1L49);


--EE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75COMBOUT
--operation mode is arithmetic

EE1L99 = EE1_fadc_peak0[6] & QD1L7Q & !EE1L69 # !EE1_fadc_peak0[6] & (QD1L7Q # !EE1L69);

--EE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75
--operation mode is arithmetic

EE1L89 = CARRY(EE1_fadc_peak0[6] & QD1L7Q & !EE1L69 # !EE1_fadc_peak0[6] & (QD1L7Q # !EE1L69));


--EE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76COMBOUT
--operation mode is arithmetic

EE1L101 = EE1_fadc_peak0[7] & QD1L8Q & EE1L89 # !EE1_fadc_peak0[7] & (QD1L8Q # EE1L89);

--EE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76
--operation mode is arithmetic

EE1L001 = CARRY(EE1_fadc_peak0[7] & (!EE1L89 # !QD1L8Q) # !EE1_fadc_peak0[7] & !QD1L8Q & !EE1L89);


--EE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77COMBOUT
--operation mode is arithmetic

EE1L301 = EE1_fadc_peak0[8] & QD1L9Q & !EE1L001 # !EE1_fadc_peak0[8] & (QD1L9Q # !EE1L001);

--EE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77
--operation mode is arithmetic

EE1L201 = CARRY(EE1_fadc_peak0[8] & QD1L9Q & !EE1L001 # !EE1_fadc_peak0[8] & (QD1L9Q # !EE1L001));


--EE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~78
--operation mode is normal

EE1L401 = EE1_fadc_peak0[9] & QD1L01Q & EE1L201 # !EE1_fadc_peak0[9] & (QD1L01Q # EE1L201);


--DB1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0COMBOUT
--operation mode is arithmetic

DB1L251 = !DB1_adcmax[0] & DB1_ina[0];

--DB1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0
--operation mode is arithmetic

DB1L151 = CARRY(!DB1_adcmax[0] & DB1_ina[0]);


--DB1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1COMBOUT
--operation mode is arithmetic

DB1L451 = DB1_adcmax[1] & DB1_ina[1] & DB1L151 # !DB1_adcmax[1] & (DB1_ina[1] # DB1L151);

--DB1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1
--operation mode is arithmetic

DB1L351 = CARRY(DB1_adcmax[1] & (!DB1L151 # !DB1_ina[1]) # !DB1_adcmax[1] & !DB1_ina[1] & !DB1L151);


--DB1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2COMBOUT
--operation mode is arithmetic

DB1L651 = DB1_adcmax[2] & DB1_ina[2] & !DB1L351 # !DB1_adcmax[2] & (DB1_ina[2] # !DB1L351);

--DB1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2
--operation mode is arithmetic

DB1L551 = CARRY(DB1_adcmax[2] & DB1_ina[2] & !DB1L351 # !DB1_adcmax[2] & (DB1_ina[2] # !DB1L351));


--DB1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3COMBOUT
--operation mode is arithmetic

DB1L851 = DB1_adcmax[3] & DB1_ina[3] & DB1L551 # !DB1_adcmax[3] & (DB1_ina[3] # DB1L551);

--DB1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3
--operation mode is arithmetic

DB1L751 = CARRY(DB1_adcmax[3] & (!DB1L551 # !DB1_ina[3]) # !DB1_adcmax[3] & !DB1_ina[3] & !DB1L551);


--DB1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4COMBOUT
--operation mode is arithmetic

DB1L061 = DB1_adcmax[4] & DB1_ina[4] & !DB1L751 # !DB1_adcmax[4] & (DB1_ina[4] # !DB1L751);

--DB1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4
--operation mode is arithmetic

DB1L951 = CARRY(DB1_adcmax[4] & DB1_ina[4] & !DB1L751 # !DB1_adcmax[4] & (DB1_ina[4] # !DB1L751));


--DB1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5COMBOUT
--operation mode is arithmetic

DB1L261 = DB1_adcmax[5] & DB1_ina[5] & DB1L951 # !DB1_adcmax[5] & (DB1_ina[5] # DB1L951);

--DB1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5
--operation mode is arithmetic

DB1L161 = CARRY(DB1_adcmax[5] & (!DB1L951 # !DB1_ina[5]) # !DB1_adcmax[5] & !DB1_ina[5] & !DB1L951);


--DB1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6COMBOUT
--operation mode is arithmetic

DB1L461 = DB1_adcmax[6] & DB1_ina[6] & !DB1L161 # !DB1_adcmax[6] & (DB1_ina[6] # !DB1L161);

--DB1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6
--operation mode is arithmetic

DB1L361 = CARRY(DB1_adcmax[6] & DB1_ina[6] & !DB1L161 # !DB1_adcmax[6] & (DB1_ina[6] # !DB1L161));


--DB1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7COMBOUT
--operation mode is arithmetic

DB1L661 = DB1_adcmax[7] & DB1_ina[7] & DB1L361 # !DB1_adcmax[7] & (DB1_ina[7] # DB1L361);

--DB1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7
--operation mode is arithmetic

DB1L561 = CARRY(DB1_adcmax[7] & (!DB1L361 # !DB1_ina[7]) # !DB1_adcmax[7] & !DB1_ina[7] & !DB1L361);


--DB1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8COMBOUT
--operation mode is arithmetic

DB1L861 = DB1_adcmax[8] & DB1_ina[8] & !DB1L561 # !DB1_adcmax[8] & (DB1_ina[8] # !DB1L561);

--DB1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8
--operation mode is arithmetic

DB1L761 = CARRY(DB1_adcmax[8] & DB1_ina[8] & !DB1L561 # !DB1_adcmax[8] & (DB1_ina[8] # !DB1L561));


--DB1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~9
--operation mode is normal

DB1L961 = DB1_adcmax[9] & DB1_ina[9] & DB1L761 # !DB1_adcmax[9] & (DB1_ina[9] # DB1L761);


--ME2L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446
--operation mode is arithmetic

ME2L643 = ME2L543 $ M1_LC_ctrl_local.lc_post_window[0];

--ME2L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446COUT
--operation mode is arithmetic

ME2L743 = CARRY(ME2L543 & M1_LC_ctrl_local.lc_post_window[0]);


--ME2L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447
--operation mode is arithmetic

ME2L843 = ME2L343 $ M1_LC_ctrl_local.lc_post_window[1] $ ME2L743;

--ME2L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447COUT
--operation mode is arithmetic

ME2L943 = CARRY(ME2L343 & !M1_LC_ctrl_local.lc_post_window[1] & !ME2L743 # !ME2L343 & (!ME2L743 # !M1_LC_ctrl_local.lc_post_window[1]));


--ME2L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448
--operation mode is arithmetic

ME2L053 = ME2L143 $ M1_LC_ctrl_local.lc_post_window[2] $ !ME2L943;

--ME2L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448COUT
--operation mode is arithmetic

ME2L153 = CARRY(ME2L143 & (M1_LC_ctrl_local.lc_post_window[2] # !ME2L943) # !ME2L143 & M1_LC_ctrl_local.lc_post_window[2] & !ME2L943);


--ME2L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~449
--operation mode is arithmetic

ME2L253 = ME2L933 $ M1_LC_ctrl_local.lc_post_window[3] $ ME2L153;

--ME2L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~449COUT
--operation mode is arithmetic

ME2L353 = CARRY(ME2L933 & !M1_LC_ctrl_local.lc_post_window[3] & !ME2L153 # !ME2L933 & (!ME2L153 # !M1_LC_ctrl_local.lc_post_window[3]));


--ME2L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450
--operation mode is arithmetic

ME2L453 = ME2L733 $ M1_LC_ctrl_local.lc_post_window[4] $ !ME2L353;

--ME2L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450COUT
--operation mode is arithmetic

ME2L553 = CARRY(ME2L733 & (M1_LC_ctrl_local.lc_post_window[4] # !ME2L353) # !ME2L733 & M1_LC_ctrl_local.lc_post_window[4] & !ME2L353);


--ME2L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451
--operation mode is arithmetic

ME2L653 = ME2L533 $ M1_LC_ctrl_local.lc_post_window[5] $ ME2L553;

--ME2L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451COUT
--operation mode is arithmetic

ME2L753 = CARRY(ME2L533 & !M1_LC_ctrl_local.lc_post_window[5] & !ME2L553 # !ME2L533 & (!ME2L553 # !M1_LC_ctrl_local.lc_post_window[5]));


--ME2L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452
--operation mode is arithmetic

ME2L853 = ME2L123 $ !ME2L753;

--ME2L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452COUT
--operation mode is arithmetic

ME2L953 = CARRY(ME2L123 & !ME2L753);


--ME2L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~453
--operation mode is normal

ME2L063 = ME2L953;


--ME2L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454
--operation mode is arithmetic

ME2L163 = ME2L333 $ M1_LC_ctrl_local.lc_post_window[0];

--ME2L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454COUT
--operation mode is arithmetic

ME2L263 = CARRY(ME2L333 & M1_LC_ctrl_local.lc_post_window[0]);


--ME2L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455
--operation mode is arithmetic

ME2L363 = ME2L133 $ M1_LC_ctrl_local.lc_post_window[1] $ ME2L263;

--ME2L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455COUT
--operation mode is arithmetic

ME2L463 = CARRY(ME2L133 & !M1_LC_ctrl_local.lc_post_window[1] & !ME2L263 # !ME2L133 & (!ME2L263 # !M1_LC_ctrl_local.lc_post_window[1]));


--ME2L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~456
--operation mode is arithmetic

ME2L563 = ME2L923 $ M1_LC_ctrl_local.lc_post_window[2] $ !ME2L463;

--ME2L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~456COUT
--operation mode is arithmetic

ME2L663 = CARRY(ME2L923 & (M1_LC_ctrl_local.lc_post_window[2] # !ME2L463) # !ME2L923 & M1_LC_ctrl_local.lc_post_window[2] & !ME2L463);


--ME2L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457
--operation mode is arithmetic

ME2L763 = ME2L723 $ M1_LC_ctrl_local.lc_post_window[3] $ ME2L663;

--ME2L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457COUT
--operation mode is arithmetic

ME2L863 = CARRY(ME2L723 & !M1_LC_ctrl_local.lc_post_window[3] & !ME2L663 # !ME2L723 & (!ME2L663 # !M1_LC_ctrl_local.lc_post_window[3]));


--ME2L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458
--operation mode is arithmetic

ME2L963 = ME2L523 $ M1_LC_ctrl_local.lc_post_window[4] $ !ME2L863;

--ME2L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458COUT
--operation mode is arithmetic

ME2L073 = CARRY(ME2L523 & (M1_LC_ctrl_local.lc_post_window[4] # !ME2L863) # !ME2L523 & M1_LC_ctrl_local.lc_post_window[4] & !ME2L863);


--ME2L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459
--operation mode is arithmetic

ME2L173 = ME2L323 $ M1_LC_ctrl_local.lc_post_window[5] $ ME2L073;

--ME2L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459COUT
--operation mode is arithmetic

ME2L273 = CARRY(ME2L323 & !M1_LC_ctrl_local.lc_post_window[5] & !ME2L073 # !ME2L323 & (!ME2L073 # !M1_LC_ctrl_local.lc_post_window[5]));


--ME2L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460
--operation mode is arithmetic

ME2L373 = ME2L913 $ !ME2L273;

--ME2L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460COUT
--operation mode is arithmetic

ME2L473 = CARRY(ME2L913 & !ME2L273);


--ME2L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~461
--operation mode is normal

ME2L573 = ME2L473;


--Y1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1
--operation mode is arithmetic

Y1L93 = Y1_dpr_wadr[0] $ Y1_dpr_radr[0];

--Y1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT
--operation mode is arithmetic

Y1L04 = CARRY(Y1_dpr_wadr[0] # !Y1_dpr_radr[0]);


--Y1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2
--operation mode is arithmetic

Y1L14 = Y1_dpr_wadr[1] $ Y1_dpr_radr[1] $ !Y1L04;

--Y1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT
--operation mode is arithmetic

Y1L24 = CARRY(Y1_dpr_wadr[1] & Y1_dpr_radr[1] & !Y1L04 # !Y1_dpr_wadr[1] & (Y1_dpr_radr[1] # !Y1L04));


--Y1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3
--operation mode is arithmetic

Y1L34 = Y1_dpr_wadr[2] $ Y1_dpr_radr[2] $ Y1L24;

--Y1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT
--operation mode is arithmetic

Y1L44 = CARRY(Y1_dpr_wadr[2] & (!Y1L24 # !Y1_dpr_radr[2]) # !Y1_dpr_wadr[2] & !Y1_dpr_radr[2] & !Y1L24);


--Y1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4
--operation mode is arithmetic

Y1L54 = Y1_dpr_wadr[3] $ Y1_dpr_radr[3] $ !Y1L44;

--Y1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT
--operation mode is arithmetic

Y1L64 = CARRY(Y1_dpr_wadr[3] & Y1_dpr_radr[3] & !Y1L44 # !Y1_dpr_wadr[3] & (Y1_dpr_radr[3] # !Y1L44));


--Y1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5
--operation mode is arithmetic

Y1L74 = Y1_dpr_wadr[4] $ Y1_dpr_radr[4] $ Y1L64;

--Y1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT
--operation mode is arithmetic

Y1L84 = CARRY(Y1_dpr_wadr[4] & (!Y1L64 # !Y1_dpr_radr[4]) # !Y1_dpr_wadr[4] & !Y1_dpr_radr[4] & !Y1L64);


--Y1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6
--operation mode is arithmetic

Y1L94 = Y1_dpr_wadr[5] $ Y1_dpr_radr[5] $ !Y1L84;

--Y1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT
--operation mode is arithmetic

Y1L05 = CARRY(Y1_dpr_wadr[5] & Y1_dpr_radr[5] & !Y1L84 # !Y1_dpr_wadr[5] & (Y1_dpr_radr[5] # !Y1L84));


--Y1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7
--operation mode is arithmetic

Y1L15 = Y1_dpr_wadr[6] $ Y1_dpr_radr[6] $ Y1L05;

--Y1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT
--operation mode is arithmetic

Y1L25 = CARRY(Y1_dpr_wadr[6] & (!Y1L05 # !Y1_dpr_radr[6]) # !Y1_dpr_wadr[6] & !Y1_dpr_radr[6] & !Y1L05);


--Y1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8
--operation mode is arithmetic

Y1L35 = Y1_dpr_wadr[7] $ Y1_dpr_radr[7] $ !Y1L25;

--Y1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT
--operation mode is arithmetic

Y1L45 = CARRY(Y1_dpr_wadr[7] & Y1_dpr_radr[7] & !Y1L25 # !Y1_dpr_wadr[7] & (Y1_dpr_radr[7] # !Y1L25));


--Y1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9
--operation mode is arithmetic

Y1L55 = Y1_dpr_wadr[8] $ Y1_dpr_radr[8] $ Y1L45;

--Y1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT
--operation mode is arithmetic

Y1L65 = CARRY(Y1_dpr_wadr[8] & (!Y1L45 # !Y1_dpr_radr[8]) # !Y1_dpr_wadr[8] & !Y1_dpr_radr[8] & !Y1L45);


--Y1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10
--operation mode is arithmetic

Y1L75 = Y1_dpr_wadr[9] $ Y1_dpr_radr[9] $ !Y1L65;

--Y1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT
--operation mode is arithmetic

Y1L85 = CARRY(Y1_dpr_wadr[9] & Y1_dpr_radr[9] & !Y1L65 # !Y1_dpr_wadr[9] & (Y1_dpr_radr[9] # !Y1L65));


--Y1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11
--operation mode is arithmetic

Y1L95 = Y1_dpr_wadr[10] $ Y1_dpr_radr[10] $ Y1L85;

--Y1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT
--operation mode is arithmetic

Y1L06 = CARRY(Y1_dpr_wadr[10] & (!Y1L85 # !Y1_dpr_radr[10]) # !Y1_dpr_wadr[10] & !Y1_dpr_radr[10] & !Y1L85);


--Y1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12
--operation mode is arithmetic

Y1L16 = Y1_dpr_wadr[11] $ Y1_dpr_radr[11] $ !Y1L06;

--Y1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT
--operation mode is arithmetic

Y1L26 = CARRY(Y1_dpr_wadr[11] & Y1_dpr_radr[11] & !Y1L06 # !Y1_dpr_wadr[11] & (Y1_dpr_radr[11] # !Y1L06));


--Y1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13
--operation mode is arithmetic

Y1L36 = Y1_dpr_wadr[12] $ Y1_dpr_radr[12] $ Y1L26;

--Y1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT
--operation mode is arithmetic

Y1L46 = CARRY(Y1_dpr_wadr[12] & (!Y1L26 # !Y1_dpr_radr[12]) # !Y1_dpr_wadr[12] & !Y1_dpr_radr[12] & !Y1L26);


--Y1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14
--operation mode is normal

Y1L56 = Y1_dpr_wadr[13] $ Y1_dpr_radr[13] $ !Y1L46;


--Y1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1
--operation mode is arithmetic

Y1L39 = Y1_dpr_wadr[0] $ Y1_dpr_radr[0];

--Y1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT
--operation mode is arithmetic

Y1L49 = CARRY(Y1_dpr_radr[0] # !Y1_dpr_wadr[0]);


--Y1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2
--operation mode is arithmetic

Y1L59 = Y1_dpr_wadr[1] $ Y1_dpr_radr[1] $ !Y1L49;

--Y1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT
--operation mode is arithmetic

Y1L69 = CARRY(Y1_dpr_wadr[1] & (!Y1L49 # !Y1_dpr_radr[1]) # !Y1_dpr_wadr[1] & !Y1_dpr_radr[1] & !Y1L49);


--Y1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3
--operation mode is arithmetic

Y1L79 = Y1_dpr_wadr[2] $ Y1_dpr_radr[2] $ Y1L69;

--Y1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT
--operation mode is arithmetic

Y1L89 = CARRY(Y1_dpr_wadr[2] & Y1_dpr_radr[2] & !Y1L69 # !Y1_dpr_wadr[2] & (Y1_dpr_radr[2] # !Y1L69));


--Y1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4
--operation mode is arithmetic

Y1L99 = Y1_dpr_wadr[3] $ Y1_dpr_radr[3] $ !Y1L89;

--Y1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT
--operation mode is arithmetic

Y1L001 = CARRY(Y1_dpr_wadr[3] & (!Y1L89 # !Y1_dpr_radr[3]) # !Y1_dpr_wadr[3] & !Y1_dpr_radr[3] & !Y1L89);


--Y1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5
--operation mode is arithmetic

Y1L101 = Y1_dpr_wadr[4] $ Y1_dpr_radr[4] $ Y1L001;

--Y1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT
--operation mode is arithmetic

Y1L201 = CARRY(Y1_dpr_wadr[4] & Y1_dpr_radr[4] & !Y1L001 # !Y1_dpr_wadr[4] & (Y1_dpr_radr[4] # !Y1L001));


--Y1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6
--operation mode is arithmetic

Y1L301 = Y1_dpr_wadr[5] $ Y1_dpr_radr[5] $ !Y1L201;

--Y1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT
--operation mode is arithmetic

Y1L401 = CARRY(Y1_dpr_wadr[5] & (!Y1L201 # !Y1_dpr_radr[5]) # !Y1_dpr_wadr[5] & !Y1_dpr_radr[5] & !Y1L201);


--Y1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7
--operation mode is arithmetic

Y1L501 = Y1_dpr_wadr[6] $ Y1_dpr_radr[6] $ Y1L401;

--Y1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT
--operation mode is arithmetic

Y1L601 = CARRY(Y1_dpr_wadr[6] & Y1_dpr_radr[6] & !Y1L401 # !Y1_dpr_wadr[6] & (Y1_dpr_radr[6] # !Y1L401));


--Y1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8
--operation mode is arithmetic

Y1L701 = Y1_dpr_wadr[7] $ Y1_dpr_radr[7] $ !Y1L601;

--Y1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT
--operation mode is arithmetic

Y1L801 = CARRY(Y1_dpr_wadr[7] & (!Y1L601 # !Y1_dpr_radr[7]) # !Y1_dpr_wadr[7] & !Y1_dpr_radr[7] & !Y1L601);


--Y1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9
--operation mode is arithmetic

Y1L901 = Y1_dpr_wadr[8] $ Y1_dpr_radr[8] $ Y1L801;

--Y1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT
--operation mode is arithmetic

Y1L011 = CARRY(Y1_dpr_wadr[8] & Y1_dpr_radr[8] & !Y1L801 # !Y1_dpr_wadr[8] & (Y1_dpr_radr[8] # !Y1L801));


--Y1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10
--operation mode is arithmetic

Y1L111 = Y1_dpr_wadr[9] $ Y1_dpr_radr[9] $ !Y1L011;

--Y1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT
--operation mode is arithmetic

Y1L211 = CARRY(Y1_dpr_wadr[9] & (!Y1L011 # !Y1_dpr_radr[9]) # !Y1_dpr_wadr[9] & !Y1_dpr_radr[9] & !Y1L011);


--Y1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11
--operation mode is arithmetic

Y1L311 = Y1_dpr_wadr[10] $ Y1_dpr_radr[10] $ Y1L211;

--Y1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT
--operation mode is arithmetic

Y1L411 = CARRY(Y1_dpr_wadr[10] & Y1_dpr_radr[10] & !Y1L211 # !Y1_dpr_wadr[10] & (Y1_dpr_radr[10] # !Y1L211));


--Y1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12
--operation mode is arithmetic

Y1L511 = Y1_dpr_wadr[11] $ Y1_dpr_radr[11] $ !Y1L411;

--Y1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT
--operation mode is arithmetic

Y1L611 = CARRY(Y1_dpr_wadr[11] & (!Y1L411 # !Y1_dpr_radr[11]) # !Y1_dpr_wadr[11] & !Y1_dpr_radr[11] & !Y1L411);


--Y1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13
--operation mode is normal

Y1L711 = Y1_dpr_wadr[12] $ Y1_dpr_radr[12] $ Y1L611;


--DB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1
--operation mode is arithmetic

DB1L601 = DB1_ind[0] $ DB1_ina[0];

--DB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1COUT
--operation mode is arithmetic

DB1L701 = CARRY(DB1_ina[0] # !DB1_ind[0]);


--DB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2
--operation mode is arithmetic

DB1L801 = DB1_ind[1] $ DB1_ina[1] $ !DB1L701;

--DB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2COUT
--operation mode is arithmetic

DB1L901 = CARRY(DB1_ind[1] & (!DB1L701 # !DB1_ina[1]) # !DB1_ind[1] & !DB1_ina[1] & !DB1L701);


--DB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3
--operation mode is arithmetic

DB1L011 = DB1_ind[2] $ DB1_ina[2] $ DB1L901;

--DB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3COUT
--operation mode is arithmetic

DB1L111 = CARRY(DB1_ind[2] & DB1_ina[2] & !DB1L901 # !DB1_ind[2] & (DB1_ina[2] # !DB1L901));


--DB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4
--operation mode is arithmetic

DB1L211 = DB1_ind[3] $ DB1_ina[3] $ !DB1L111;

--DB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4COUT
--operation mode is arithmetic

DB1L311 = CARRY(DB1_ind[3] & (!DB1L111 # !DB1_ina[3]) # !DB1_ind[3] & !DB1_ina[3] & !DB1L111);


--DB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5
--operation mode is arithmetic

DB1L411 = DB1_ind[4] $ DB1_ina[4] $ DB1L311;

--DB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5COUT
--operation mode is arithmetic

DB1L511 = CARRY(DB1_ind[4] & DB1_ina[4] & !DB1L311 # !DB1_ind[4] & (DB1_ina[4] # !DB1L311));


--DB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6
--operation mode is arithmetic

DB1L611 = DB1_ind[5] $ DB1_ina[5] $ !DB1L511;

--DB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6COUT
--operation mode is arithmetic

DB1L711 = CARRY(DB1_ind[5] & (!DB1L511 # !DB1_ina[5]) # !DB1_ind[5] & !DB1_ina[5] & !DB1L511);


--DB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7
--operation mode is arithmetic

DB1L811 = DB1_ind[6] $ DB1_ina[6] $ DB1L711;

--DB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7COUT
--operation mode is arithmetic

DB1L911 = CARRY(DB1_ind[6] & DB1_ina[6] & !DB1L711 # !DB1_ind[6] & (DB1_ina[6] # !DB1L711));


--DB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8
--operation mode is arithmetic

DB1L021 = DB1_ind[7] $ DB1_ina[7] $ !DB1L911;

--DB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8COUT
--operation mode is arithmetic

DB1L121 = CARRY(DB1_ind[7] & (!DB1L911 # !DB1_ina[7]) # !DB1_ind[7] & !DB1_ina[7] & !DB1L911);


--DB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9
--operation mode is arithmetic

DB1L221 = DB1_ind[8] $ DB1_ina[8] $ DB1L121;

--DB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9COUT
--operation mode is arithmetic

DB1L321 = CARRY(DB1_ind[8] & DB1_ina[8] & !DB1L121 # !DB1_ind[8] & (DB1_ina[8] # !DB1L121));


--DB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~10
--operation mode is normal

DB1L421 = DB1_ind[9] $ DB1_ina[9] $ !DB1L321;


--DB1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1
--operation mode is arithmetic

DB1L721 = DB1_ind[0] $ DB1_ina[0];

--DB1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1COUT
--operation mode is arithmetic

DB1L821 = CARRY(DB1_ind[0] # !DB1_ina[0]);


--DB1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2
--operation mode is arithmetic

DB1L921 = DB1_ind[1] $ DB1_ina[1] $ !DB1L821;

--DB1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2COUT
--operation mode is arithmetic

DB1L031 = CARRY(DB1_ind[1] & DB1_ina[1] & !DB1L821 # !DB1_ind[1] & (DB1_ina[1] # !DB1L821));


--DB1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3
--operation mode is arithmetic

DB1L131 = DB1_ind[2] $ DB1_ina[2] $ DB1L031;

--DB1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3COUT
--operation mode is arithmetic

DB1L231 = CARRY(DB1_ind[2] & (!DB1L031 # !DB1_ina[2]) # !DB1_ind[2] & !DB1_ina[2] & !DB1L031);


--DB1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4
--operation mode is arithmetic

DB1L331 = DB1_ind[3] $ DB1_ina[3] $ !DB1L231;

--DB1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4COUT
--operation mode is arithmetic

DB1L431 = CARRY(DB1_ind[3] & DB1_ina[3] & !DB1L231 # !DB1_ind[3] & (DB1_ina[3] # !DB1L231));


--DB1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5
--operation mode is arithmetic

DB1L531 = DB1_ind[4] $ DB1_ina[4] $ DB1L431;

--DB1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5COUT
--operation mode is arithmetic

DB1L631 = CARRY(DB1_ind[4] & (!DB1L431 # !DB1_ina[4]) # !DB1_ind[4] & !DB1_ina[4] & !DB1L431);


--DB1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6
--operation mode is arithmetic

DB1L731 = DB1_ind[5] $ DB1_ina[5] $ !DB1L631;

--DB1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6COUT
--operation mode is arithmetic

DB1L831 = CARRY(DB1_ind[5] & DB1_ina[5] & !DB1L631 # !DB1_ind[5] & (DB1_ina[5] # !DB1L631));


--DB1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7
--operation mode is arithmetic

DB1L931 = DB1_ind[6] $ DB1_ina[6] $ DB1L831;

--DB1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7COUT
--operation mode is arithmetic

DB1L041 = CARRY(DB1_ind[6] & (!DB1L831 # !DB1_ina[6]) # !DB1_ind[6] & !DB1_ina[6] & !DB1L831);


--DB1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8
--operation mode is arithmetic

DB1L141 = DB1_ind[7] $ DB1_ina[7] $ !DB1L041;

--DB1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8COUT
--operation mode is arithmetic

DB1L241 = CARRY(DB1_ind[7] & DB1_ina[7] & !DB1L041 # !DB1_ind[7] & (DB1_ina[7] # !DB1L041));


--DB1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9
--operation mode is arithmetic

DB1L341 = DB1_ind[8] $ DB1_ina[8] $ DB1L241;

--DB1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9COUT
--operation mode is arithmetic

DB1L441 = CARRY(DB1_ind[8] & (!DB1L241 # !DB1_ina[8]) # !DB1_ind[8] & !DB1_ina[8] & !DB1L241);


--DB1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~10
--operation mode is normal

DB1L541 = DB1_ind[9] $ DB1_ina[9] $ !DB1L441;


--VC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1
--operation mode is arithmetic

VC1L4 = Q91_q[0] $ VC1_tx_dpr_waddr[0];

--VC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT
--operation mode is arithmetic

VC1L5 = CARRY(VC1_tx_dpr_waddr[0] # !Q91_q[0]);


--VC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2
--operation mode is arithmetic

VC1L6 = Q91_q[1] $ VC1_tx_dpr_waddr[1] $ !VC1L5;

--VC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT
--operation mode is arithmetic

VC1L7 = CARRY(Q91_q[1] & (!VC1L5 # !VC1_tx_dpr_waddr[1]) # !Q91_q[1] & !VC1_tx_dpr_waddr[1] & !VC1L5);


--VC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3
--operation mode is arithmetic

VC1L8 = Q91_q[2] $ VC1_tx_dpr_waddr[2] $ VC1L7;

--VC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT
--operation mode is arithmetic

VC1L9 = CARRY(Q91_q[2] & VC1_tx_dpr_waddr[2] & !VC1L7 # !Q91_q[2] & (VC1_tx_dpr_waddr[2] # !VC1L7));


--VC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4
--operation mode is arithmetic

VC1L01 = Q91_q[3] $ VC1_tx_dpr_waddr[3] $ !VC1L9;

--VC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT
--operation mode is arithmetic

VC1L11 = CARRY(Q91_q[3] & (!VC1L9 # !VC1_tx_dpr_waddr[3]) # !Q91_q[3] & !VC1_tx_dpr_waddr[3] & !VC1L9);


--VC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5
--operation mode is arithmetic

VC1L21 = Q91_q[4] $ VC1_tx_dpr_waddr[4] $ VC1L11;

--VC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT
--operation mode is arithmetic

VC1L31 = CARRY(Q91_q[4] & VC1_tx_dpr_waddr[4] & !VC1L11 # !Q91_q[4] & (VC1_tx_dpr_waddr[4] # !VC1L11));


--VC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6
--operation mode is arithmetic

VC1L41 = Q91_q[5] $ VC1_tx_dpr_waddr[5] $ !VC1L31;

--VC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT
--operation mode is arithmetic

VC1L51 = CARRY(Q91_q[5] & (!VC1L31 # !VC1_tx_dpr_waddr[5]) # !Q91_q[5] & !VC1_tx_dpr_waddr[5] & !VC1L31);


--VC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7
--operation mode is arithmetic

VC1L61 = Q91_q[6] $ VC1_tx_dpr_waddr[6] $ VC1L51;

--VC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT
--operation mode is arithmetic

VC1L71 = CARRY(Q91_q[6] & VC1_tx_dpr_waddr[6] & !VC1L51 # !Q91_q[6] & (VC1_tx_dpr_waddr[6] # !VC1L51));


--VC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8
--operation mode is arithmetic

VC1L81 = Q91_q[7] $ VC1_tx_dpr_waddr[7] $ !VC1L71;

--VC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT
--operation mode is arithmetic

VC1L91 = CARRY(Q91_q[7] & (!VC1L71 # !VC1_tx_dpr_waddr[7]) # !Q91_q[7] & !VC1_tx_dpr_waddr[7] & !VC1L71);


--VC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9
--operation mode is arithmetic

VC1L02 = Q91_q[8] $ VC1_tx_dpr_waddr[8] $ VC1L91;

--VC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT
--operation mode is arithmetic

VC1L12 = CARRY(Q91_q[8] & VC1_tx_dpr_waddr[8] & !VC1L91 # !Q91_q[8] & (VC1_tx_dpr_waddr[8] # !VC1L91));


--VC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10
--operation mode is arithmetic

VC1L22 = Q91_q[9] $ VC1_tx_dpr_waddr[9] $ !VC1L12;

--VC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT
--operation mode is arithmetic

VC1L32 = CARRY(Q91_q[9] & (!VC1L12 # !VC1_tx_dpr_waddr[9]) # !Q91_q[9] & !VC1_tx_dpr_waddr[9] & !VC1L12);


--VC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11
--operation mode is arithmetic

VC1L42 = Q91_q[10] $ VC1_tx_dpr_waddr[10] $ VC1L32;

--VC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT
--operation mode is arithmetic

VC1L52 = CARRY(Q91_q[10] & VC1_tx_dpr_waddr[10] & !VC1L32 # !Q91_q[10] & (VC1_tx_dpr_waddr[10] # !VC1L32));


--VC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12
--operation mode is arithmetic

VC1L62 = Q91_q[11] $ VC1_tx_dpr_waddr[11] $ !VC1L52;

--VC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT
--operation mode is arithmetic

VC1L72 = CARRY(Q91_q[11] & (!VC1L52 # !VC1_tx_dpr_waddr[11]) # !Q91_q[11] & !VC1_tx_dpr_waddr[11] & !VC1L52);


--VC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13
--operation mode is arithmetic

VC1L82 = Q91_q[12] $ VC1_tx_dpr_waddr[12] $ VC1L72;

--VC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT
--operation mode is arithmetic

VC1L92 = CARRY(Q91_q[12] & VC1_tx_dpr_waddr[12] & !VC1L72 # !Q91_q[12] & (VC1_tx_dpr_waddr[12] # !VC1L72));


--VC1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14
--operation mode is normal

VC1L03 = Q91_q[13] $ VC1_tx_dpr_waddr[13] $ !VC1L92;


--VC1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT
--operation mode is arithmetic

VC1L95 = VCC;

--VC1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1
--operation mode is arithmetic

VC1L85 = CARRY(Q91_q[0] # !VC1_tx_dpr_waddr[0]);


--VC1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2
--operation mode is arithmetic

VC1L06 = Q91_q[1] $ VC1_tx_dpr_waddr[1] $ !VC1L85;

--VC1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT
--operation mode is arithmetic

VC1L16 = CARRY(Q91_q[1] & VC1_tx_dpr_waddr[1] & !VC1L85 # !Q91_q[1] & (VC1_tx_dpr_waddr[1] # !VC1L85));


--VC1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3
--operation mode is arithmetic

VC1L26 = Q91_q[2] $ VC1_tx_dpr_waddr[2] $ VC1L16;

--VC1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT
--operation mode is arithmetic

VC1L36 = CARRY(Q91_q[2] & (!VC1L16 # !VC1_tx_dpr_waddr[2]) # !Q91_q[2] & !VC1_tx_dpr_waddr[2] & !VC1L16);


--VC1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4
--operation mode is arithmetic

VC1L46 = Q91_q[3] $ VC1_tx_dpr_waddr[3] $ !VC1L36;

--VC1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT
--operation mode is arithmetic

VC1L56 = CARRY(Q91_q[3] & VC1_tx_dpr_waddr[3] & !VC1L36 # !Q91_q[3] & (VC1_tx_dpr_waddr[3] # !VC1L36));


--VC1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5
--operation mode is arithmetic

VC1L66 = Q91_q[4] $ VC1_tx_dpr_waddr[4] $ VC1L56;

--VC1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT
--operation mode is arithmetic

VC1L76 = CARRY(Q91_q[4] & (!VC1L56 # !VC1_tx_dpr_waddr[4]) # !Q91_q[4] & !VC1_tx_dpr_waddr[4] & !VC1L56);


--VC1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6
--operation mode is arithmetic

VC1L86 = Q91_q[5] $ VC1_tx_dpr_waddr[5] $ !VC1L76;

--VC1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT
--operation mode is arithmetic

VC1L96 = CARRY(Q91_q[5] & VC1_tx_dpr_waddr[5] & !VC1L76 # !Q91_q[5] & (VC1_tx_dpr_waddr[5] # !VC1L76));


--VC1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7
--operation mode is arithmetic

VC1L07 = Q91_q[6] $ VC1_tx_dpr_waddr[6] $ VC1L96;

--VC1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT
--operation mode is arithmetic

VC1L17 = CARRY(Q91_q[6] & (!VC1L96 # !VC1_tx_dpr_waddr[6]) # !Q91_q[6] & !VC1_tx_dpr_waddr[6] & !VC1L96);


--VC1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8
--operation mode is arithmetic

VC1L27 = Q91_q[7] $ VC1_tx_dpr_waddr[7] $ !VC1L17;

--VC1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT
--operation mode is arithmetic

VC1L37 = CARRY(Q91_q[7] & VC1_tx_dpr_waddr[7] & !VC1L17 # !Q91_q[7] & (VC1_tx_dpr_waddr[7] # !VC1L17));


--VC1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9
--operation mode is arithmetic

VC1L47 = Q91_q[8] $ VC1_tx_dpr_waddr[8] $ VC1L37;

--VC1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT
--operation mode is arithmetic

VC1L57 = CARRY(Q91_q[8] & (!VC1L37 # !VC1_tx_dpr_waddr[8]) # !Q91_q[8] & !VC1_tx_dpr_waddr[8] & !VC1L37);


--VC1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10
--operation mode is arithmetic

VC1L67 = Q91_q[9] $ VC1_tx_dpr_waddr[9] $ !VC1L57;

--VC1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT
--operation mode is arithmetic

VC1L77 = CARRY(Q91_q[9] & VC1_tx_dpr_waddr[9] & !VC1L57 # !Q91_q[9] & (VC1_tx_dpr_waddr[9] # !VC1L57));


--VC1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11
--operation mode is arithmetic

VC1L87 = Q91_q[10] $ VC1_tx_dpr_waddr[10] $ VC1L77;

--VC1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT
--operation mode is arithmetic

VC1L97 = CARRY(Q91_q[10] & (!VC1L77 # !VC1_tx_dpr_waddr[10]) # !Q91_q[10] & !VC1_tx_dpr_waddr[10] & !VC1L77);


--VC1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12
--operation mode is arithmetic

VC1L08 = Q91_q[11] $ VC1_tx_dpr_waddr[11] $ !VC1L97;

--VC1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT
--operation mode is arithmetic

VC1L18 = CARRY(Q91_q[11] & VC1_tx_dpr_waddr[11] & !VC1L97 # !Q91_q[11] & (VC1_tx_dpr_waddr[11] # !VC1L97));


--VC1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13
--operation mode is normal

VC1L28 = Q91_q[12] $ VC1_tx_dpr_waddr[12] $ VC1L18;


--DE2L02 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~26
--operation mode is arithmetic

DE2L02 = MC91_q[0] $ CE2_i12;

--DE2L12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~26COUT
--operation mode is arithmetic

DE2L12 = CARRY(CE2_i12 # !MC91_q[0]);


--DE2L22 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~27
--operation mode is arithmetic

DE2L22 = MC91_q[1] $ CE2_i11 $ !DE2L12;

--DE2L32 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~27COUT
--operation mode is arithmetic

DE2L32 = CARRY(MC91_q[1] & (!DE2L12 # !CE2_i11) # !MC91_q[1] & !CE2_i11 & !DE2L12);


--DE2L42 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~28
--operation mode is arithmetic

DE2L42 = MC91_q[2] $ CE2_i10 $ DE2L32;

--DE2L52 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~28COUT
--operation mode is arithmetic

DE2L52 = CARRY(MC91_q[2] & CE2_i10 & !DE2L32 # !MC91_q[2] & (CE2_i10 # !DE2L32));


--DE2L62 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~29
--operation mode is arithmetic

DE2L62 = MC91_q[3] $ CE2_i9 $ !DE2L52;

--DE2L72 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~29COUT
--operation mode is arithmetic

DE2L72 = CARRY(MC91_q[3] & (!DE2L52 # !CE2_i9) # !MC91_q[3] & !CE2_i9 & !DE2L52);


--DE2L82 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~30
--operation mode is arithmetic

DE2L82 = MC91_q[4] $ CE2_i8 $ DE2L72;

--DE2L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~30COUT
--operation mode is arithmetic

DE2L92 = CARRY(MC91_q[4] & CE2_i8 & !DE2L72 # !MC91_q[4] & (CE2_i8 # !DE2L72));


--DE2L03 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~31
--operation mode is arithmetic

DE2L03 = MC91_q[5] $ CE2_i7 $ !DE2L92;

--DE2L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~31COUT
--operation mode is arithmetic

DE2L13 = CARRY(MC91_q[5] & (!DE2L92 # !CE2_i7) # !MC91_q[5] & !CE2_i7 & !DE2L92);


--DE2L23 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~32
--operation mode is arithmetic

DE2L23 = MC91_q[6] $ CE2_i6 $ DE2L13;

--DE2L33 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~32COUT
--operation mode is arithmetic

DE2L33 = CARRY(MC91_q[6] & CE2_i6 & !DE2L13 # !MC91_q[6] & (CE2_i6 # !DE2L13));


--DE2L43 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~33
--operation mode is arithmetic

DE2L43 = MC91_q[7] $ CE2_i5 $ !DE2L33;

--DE2L53 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~33COUT
--operation mode is arithmetic

DE2L53 = CARRY(MC91_q[7] & (!DE2L33 # !CE2_i5) # !MC91_q[7] & !CE2_i5 & !DE2L33);


--DE2L63 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~34
--operation mode is arithmetic

DE2L63 = MC91_q[8] $ CE2_i4 $ DE2L53;

--DE2L73 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~34COUT
--operation mode is arithmetic

DE2L73 = CARRY(MC91_q[8] & CE2_i4 & !DE2L53 # !MC91_q[8] & (CE2_i4 # !DE2L53));


--DE2L83 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~35
--operation mode is normal

DE2L83 = MC91_q[9] $ BE2L31Q $ !DE2L73;


--DE1L02 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~26
--operation mode is arithmetic

DE1L02 = MC81_q[0] $ CE1_i12;

--DE1L12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~26COUT
--operation mode is arithmetic

DE1L12 = CARRY(CE1_i12 # !MC81_q[0]);


--DE1L22 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~27
--operation mode is arithmetic

DE1L22 = MC81_q[1] $ CE1_i11 $ !DE1L12;

--DE1L32 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~27COUT
--operation mode is arithmetic

DE1L32 = CARRY(MC81_q[1] & (!DE1L12 # !CE1_i11) # !MC81_q[1] & !CE1_i11 & !DE1L12);


--DE1L42 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~28
--operation mode is arithmetic

DE1L42 = MC81_q[2] $ CE1_i10 $ DE1L32;

--DE1L52 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~28COUT
--operation mode is arithmetic

DE1L52 = CARRY(MC81_q[2] & CE1_i10 & !DE1L32 # !MC81_q[2] & (CE1_i10 # !DE1L32));


--DE1L62 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~29
--operation mode is arithmetic

DE1L62 = MC81_q[3] $ CE1_i9 $ !DE1L52;

--DE1L72 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~29COUT
--operation mode is arithmetic

DE1L72 = CARRY(MC81_q[3] & (!DE1L52 # !CE1_i9) # !MC81_q[3] & !CE1_i9 & !DE1L52);


--DE1L82 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~30
--operation mode is arithmetic

DE1L82 = MC81_q[4] $ CE1_i8 $ DE1L72;

--DE1L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~30COUT
--operation mode is arithmetic

DE1L92 = CARRY(MC81_q[4] & CE1_i8 & !DE1L72 # !MC81_q[4] & (CE1_i8 # !DE1L72));


--DE1L03 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~31
--operation mode is arithmetic

DE1L03 = MC81_q[5] $ CE1_i7 $ !DE1L92;

--DE1L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~31COUT
--operation mode is arithmetic

DE1L13 = CARRY(MC81_q[5] & (!DE1L92 # !CE1_i7) # !MC81_q[5] & !CE1_i7 & !DE1L92);


--DE1L23 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~32
--operation mode is arithmetic

DE1L23 = MC81_q[6] $ CE1_i6 $ DE1L13;

--DE1L33 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~32COUT
--operation mode is arithmetic

DE1L33 = CARRY(MC81_q[6] & CE1_i6 & !DE1L13 # !MC81_q[6] & (CE1_i6 # !DE1L13));


--DE1L43 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~33
--operation mode is arithmetic

DE1L43 = MC81_q[7] $ CE1_i5 $ !DE1L33;

--DE1L53 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~33COUT
--operation mode is arithmetic

DE1L53 = CARRY(MC81_q[7] & (!DE1L33 # !CE1_i5) # !MC81_q[7] & !CE1_i5 & !DE1L33);


--DE1L63 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~34
--operation mode is arithmetic

DE1L63 = MC81_q[8] $ CE1_i4 $ DE1L53;

--DE1L73 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~34COUT
--operation mode is arithmetic

DE1L73 = CARRY(MC81_q[8] & CE1_i4 & !DE1L53 # !MC81_q[8] & (CE1_i4 # !DE1L53));


--DE1L83 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~35
--operation mode is normal

DE1L83 = MC81_q[9] $ BE1L31Q $ !DE1L73;


--VC1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT
--operation mode is arithmetic

VC1L23 = VCC;

--VC1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1
--operation mode is arithmetic

VC1L13 = CARRY(!VC1L4);


--VC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2
--operation mode is arithmetic

VC1L33 = VC1L6 $ !VC1L13;

--VC1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT
--operation mode is arithmetic

VC1L43 = CARRY(VC1L6 # !VC1L13);


--VC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3
--operation mode is arithmetic

VC1L53 = VC1L8 $ VC1L43;

--VC1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT
--operation mode is arithmetic

VC1L63 = CARRY(!VC1L8 & !VC1L43);


--VC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4
--operation mode is arithmetic

VC1L73 = VC1L01 $ !VC1L63;

--VC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT
--operation mode is arithmetic

VC1L83 = CARRY(VC1L01 # !VC1L63);


--VC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5
--operation mode is arithmetic

VC1L93 = VC1L21 $ VC1L83;

--VC1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT
--operation mode is arithmetic

VC1L04 = CARRY(!VC1L21 & !VC1L83);


--VC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6
--operation mode is arithmetic

VC1L14 = VC1L41 $ !VC1L04;

--VC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT
--operation mode is arithmetic

VC1L24 = CARRY(VC1L41 # !VC1L04);


--VC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7
--operation mode is arithmetic

VC1L34 = VC1L61 $ VC1L24;

--VC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT
--operation mode is arithmetic

VC1L44 = CARRY(!VC1L61 & !VC1L24);


--VC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8
--operation mode is arithmetic

VC1L54 = VC1L81 $ !VC1L44;

--VC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT
--operation mode is arithmetic

VC1L64 = CARRY(VC1L81 # !VC1L44);


--VC1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9
--operation mode is arithmetic

VC1L74 = VC1L02 $ VC1L64;

--VC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT
--operation mode is arithmetic

VC1L84 = CARRY(!VC1L02 & !VC1L64);


--VC1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10
--operation mode is arithmetic

VC1L94 = VC1L22 $ !VC1L84;

--VC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT
--operation mode is arithmetic

VC1L05 = CARRY(VC1L22 # !VC1L84);


--VC1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11
--operation mode is arithmetic

VC1L15 = VC1L42 $ VC1L05;

--VC1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT
--operation mode is arithmetic

VC1L25 = CARRY(!VC1L42 & !VC1L05);


--VC1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12
--operation mode is arithmetic

VC1L35 = VC1L62 $ !VC1L25;

--VC1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT
--operation mode is arithmetic

VC1L45 = CARRY(VC1L62 # !VC1L25);


--VC1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13
--operation mode is arithmetic

VC1L55 = VC1L82 $ VC1L45;

--VC1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT
--operation mode is arithmetic

VC1L65 = CARRY(!VC1L82 & !VC1L45);


--VC1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14
--operation mode is normal

VC1L75 = VC1L03 $ VC1L65;


--ME2L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~463
--operation mode is arithmetic

ME2L673 = ME2L592 $ !M1_LC_ctrl_local.lc_post_window[0];

--ME2L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~463COUT
--operation mode is arithmetic

ME2L773 = CARRY(ME2L592 # M1_LC_ctrl_local.lc_post_window[0]);


--ME2L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464
--operation mode is arithmetic

ME2L873 = ME2L792 $ M1_LC_ctrl_local.lc_post_window[1] $ ME2L773;

--ME2L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464COUT
--operation mode is arithmetic

ME2L973 = CARRY(ME2L792 & !M1_LC_ctrl_local.lc_post_window[1] & !ME2L773 # !ME2L792 & (!ME2L773 # !M1_LC_ctrl_local.lc_post_window[1]));


--ME2L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465
--operation mode is arithmetic

ME2L083 = ME2L992 $ M1_LC_ctrl_local.lc_post_window[2] $ !ME2L973;

--ME2L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465COUT
--operation mode is arithmetic

ME2L183 = CARRY(ME2L992 & (M1_LC_ctrl_local.lc_post_window[2] # !ME2L973) # !ME2L992 & M1_LC_ctrl_local.lc_post_window[2] & !ME2L973);


--ME2L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466
--operation mode is arithmetic

ME2L283 = ME2L103 $ M1_LC_ctrl_local.lc_post_window[3] $ ME2L183;

--ME2L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466COUT
--operation mode is arithmetic

ME2L383 = CARRY(ME2L103 & !M1_LC_ctrl_local.lc_post_window[3] & !ME2L183 # !ME2L103 & (!ME2L183 # !M1_LC_ctrl_local.lc_post_window[3]));


--ME2L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467
--operation mode is arithmetic

ME2L483 = ME2L303 $ M1_LC_ctrl_local.lc_post_window[4] $ !ME2L383;

--ME2L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467COUT
--operation mode is arithmetic

ME2L583 = CARRY(ME2L303 & (M1_LC_ctrl_local.lc_post_window[4] # !ME2L383) # !ME2L303 & M1_LC_ctrl_local.lc_post_window[4] & !ME2L383);


--ME2L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~468
--operation mode is arithmetic

ME2L683 = ME2L503 $ M1_LC_ctrl_local.lc_post_window[5] $ ME2L583;

--ME2L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~468COUT
--operation mode is arithmetic

ME2L783 = CARRY(ME2L503 & !M1_LC_ctrl_local.lc_post_window[5] & !ME2L583 # !ME2L503 & (!ME2L583 # !M1_LC_ctrl_local.lc_post_window[5]));


--ME2L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469
--operation mode is arithmetic

ME2L883 = ME2L192 $ !ME2L783;

--ME2L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469COUT
--operation mode is arithmetic

ME2L983 = CARRY(ME2L192 & !ME2L783);


--ME2L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~470
--operation mode is normal

ME2L093 = ME2L983;


--ME2L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~472
--operation mode is arithmetic

ME2L193 = ME2L703 $ !M1_LC_ctrl_local.lc_post_window[0];

--ME2L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~472COUT
--operation mode is arithmetic

ME2L293 = CARRY(ME2L703 # M1_LC_ctrl_local.lc_post_window[0]);


--ME2L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~473
--operation mode is arithmetic

ME2L393 = ME2L903 $ M1_LC_ctrl_local.lc_post_window[1] $ ME2L293;

--ME2L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~473COUT
--operation mode is arithmetic

ME2L493 = CARRY(ME2L903 & !M1_LC_ctrl_local.lc_post_window[1] & !ME2L293 # !ME2L903 & (!ME2L293 # !M1_LC_ctrl_local.lc_post_window[1]));


--ME2L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~474
--operation mode is arithmetic

ME2L593 = ME2L113 $ M1_LC_ctrl_local.lc_post_window[2] $ !ME2L493;

--ME2L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~474COUT
--operation mode is arithmetic

ME2L693 = CARRY(ME2L113 & (M1_LC_ctrl_local.lc_post_window[2] # !ME2L493) # !ME2L113 & M1_LC_ctrl_local.lc_post_window[2] & !ME2L493);


--ME2L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~475
--operation mode is arithmetic

ME2L793 = ME2L313 $ M1_LC_ctrl_local.lc_post_window[3] $ ME2L693;

--ME2L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~475COUT
--operation mode is arithmetic

ME2L893 = CARRY(ME2L313 & !M1_LC_ctrl_local.lc_post_window[3] & !ME2L693 # !ME2L313 & (!ME2L693 # !M1_LC_ctrl_local.lc_post_window[3]));


--ME2L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~476
--operation mode is arithmetic

ME2L993 = ME2L513 $ M1_LC_ctrl_local.lc_post_window[4] $ !ME2L893;

--ME2L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~476COUT
--operation mode is arithmetic

ME2L004 = CARRY(ME2L513 & (M1_LC_ctrl_local.lc_post_window[4] # !ME2L893) # !ME2L513 & M1_LC_ctrl_local.lc_post_window[4] & !ME2L893);


--ME2L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~477
--operation mode is arithmetic

ME2L104 = ME2L713 $ M1_LC_ctrl_local.lc_post_window[5] $ ME2L004;

--ME2L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~477COUT
--operation mode is arithmetic

ME2L204 = CARRY(ME2L713 & !M1_LC_ctrl_local.lc_post_window[5] & !ME2L004 # !ME2L713 & (!ME2L004 # !M1_LC_ctrl_local.lc_post_window[5]));


--ME2L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~478
--operation mode is arithmetic

ME2L304 = ME2L392 $ !ME2L204;

--ME2L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~478COUT
--operation mode is arithmetic

ME2L404 = CARRY(ME2L392 & !ME2L204);


--ME2L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~479
--operation mode is normal

ME2L504 = ME2L404;


--PD1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~185
--operation mode is arithmetic

PD1L301 = !PD1_haddr[2];

--PD1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~185COUT
--operation mode is arithmetic

PD1L401 = CARRY(PD1_haddr[2]);


--PD1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~186
--operation mode is arithmetic

PD1L501 = PD1_haddr[3] $ PD1L401;

--PD1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~186COUT
--operation mode is arithmetic

PD1L601 = CARRY(!PD1L401 # !PD1_haddr[3]);


--PD1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~187
--operation mode is arithmetic

PD1L701 = PD1_haddr[4] $ !PD1L601;

--PD1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT
--operation mode is arithmetic

PD1L801 = CARRY(PD1_haddr[4] & !PD1L601);


--PD1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~188
--operation mode is arithmetic

PD1L901 = PD1_haddr[5] $ PD1L801;

--PD1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT
--operation mode is arithmetic

PD1L011 = CARRY(!PD1L801 # !PD1_haddr[5]);


--PD1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~189
--operation mode is arithmetic

PD1L111 = PD1_haddr[6] $ !PD1L011;

--PD1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT
--operation mode is arithmetic

PD1L211 = CARRY(PD1_haddr[6] & !PD1L011);


--PD1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~190
--operation mode is arithmetic

PD1L311 = PD1_haddr[7] $ PD1L211;

--PD1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT
--operation mode is arithmetic

PD1L411 = CARRY(!PD1L211 # !PD1_haddr[7]);


--PD1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~191
--operation mode is arithmetic

PD1L511 = PD1_haddr[8] $ !PD1L411;

--PD1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT
--operation mode is arithmetic

PD1L611 = CARRY(PD1_haddr[8] & !PD1L411);


--PD1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~192
--operation mode is arithmetic

PD1L711 = PD1_haddr[9] $ PD1L611;

--PD1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT
--operation mode is arithmetic

PD1L811 = CARRY(!PD1L611 # !PD1_haddr[9]);


--PD1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~193
--operation mode is arithmetic

PD1L911 = PD1_haddr[10] $ !PD1L811;

--PD1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT
--operation mode is arithmetic

PD1L021 = CARRY(PD1_haddr[10] & !PD1L811);


--PD1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~194
--operation mode is arithmetic

PD1L121 = PD1_haddr[11] $ PD1L021;

--PD1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT
--operation mode is arithmetic

PD1L221 = CARRY(!PD1L021 # !PD1_haddr[11]);


--PD1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~195
--operation mode is arithmetic

PD1L321 = PD1_haddr[12] $ !PD1L221;

--PD1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT
--operation mode is arithmetic

PD1L421 = CARRY(PD1_haddr[12] & !PD1L221);


--PD1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~196
--operation mode is arithmetic

PD1L521 = PD1_haddr[13] $ PD1L421;

--PD1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT
--operation mode is arithmetic

PD1L621 = CARRY(!PD1L421 # !PD1_haddr[13]);


--PD1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~197
--operation mode is arithmetic

PD1L721 = PD1_haddr[14] $ !PD1L621;

--PD1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT
--operation mode is arithmetic

PD1L821 = CARRY(PD1_haddr[14] & !PD1L621);


--PD1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~198
--operation mode is arithmetic

PD1L921 = PD1_haddr[15] $ PD1L821;

--PD1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT
--operation mode is arithmetic

PD1L031 = CARRY(!PD1L821 # !PD1_haddr[15]);


--PD1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~199
--operation mode is arithmetic

PD1L131 = PD1_haddr[16] $ !PD1L031;

--PD1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT
--operation mode is arithmetic

PD1L231 = CARRY(PD1_haddr[16] & !PD1L031);


--PD1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~200
--operation mode is arithmetic

PD1L331 = PD1_haddr[17] $ PD1L231;

--PD1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT
--operation mode is arithmetic

PD1L431 = CARRY(!PD1L231 # !PD1_haddr[17]);


--PD1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~201
--operation mode is arithmetic

PD1L531 = PD1_haddr[18] $ !PD1L431;

--PD1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT
--operation mode is arithmetic

PD1L631 = CARRY(PD1_haddr[18] & !PD1L431);


--PD1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~202
--operation mode is arithmetic

PD1L731 = PD1_haddr[19] $ PD1L631;

--PD1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT
--operation mode is arithmetic

PD1L831 = CARRY(!PD1L631 # !PD1_haddr[19]);


--PD1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~203
--operation mode is arithmetic

PD1L931 = PD1_haddr[20] $ !PD1L831;

--PD1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT
--operation mode is arithmetic

PD1L041 = CARRY(PD1_haddr[20] & !PD1L831);


--PD1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~204
--operation mode is arithmetic

PD1L141 = PD1_haddr[21] $ PD1L041;

--PD1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT
--operation mode is arithmetic

PD1L241 = CARRY(!PD1L041 # !PD1_haddr[21]);


--PD1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~205
--operation mode is arithmetic

PD1L341 = PD1_haddr[22] $ !PD1L241;

--PD1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT
--operation mode is arithmetic

PD1L441 = CARRY(PD1_haddr[22] & !PD1L241);


--PD1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~206
--operation mode is arithmetic

PD1L541 = PD1_haddr[23] $ PD1L441;

--PD1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT
--operation mode is arithmetic

PD1L641 = CARRY(!PD1L441 # !PD1_haddr[23]);


--PD1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~207
--operation mode is arithmetic

PD1L741 = PD1_haddr[24] $ !PD1L641;

--PD1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT
--operation mode is arithmetic

PD1L841 = CARRY(PD1_haddr[24] & !PD1L641);


--PD1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~208
--operation mode is arithmetic

PD1L941 = PD1_haddr[25] $ PD1L841;

--PD1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT
--operation mode is arithmetic

PD1L051 = CARRY(!PD1L841 # !PD1_haddr[25]);


--PD1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~209
--operation mode is arithmetic

PD1L151 = PD1_haddr[26] $ !PD1L051;

--PD1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT
--operation mode is arithmetic

PD1L251 = CARRY(PD1_haddr[26] & !PD1L051);


--PD1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~210
--operation mode is arithmetic

PD1L351 = PD1_haddr[27] $ PD1L251;

--PD1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT
--operation mode is arithmetic

PD1L451 = CARRY(!PD1L251 # !PD1_haddr[27]);


--PD1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~211
--operation mode is arithmetic

PD1L551 = PD1_haddr[28] $ !PD1L451;

--PD1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT
--operation mode is arithmetic

PD1L651 = CARRY(PD1_haddr[28] & !PD1L451);


--PD1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~212
--operation mode is arithmetic

PD1L751 = PD1_haddr[29] $ PD1L651;

--PD1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT
--operation mode is arithmetic

PD1L851 = CARRY(!PD1L651 # !PD1_haddr[29]);


--PD1L951 is daq:inst_daq|ahb_master:inst_ahb_master|i~213
--operation mode is arithmetic

PD1L951 = PD1_haddr[30] $ !PD1L851;

--PD1L061 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT
--operation mode is arithmetic

PD1L061 = CARRY(PD1_haddr[30] & !PD1L851);


--PD1L161 is daq:inst_daq|ahb_master:inst_ahb_master|i~214
--operation mode is normal

PD1L161 = PD1_haddr[31] $ PD1L061;


--Y1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1
--operation mode is arithmetic

Y1L66 = Y1L93;

--Y1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT
--operation mode is arithmetic

Y1L76 = CARRY(!Y1L93);


--Y1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2
--operation mode is arithmetic

Y1L86 = Y1L14 $ !Y1L76;

--Y1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT
--operation mode is arithmetic

Y1L96 = CARRY(Y1L14 # !Y1L76);


--Y1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3
--operation mode is arithmetic

Y1L07 = Y1L34 $ Y1L96;

--Y1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT
--operation mode is arithmetic

Y1L17 = CARRY(!Y1L34 & !Y1L96);


--Y1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4
--operation mode is arithmetic

Y1L27 = Y1L54 $ !Y1L17;

--Y1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT
--operation mode is arithmetic

Y1L37 = CARRY(Y1L54 # !Y1L17);


--Y1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5
--operation mode is arithmetic

Y1L47 = Y1L74 $ Y1L37;

--Y1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT
--operation mode is arithmetic

Y1L57 = CARRY(!Y1L74 & !Y1L37);


--Y1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6
--operation mode is arithmetic

Y1L67 = Y1L94 $ !Y1L57;

--Y1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT
--operation mode is arithmetic

Y1L77 = CARRY(Y1L94 # !Y1L57);


--Y1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7
--operation mode is arithmetic

Y1L87 = Y1L15 $ Y1L77;

--Y1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT
--operation mode is arithmetic

Y1L97 = CARRY(!Y1L15 & !Y1L77);


--Y1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8
--operation mode is arithmetic

Y1L08 = Y1L35 $ !Y1L97;

--Y1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT
--operation mode is arithmetic

Y1L18 = CARRY(Y1L35 # !Y1L97);


--Y1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9
--operation mode is arithmetic

Y1L28 = Y1L55 $ Y1L18;

--Y1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT
--operation mode is arithmetic

Y1L38 = CARRY(!Y1L55 & !Y1L18);


--Y1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10
--operation mode is arithmetic

Y1L48 = Y1L75 $ !Y1L38;

--Y1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT
--operation mode is arithmetic

Y1L58 = CARRY(Y1L75 # !Y1L38);


--Y1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11
--operation mode is arithmetic

Y1L68 = Y1L95 $ Y1L58;

--Y1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT
--operation mode is arithmetic

Y1L78 = CARRY(!Y1L95 & !Y1L58);


--Y1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12
--operation mode is arithmetic

Y1L88 = Y1L16 $ !Y1L78;

--Y1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT
--operation mode is arithmetic

Y1L98 = CARRY(Y1L16 # !Y1L78);


--Y1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13
--operation mode is arithmetic

Y1L09 = Y1L36 $ Y1L98;

--Y1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT
--operation mode is arithmetic

Y1L19 = CARRY(!Y1L36 & !Y1L98);


--Y1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14
--operation mode is normal

Y1L29 = Y1L56 $ Y1L19;


--RC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]
--operation mode is counter

RC1_loopcnt[0]_lut_out = !RC1_loopcnt[0];
RC1_loopcnt[0]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[0]_lut_out);
RC1_loopcnt[0]_reg_input = RC1_loopcnt[0]_sload_eqn & !WC1_STF;
RC1_loopcnt[0] = DFFE(RC1_loopcnt[0]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);

--RC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT
--operation mode is counter

RC1L33 = CARRY(RC1_loopcnt[0]);


--RC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]
--operation mode is counter

RC1_loopcnt[1]_lut_out = RC1_loopcnt[1] $ RC1L33;
RC1_loopcnt[1]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[1]_lut_out);
RC1_loopcnt[1]_reg_input = RC1_loopcnt[1]_sload_eqn & !WC1_STF;
RC1_loopcnt[1] = DFFE(RC1_loopcnt[1]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);

--RC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT
--operation mode is counter

RC1L53 = CARRY(!RC1L33 # !RC1_loopcnt[1]);


--RC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]
--operation mode is counter

RC1_loopcnt[2]_lut_out = RC1_loopcnt[2] $ !RC1L53;
RC1_loopcnt[2]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[2]_lut_out);
RC1_loopcnt[2]_reg_input = RC1_loopcnt[2]_sload_eqn & !WC1_STF;
RC1_loopcnt[2] = DFFE(RC1_loopcnt[2]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);

--RC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT
--operation mode is counter

RC1L73 = CARRY(RC1_loopcnt[2] & !RC1L53);


--RC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]
--operation mode is counter

RC1_loopcnt[3]_lut_out = RC1_loopcnt[3] $ RC1L73;
RC1_loopcnt[3]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[3]_lut_out);
RC1_loopcnt[3]_reg_input = RC1_loopcnt[3]_sload_eqn & !WC1_STF;
RC1_loopcnt[3] = DFFE(RC1_loopcnt[3]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);

--RC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT
--operation mode is counter

RC1L93 = CARRY(!RC1L73 # !RC1_loopcnt[3]);


--RC1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]
--operation mode is counter

RC1_loopcnt[4]_lut_out = RC1_loopcnt[4] $ !RC1L93;
RC1_loopcnt[4]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[4]_lut_out);
RC1_loopcnt[4]_reg_input = RC1_loopcnt[4]_sload_eqn & !WC1_STF;
RC1_loopcnt[4] = DFFE(RC1_loopcnt[4]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);

--RC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT
--operation mode is counter

RC1L14 = CARRY(RC1_loopcnt[4] & !RC1L93);


--RC1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5]
--operation mode is normal

RC1_loopcnt[5]_lut_out = RC1_loopcnt[5] $ RC1L14;
RC1_loopcnt[5]_sload_eqn = (RC1L01 & ~GND) # (!RC1L01 & RC1_loopcnt[5]_lut_out);
RC1_loopcnt[5]_reg_input = RC1_loopcnt[5]_sload_eqn & !WC1_STF;
RC1_loopcnt[5] = DFFE(RC1_loopcnt[5]_reg_input, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RD1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i~394
--operation mode is arithmetic

RD1L113 = !RD1_start_address[11];

--RD1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i~394COUT
--operation mode is arithmetic

RD1L213 = CARRY(RD1_start_address[11]);


--RD1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i~395
--operation mode is arithmetic

RD1L313 = RD1_start_address[12] $ RD1L213;

--RD1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i~395COUT
--operation mode is arithmetic

RD1L413 = CARRY(!RD1L213 # !RD1_start_address[12]);


--RD1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i~396
--operation mode is arithmetic

RD1L513 = RD1_start_address[13] $ !RD1L413;

--RD1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i~396COUT
--operation mode is arithmetic

RD1L613 = CARRY(RD1_start_address[13] & !RD1L413);


--RD1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i~397
--operation mode is arithmetic

RD1L713 = RD1_start_address[14] $ RD1L613;

--RD1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i~397COUT
--operation mode is arithmetic

RD1L813 = CARRY(!RD1L613 # !RD1_start_address[14]);


--RD1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i~398
--operation mode is arithmetic

RD1L913 = RD1_start_address[15] $ !RD1L813;

--RD1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i~398COUT
--operation mode is arithmetic

RD1L023 = CARRY(RD1_start_address[15] & !RD1L813);


--RD1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i~399
--operation mode is arithmetic

RD1L123 = RD1_start_address[16] $ RD1L023;

--RD1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i~399COUT
--operation mode is arithmetic

RD1L223 = CARRY(!RD1L023 # !RD1_start_address[16]);


--RD1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i~400
--operation mode is arithmetic

RD1L323 = RD1_start_address[17] $ !RD1L223;

--RD1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i~400COUT
--operation mode is arithmetic

RD1L423 = CARRY(RD1_start_address[17] & !RD1L223);


--RD1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i~401
--operation mode is arithmetic

RD1L523 = RD1_start_address[18] $ RD1L423;

--RD1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i~401COUT
--operation mode is arithmetic

RD1L623 = CARRY(!RD1L423 # !RD1_start_address[18]);


--RD1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i~402
--operation mode is arithmetic

RD1L723 = RD1_start_address[19] $ !RD1L623;

--RD1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i~402COUT
--operation mode is arithmetic

RD1L823 = CARRY(RD1_start_address[19] & !RD1L623);


--RD1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i~403
--operation mode is arithmetic

RD1L923 = RD1_start_address[20] $ RD1L823;

--RD1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i~403COUT
--operation mode is arithmetic

RD1L033 = CARRY(!RD1L823 # !RD1_start_address[20]);


--RD1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i~404
--operation mode is arithmetic

RD1L133 = RD1_start_address[21] $ !RD1L033;

--RD1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i~404COUT
--operation mode is arithmetic

RD1L233 = CARRY(RD1_start_address[21] & !RD1L033);


--RD1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i~405
--operation mode is arithmetic

RD1L333 = RD1_start_address[22] $ RD1L233;

--RD1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i~405COUT
--operation mode is arithmetic

RD1L433 = CARRY(!RD1L233 # !RD1_start_address[22]);


--RD1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i~406
--operation mode is arithmetic

RD1L533 = RD1_start_address[23] $ !RD1L433;

--RD1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i~406COUT
--operation mode is arithmetic

RD1L633 = CARRY(RD1_start_address[23] & !RD1L433);


--RD1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i~407
--operation mode is arithmetic

RD1L733 = RD1_start_address[24] $ RD1L633;

--RD1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i~407COUT
--operation mode is arithmetic

RD1L833 = CARRY(!RD1L633 # !RD1_start_address[24]);


--RD1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i~408
--operation mode is arithmetic

RD1L933 = RD1_start_address[25] $ !RD1L833;

--RD1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i~408COUT
--operation mode is arithmetic

RD1L043 = CARRY(RD1_start_address[25] & !RD1L833);


--RD1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i~409
--operation mode is arithmetic

RD1L143 = RD1_start_address[26] $ RD1L043;

--RD1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i~409COUT
--operation mode is arithmetic

RD1L243 = CARRY(!RD1L043 # !RD1_start_address[26]);


--RD1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i~410
--operation mode is normal

RD1L343 = RD1_start_address[27] $ !RD1L243;


--RD1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i~415
--operation mode is arithmetic

RD1L443 = !RD1_rdaddr[0];

--RD1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i~415COUT
--operation mode is arithmetic

RD1L543 = CARRY(RD1_rdaddr[0]);


--RD1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i~416
--operation mode is arithmetic

RD1L643 = RD1_rdaddr[1] $ RD1L543;

--RD1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i~416COUT
--operation mode is arithmetic

RD1L743 = CARRY(!RD1L543 # !RD1_rdaddr[1]);


--RD1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i~417
--operation mode is arithmetic

RD1L843 = RD1_rdaddr[2] $ !RD1L743;

--RD1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i~417COUT
--operation mode is arithmetic

RD1L943 = CARRY(RD1_rdaddr[2] & !RD1L743);


--RD1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i~418
--operation mode is arithmetic

RD1L053 = RD1_rdaddr[3] $ RD1L943;

--RD1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i~418COUT
--operation mode is arithmetic

RD1L153 = CARRY(!RD1L943 # !RD1_rdaddr[3]);


--RD1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i~419
--operation mode is arithmetic

RD1L253 = RD1_rdaddr[4] $ !RD1L153;

--RD1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i~419COUT
--operation mode is arithmetic

RD1L353 = CARRY(RD1_rdaddr[4] & !RD1L153);


--RD1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i~420
--operation mode is arithmetic

RD1L453 = RD1_rdaddr[5] $ RD1L353;

--RD1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i~420COUT
--operation mode is arithmetic

RD1L553 = CARRY(!RD1L353 # !RD1_rdaddr[5]);


--RD1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i~421
--operation mode is arithmetic

RD1L653 = RD1_rdaddr[6] $ !RD1L553;

--RD1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i~421COUT
--operation mode is arithmetic

RD1L753 = CARRY(RD1_rdaddr[6] & !RD1L553);


--RD1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i~422
--operation mode is arithmetic

RD1L853 = RD1_rdaddr[7] $ RD1L753;

--RD1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i~422COUT
--operation mode is arithmetic

RD1L953 = CARRY(!RD1L753 # !RD1_rdaddr[7]);


--RD1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i~423
--operation mode is normal

RD1L063 = RD1_rdaddr[8] $ !RD1L953;


--GE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1368
--operation mode is arithmetic

GE2L542 = GE2_hit_size_in_header[2] $ !GE2L532;

--GE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1368COUT
--operation mode is arithmetic

GE2L642 = CARRY(GE2_hit_size_in_header[2] & !GE2L532);


--GE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1369
--operation mode is arithmetic

GE2L742 = GE2_hit_size_in_header[3] $ GE2L532 $ !GE2L642;

--GE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1369COUT
--operation mode is arithmetic

GE2L842 = CARRY(GE2_hit_size_in_header[3] & GE2L532 & !GE2L642 # !GE2_hit_size_in_header[3] & (GE2L532 # !GE2L642));


--GE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1370
--operation mode is arithmetic

GE2L942 = GE2_hit_size_in_header[4] $ GE2L532 $ GE2L842;

--GE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1370COUT
--operation mode is arithmetic

GE2L052 = CARRY(GE2_hit_size_in_header[4] & (!GE2L842 # !GE2L532) # !GE2_hit_size_in_header[4] & !GE2L532 & !GE2L842);


--GE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1371
--operation mode is arithmetic

GE2L152 = GE2_hit_size_in_header[5] $ GE2L532 $ !GE2L052;

--GE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1371COUT
--operation mode is arithmetic

GE2L252 = CARRY(GE2_hit_size_in_header[5] & GE2L532 & !GE2L052 # !GE2_hit_size_in_header[5] & (GE2L532 # !GE2L052));


--GE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1372
--operation mode is arithmetic

GE2L352 = GE2_hit_size_in_header[6] $ GE2L532 $ GE2L252;

--GE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1372COUT
--operation mode is arithmetic

GE2L452 = CARRY(GE2_hit_size_in_header[6] & (!GE2L252 # !GE2L532) # !GE2_hit_size_in_header[6] & !GE2L532 & !GE2L252);


--GE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1373
--operation mode is arithmetic

GE2L552 = GE2_hit_size_in_header[7] $ GE2L532 $ !GE2L452;

--GE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1373COUT
--operation mode is arithmetic

GE2L652 = CARRY(GE2_hit_size_in_header[7] & GE2L532 & !GE2L452 # !GE2_hit_size_in_header[7] & (GE2L532 # !GE2L452));


--GE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1374
--operation mode is arithmetic

GE2L752 = GE2_hit_size_in_header[8] $ GE2L532 $ GE2L652;

--GE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1374COUT
--operation mode is arithmetic

GE2L852 = CARRY(GE2_hit_size_in_header[8] & (!GE2L652 # !GE2L532) # !GE2_hit_size_in_header[8] & !GE2L532 & !GE2L652);


--GE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1375
--operation mode is arithmetic

GE2L952 = GE2_hit_size_in_header[9] $ GE2L532 $ !GE2L852;

--GE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1375COUT
--operation mode is arithmetic

GE2L062 = CARRY(GE2_hit_size_in_header[9] & GE2L532 & !GE2L852 # !GE2_hit_size_in_header[9] & (GE2L532 # !GE2L852));


--GE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1376
--operation mode is normal

GE2L162 = GE2_hit_size_in_header[10] $ GE2L532 $ GE2L062;


--GE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1400
--operation mode is arithmetic

GE1L632 = GE1_hit_size_in_header[2] $ !GE1L722;

--GE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1400COUT
--operation mode is arithmetic

GE1L732 = CARRY(GE1_hit_size_in_header[2] & !GE1L722);


--GE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1401
--operation mode is arithmetic

GE1L832 = GE1_hit_size_in_header[3] $ GE1L722 $ !GE1L732;

--GE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1401COUT
--operation mode is arithmetic

GE1L932 = CARRY(GE1_hit_size_in_header[3] & GE1L722 & !GE1L732 # !GE1_hit_size_in_header[3] & (GE1L722 # !GE1L732));


--GE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1402
--operation mode is arithmetic

GE1L042 = GE1_hit_size_in_header[4] $ GE1L722 $ GE1L932;

--GE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1402COUT
--operation mode is arithmetic

GE1L142 = CARRY(GE1_hit_size_in_header[4] & (!GE1L932 # !GE1L722) # !GE1_hit_size_in_header[4] & !GE1L722 & !GE1L932);


--GE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1403
--operation mode is arithmetic

GE1L242 = GE1_hit_size_in_header[5] $ GE1L722 $ !GE1L142;

--GE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1403COUT
--operation mode is arithmetic

GE1L342 = CARRY(GE1_hit_size_in_header[5] & GE1L722 & !GE1L142 # !GE1_hit_size_in_header[5] & (GE1L722 # !GE1L142));


--GE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1404
--operation mode is arithmetic

GE1L442 = GE1_hit_size_in_header[6] $ GE1L722 $ GE1L342;

--GE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1404COUT
--operation mode is arithmetic

GE1L542 = CARRY(GE1_hit_size_in_header[6] & (!GE1L342 # !GE1L722) # !GE1_hit_size_in_header[6] & !GE1L722 & !GE1L342);


--GE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1405
--operation mode is arithmetic

GE1L642 = GE1_hit_size_in_header[7] $ GE1L722 $ !GE1L542;

--GE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1405COUT
--operation mode is arithmetic

GE1L742 = CARRY(GE1_hit_size_in_header[7] & GE1L722 & !GE1L542 # !GE1_hit_size_in_header[7] & (GE1L722 # !GE1L542));


--GE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1406
--operation mode is arithmetic

GE1L842 = GE1_hit_size_in_header[8] $ GE1L722 $ GE1L742;

--GE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1406COUT
--operation mode is arithmetic

GE1L942 = CARRY(GE1_hit_size_in_header[8] & (!GE1L742 # !GE1L722) # !GE1_hit_size_in_header[8] & !GE1L722 & !GE1L742);


--GE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1407
--operation mode is arithmetic

GE1L052 = GE1_hit_size_in_header[9] $ GE1L722 $ !GE1L942;

--GE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1407COUT
--operation mode is arithmetic

GE1L152 = CARRY(GE1_hit_size_in_header[9] & GE1L722 & !GE1L942 # !GE1_hit_size_in_header[9] & (GE1L722 # !GE1L942));


--GE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1408
--operation mode is normal

GE1L252 = GE1_hit_size_in_header[10] $ GE1L722 $ GE1L152;


--GE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1377
--operation mode is arithmetic

GE2L262 = !GE2_ram_address_header[0];

--GE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1377COUT
--operation mode is arithmetic

GE2L362 = CARRY(GE2_ram_address_header[0]);


--GE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1378
--operation mode is arithmetic

GE2L462 = GE2_ram_address_header[1] $ GE2L362;

--GE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1378COUT
--operation mode is arithmetic

GE2L562 = CARRY(!GE2L362 # !GE2_ram_address_header[1]);


--GE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1379
--operation mode is arithmetic

GE2L662 = GE2_ram_address_header[2] $ !GE2L562;

--GE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1379COUT
--operation mode is arithmetic

GE2L762 = CARRY(GE2_ram_address_header[2] & !GE2L562);


--GE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1380
--operation mode is arithmetic

GE2L862 = GE2_ram_address_header[3] $ GE2L762;

--GE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1380COUT
--operation mode is arithmetic

GE2L962 = CARRY(!GE2L762 # !GE2_ram_address_header[3]);


--GE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1381
--operation mode is arithmetic

GE2L072 = GE2_ram_address_header[4] $ !GE2L962;

--GE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1381COUT
--operation mode is arithmetic

GE2L172 = CARRY(GE2_ram_address_header[4] & !GE2L962);


--GE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1382
--operation mode is arithmetic

GE2L272 = GE2_ram_address_header[5] $ GE2L172;

--GE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1382COUT
--operation mode is arithmetic

GE2L372 = CARRY(!GE2L172 # !GE2_ram_address_header[5]);


--GE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1383
--operation mode is arithmetic

GE2L472 = GE2_ram_address_header[6] $ !GE2L372;

--GE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1383COUT
--operation mode is arithmetic

GE2L572 = CARRY(GE2_ram_address_header[6] & !GE2L372);


--GE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1384
--operation mode is arithmetic

GE2L672 = GE2_ram_address_header[7] $ GE2L572;

--GE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1384COUT
--operation mode is arithmetic

GE2L772 = CARRY(!GE2L572 # !GE2_ram_address_header[7]);


--GE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1385
--operation mode is arithmetic

GE2L872 = GE2_ram_address_header[8] $ !GE2L772;

--GE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1385COUT
--operation mode is arithmetic

GE2L972 = CARRY(GE2_ram_address_header[8] & !GE2L772);


--GE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1386
--operation mode is arithmetic

GE2L082 = GE2_ram_address_header[9] $ GE2L972;

--GE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1386COUT
--operation mode is arithmetic

GE2L182 = CARRY(!GE2L972 # !GE2_ram_address_header[9]);


--GE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1387
--operation mode is normal

GE2L282 = GE2_ram_address_header[10] $ !GE2L182;


--ME2L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~480
--operation mode is arithmetic

ME2L604 = ME2_launch_timer[0] $ ME2L79;

--ME2L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~480COUT
--operation mode is arithmetic

ME2L704 = CARRY(ME2_launch_timer[0] & ME2L79);


--ME2L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~481
--operation mode is arithmetic

ME2L804 = ME2_launch_timer[1] $ ME2L704;

--ME2L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~481COUT
--operation mode is arithmetic

ME2L904 = CARRY(!ME2L704 # !ME2_launch_timer[1]);


--ME2L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~482
--operation mode is arithmetic

ME2L014 = ME2_launch_timer[2] $ !ME2L904;

--ME2L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~482COUT
--operation mode is arithmetic

ME2L114 = CARRY(ME2_launch_timer[2] & !ME2L904);


--ME2L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~483
--operation mode is arithmetic

ME2L214 = ME2_launch_timer[3] $ ME2L114;

--ME2L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~483COUT
--operation mode is arithmetic

ME2L314 = CARRY(!ME2L114 # !ME2_launch_timer[3]);


--ME2L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~484
--operation mode is arithmetic

ME2L414 = ME2_launch_timer[4] $ !ME2L314;

--ME2L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~484COUT
--operation mode is arithmetic

ME2L514 = CARRY(ME2_launch_timer[4] & !ME2L314);


--ME2L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~485
--operation mode is arithmetic

ME2L614 = ME2_launch_timer[5] $ ME2L514;

--ME2L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~485COUT
--operation mode is arithmetic

ME2L714 = CARRY(!ME2L514 # !ME2_launch_timer[5]);


--ME2L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~486
--operation mode is arithmetic

ME2L814 = ME2_launch_timer[6] $ ME2L714;

--ME2L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~486COUT
--operation mode is arithmetic

ME2L914 = CARRY(!ME2_launch_timer[6] & !ME2L714);


--ME2L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~487
--operation mode is normal

ME2L024 = ME2_launch_timer[7] $ !ME2L914;


--BE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680
--operation mode is arithmetic

BE2L38 = !BE2_digitize_cnt[0];

--BE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680COUT
--operation mode is arithmetic

BE2L48 = CARRY(BE2_digitize_cnt[0]);


--BE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681
--operation mode is arithmetic

BE2L58 = BE2_digitize_cnt[1] $ BE2L48;

--BE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681COUT
--operation mode is arithmetic

BE2L68 = CARRY(!BE2L48 # !BE2_digitize_cnt[1]);


--BE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682
--operation mode is arithmetic

BE2L78 = BE2_digitize_cnt[2] $ !BE2L68;

--BE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682COUT
--operation mode is arithmetic

BE2L88 = CARRY(BE2_digitize_cnt[2] & !BE2L68);


--BE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683
--operation mode is arithmetic

BE2L98 = BE2_digitize_cnt[3] $ BE2L88;

--BE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683COUT
--operation mode is arithmetic

BE2L09 = CARRY(!BE2L88 # !BE2_digitize_cnt[3]);


--BE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684
--operation mode is arithmetic

BE2L19 = BE2_digitize_cnt[4] $ !BE2L09;

--BE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684COUT
--operation mode is arithmetic

BE2L29 = CARRY(BE2_digitize_cnt[4] & !BE2L09);


--BE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685
--operation mode is arithmetic

BE2L39 = BE2_digitize_cnt[5] $ BE2L29;

--BE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685COUT
--operation mode is arithmetic

BE2L49 = CARRY(!BE2L29 # !BE2_digitize_cnt[5]);


--BE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686
--operation mode is arithmetic

BE2L59 = BE2_digitize_cnt[6] $ !BE2L49;

--BE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686COUT
--operation mode is arithmetic

BE2L69 = CARRY(BE2_digitize_cnt[6] & !BE2L49);


--BE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687
--operation mode is arithmetic

BE2L79 = BE2_digitize_cnt[7] $ BE2L69;

--BE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687COUT
--operation mode is arithmetic

BE2L89 = CARRY(!BE2L69 # !BE2_digitize_cnt[7]);


--BE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688
--operation mode is arithmetic

BE2L99 = BE2_digitize_cnt[8] $ !BE2L89;

--BE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688COUT
--operation mode is arithmetic

BE2L001 = CARRY(BE2_digitize_cnt[8] & !BE2L89);


--BE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689
--operation mode is arithmetic

BE2L101 = BE2_digitize_cnt[9] $ BE2L001;

--BE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689COUT
--operation mode is arithmetic

BE2L201 = CARRY(!BE2L001 # !BE2_digitize_cnt[9]);


--BE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690
--operation mode is arithmetic

BE2L301 = BE2_digitize_cnt[10] $ !BE2L201;

--BE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690COUT
--operation mode is arithmetic

BE2L401 = CARRY(BE2_digitize_cnt[10] & !BE2L201);


--BE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691
--operation mode is arithmetic

BE2L501 = BE2_digitize_cnt[11] $ BE2L401;

--BE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691COUT
--operation mode is arithmetic

BE2L601 = CARRY(!BE2L401 # !BE2_digitize_cnt[11]);


--BE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692
--operation mode is arithmetic

BE2L701 = BE2_digitize_cnt[12] $ !BE2L601;

--BE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692COUT
--operation mode is arithmetic

BE2L801 = CARRY(BE2_digitize_cnt[12] & !BE2L601);


--BE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693
--operation mode is arithmetic

BE2L901 = BE2_digitize_cnt[13] $ BE2L801;

--BE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693COUT
--operation mode is arithmetic

BE2L011 = CARRY(!BE2L801 # !BE2_digitize_cnt[13]);


--BE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694
--operation mode is arithmetic

BE2L111 = BE2_digitize_cnt[14] $ !BE2L011;

--BE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694COUT
--operation mode is arithmetic

BE2L211 = CARRY(BE2_digitize_cnt[14] & !BE2L011);


--BE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695
--operation mode is arithmetic

BE2L311 = BE2_digitize_cnt[15] $ BE2L211;

--BE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695COUT
--operation mode is arithmetic

BE2L411 = CARRY(!BE2L211 # !BE2_digitize_cnt[15]);


--BE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696
--operation mode is arithmetic

BE2L511 = BE2_digitize_cnt[16] $ !BE2L411;

--BE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696COUT
--operation mode is arithmetic

BE2L611 = CARRY(BE2_digitize_cnt[16] & !BE2L411);


--BE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697
--operation mode is arithmetic

BE2L711 = BE2_digitize_cnt[17] $ BE2L611;

--BE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697COUT
--operation mode is arithmetic

BE2L811 = CARRY(!BE2L611 # !BE2_digitize_cnt[17]);


--BE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698
--operation mode is arithmetic

BE2L911 = BE2_digitize_cnt[18] $ !BE2L811;

--BE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698COUT
--operation mode is arithmetic

BE2L021 = CARRY(BE2_digitize_cnt[18] & !BE2L811);


--BE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699
--operation mode is arithmetic

BE2L121 = BE2_digitize_cnt[19] $ BE2L021;

--BE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699COUT
--operation mode is arithmetic

BE2L221 = CARRY(!BE2L021 # !BE2_digitize_cnt[19]);


--BE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700
--operation mode is arithmetic

BE2L321 = BE2_digitize_cnt[20] $ !BE2L221;

--BE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700COUT
--operation mode is arithmetic

BE2L421 = CARRY(BE2_digitize_cnt[20] & !BE2L221);


--BE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701
--operation mode is arithmetic

BE2L521 = BE2_digitize_cnt[21] $ BE2L421;

--BE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701COUT
--operation mode is arithmetic

BE2L621 = CARRY(!BE2L421 # !BE2_digitize_cnt[21]);


--BE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702
--operation mode is arithmetic

BE2L721 = BE2_digitize_cnt[22] $ !BE2L621;

--BE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702COUT
--operation mode is arithmetic

BE2L821 = CARRY(BE2_digitize_cnt[22] & !BE2L621);


--BE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703
--operation mode is arithmetic

BE2L921 = BE2_digitize_cnt[23] $ BE2L821;

--BE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703COUT
--operation mode is arithmetic

BE2L031 = CARRY(!BE2L821 # !BE2_digitize_cnt[23]);


--BE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704
--operation mode is arithmetic

BE2L131 = BE2_digitize_cnt[24] $ !BE2L031;

--BE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704COUT
--operation mode is arithmetic

BE2L231 = CARRY(BE2_digitize_cnt[24] & !BE2L031);


--BE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705
--operation mode is arithmetic

BE2L331 = BE2_digitize_cnt[25] $ BE2L231;

--BE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705COUT
--operation mode is arithmetic

BE2L431 = CARRY(!BE2L231 # !BE2_digitize_cnt[25]);


--BE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706
--operation mode is arithmetic

BE2L531 = BE2_digitize_cnt[26] $ !BE2L431;

--BE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706COUT
--operation mode is arithmetic

BE2L631 = CARRY(BE2_digitize_cnt[26] & !BE2L431);


--BE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707
--operation mode is arithmetic

BE2L731 = BE2_digitize_cnt[27] $ BE2L631;

--BE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707COUT
--operation mode is arithmetic

BE2L831 = CARRY(!BE2L631 # !BE2_digitize_cnt[27]);


--BE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708
--operation mode is arithmetic

BE2L931 = BE2_digitize_cnt[28] $ !BE2L831;

--BE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708COUT
--operation mode is arithmetic

BE2L041 = CARRY(BE2_digitize_cnt[28] & !BE2L831);


--BE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709
--operation mode is arithmetic

BE2L141 = BE2_digitize_cnt[29] $ BE2L041;

--BE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709COUT
--operation mode is arithmetic

BE2L241 = CARRY(!BE2L041 # !BE2_digitize_cnt[29]);


--BE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710
--operation mode is arithmetic

BE2L341 = BE2_digitize_cnt[30] $ !BE2L241;

--BE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710COUT
--operation mode is arithmetic

BE2L441 = CARRY(BE2_digitize_cnt[30] & !BE2L241);


--BE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~711
--operation mode is normal

BE2L541 = BE2_digitize_cnt[31] $ BE2L441;


--BE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712
--operation mode is arithmetic

BE2L641 = !BE2_settle_cnt[0];

--BE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712COUT
--operation mode is arithmetic

BE2L741 = CARRY(BE2_settle_cnt[0]);


--BE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713
--operation mode is arithmetic

BE2L841 = BE2_settle_cnt[1] $ BE2L741;

--BE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713COUT
--operation mode is arithmetic

BE2L941 = CARRY(!BE2L741 # !BE2_settle_cnt[1]);


--BE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714
--operation mode is arithmetic

BE2L051 = BE2_settle_cnt[2] $ !BE2L941;

--BE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714COUT
--operation mode is arithmetic

BE2L151 = CARRY(BE2_settle_cnt[2] & !BE2L941);


--BE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715
--operation mode is arithmetic

BE2L251 = BE2_settle_cnt[3] $ BE2L151;

--BE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715COUT
--operation mode is arithmetic

BE2L351 = CARRY(!BE2L151 # !BE2_settle_cnt[3]);


--BE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716
--operation mode is arithmetic

BE2L451 = BE2_settle_cnt[4] $ !BE2L351;

--BE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716COUT
--operation mode is arithmetic

BE2L551 = CARRY(BE2_settle_cnt[4] & !BE2L351);


--BE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717
--operation mode is arithmetic

BE2L651 = BE2_settle_cnt[5] $ BE2L551;

--BE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717COUT
--operation mode is arithmetic

BE2L751 = CARRY(!BE2L551 # !BE2_settle_cnt[5]);


--BE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718
--operation mode is arithmetic

BE2L851 = BE2_settle_cnt[6] $ !BE2L751;

--BE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718COUT
--operation mode is arithmetic

BE2L951 = CARRY(BE2_settle_cnt[6] & !BE2L751);


--BE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719
--operation mode is arithmetic

BE2L061 = BE2_settle_cnt[7] $ BE2L951;

--BE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719COUT
--operation mode is arithmetic

BE2L161 = CARRY(!BE2L951 # !BE2_settle_cnt[7]);


--BE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720
--operation mode is arithmetic

BE2L261 = BE2_settle_cnt[8] $ !BE2L161;

--BE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720COUT
--operation mode is arithmetic

BE2L361 = CARRY(BE2_settle_cnt[8] & !BE2L161);


--BE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721
--operation mode is arithmetic

BE2L461 = BE2_settle_cnt[9] $ BE2L361;

--BE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721COUT
--operation mode is arithmetic

BE2L561 = CARRY(!BE2L361 # !BE2_settle_cnt[9]);


--BE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722
--operation mode is arithmetic

BE2L661 = BE2_settle_cnt[10] $ !BE2L561;

--BE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722COUT
--operation mode is arithmetic

BE2L761 = CARRY(BE2_settle_cnt[10] & !BE2L561);


--BE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723
--operation mode is arithmetic

BE2L861 = BE2_settle_cnt[11] $ BE2L761;

--BE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723COUT
--operation mode is arithmetic

BE2L961 = CARRY(!BE2L761 # !BE2_settle_cnt[11]);


--BE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724
--operation mode is arithmetic

BE2L071 = BE2_settle_cnt[12] $ !BE2L961;

--BE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724COUT
--operation mode is arithmetic

BE2L171 = CARRY(BE2_settle_cnt[12] & !BE2L961);


--BE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725
--operation mode is arithmetic

BE2L271 = BE2_settle_cnt[13] $ BE2L171;

--BE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725COUT
--operation mode is arithmetic

BE2L371 = CARRY(!BE2L171 # !BE2_settle_cnt[13]);


--BE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726
--operation mode is arithmetic

BE2L471 = BE2_settle_cnt[14] $ !BE2L371;

--BE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726COUT
--operation mode is arithmetic

BE2L571 = CARRY(BE2_settle_cnt[14] & !BE2L371);


--BE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727
--operation mode is arithmetic

BE2L671 = BE2_settle_cnt[15] $ BE2L571;

--BE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727COUT
--operation mode is arithmetic

BE2L771 = CARRY(!BE2L571 # !BE2_settle_cnt[15]);


--BE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728
--operation mode is arithmetic

BE2L871 = BE2_settle_cnt[16] $ !BE2L771;

--BE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728COUT
--operation mode is arithmetic

BE2L971 = CARRY(BE2_settle_cnt[16] & !BE2L771);


--BE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729
--operation mode is arithmetic

BE2L081 = BE2_settle_cnt[17] $ BE2L971;

--BE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729COUT
--operation mode is arithmetic

BE2L181 = CARRY(!BE2L971 # !BE2_settle_cnt[17]);


--BE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730
--operation mode is arithmetic

BE2L281 = BE2_settle_cnt[18] $ !BE2L181;

--BE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730COUT
--operation mode is arithmetic

BE2L381 = CARRY(BE2_settle_cnt[18] & !BE2L181);


--BE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731
--operation mode is arithmetic

BE2L481 = BE2_settle_cnt[19] $ BE2L381;

--BE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731COUT
--operation mode is arithmetic

BE2L581 = CARRY(!BE2L381 # !BE2_settle_cnt[19]);


--BE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732
--operation mode is arithmetic

BE2L681 = BE2_settle_cnt[20] $ !BE2L581;

--BE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732COUT
--operation mode is arithmetic

BE2L781 = CARRY(BE2_settle_cnt[20] & !BE2L581);


--BE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733
--operation mode is arithmetic

BE2L881 = BE2_settle_cnt[21] $ BE2L781;

--BE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733COUT
--operation mode is arithmetic

BE2L981 = CARRY(!BE2L781 # !BE2_settle_cnt[21]);


--BE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734
--operation mode is arithmetic

BE2L091 = BE2_settle_cnt[22] $ !BE2L981;

--BE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734COUT
--operation mode is arithmetic

BE2L191 = CARRY(BE2_settle_cnt[22] & !BE2L981);


--BE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735
--operation mode is arithmetic

BE2L291 = BE2_settle_cnt[23] $ BE2L191;

--BE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735COUT
--operation mode is arithmetic

BE2L391 = CARRY(!BE2L191 # !BE2_settle_cnt[23]);


--BE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736
--operation mode is arithmetic

BE2L491 = BE2_settle_cnt[24] $ !BE2L391;

--BE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736COUT
--operation mode is arithmetic

BE2L591 = CARRY(BE2_settle_cnt[24] & !BE2L391);


--BE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737
--operation mode is arithmetic

BE2L691 = BE2_settle_cnt[25] $ BE2L591;

--BE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737COUT
--operation mode is arithmetic

BE2L791 = CARRY(!BE2L591 # !BE2_settle_cnt[25]);


--BE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738
--operation mode is arithmetic

BE2L891 = BE2_settle_cnt[26] $ !BE2L791;

--BE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738COUT
--operation mode is arithmetic

BE2L991 = CARRY(BE2_settle_cnt[26] & !BE2L791);


--BE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739
--operation mode is arithmetic

BE2L002 = BE2_settle_cnt[27] $ BE2L991;

--BE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739COUT
--operation mode is arithmetic

BE2L102 = CARRY(!BE2L991 # !BE2_settle_cnt[27]);


--BE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740
--operation mode is arithmetic

BE2L202 = BE2_settle_cnt[28] $ !BE2L102;

--BE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740COUT
--operation mode is arithmetic

BE2L302 = CARRY(BE2_settle_cnt[28] & !BE2L102);


--BE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741
--operation mode is arithmetic

BE2L402 = BE2_settle_cnt[29] $ BE2L302;

--BE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741COUT
--operation mode is arithmetic

BE2L502 = CARRY(!BE2L302 # !BE2_settle_cnt[29]);


--BE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742
--operation mode is arithmetic

BE2L602 = BE2_settle_cnt[30] $ !BE2L502;

--BE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742COUT
--operation mode is arithmetic

BE2L702 = CARRY(BE2_settle_cnt[30] & !BE2L502);


--BE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~743
--operation mode is normal

BE2L802 = BE2_settle_cnt[31] $ BE2L702;


--BE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744
--operation mode is arithmetic

BE2L902 = !BE2_readout_cnt[0];

--BE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744COUT
--operation mode is arithmetic

BE2L012 = CARRY(BE2_readout_cnt[0]);


--BE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745
--operation mode is arithmetic

BE2L112 = BE2_readout_cnt[1] $ BE2L012;

--BE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745COUT
--operation mode is arithmetic

BE2L212 = CARRY(!BE2L012 # !BE2_readout_cnt[1]);


--BE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746
--operation mode is arithmetic

BE2L312 = BE2_readout_cnt[2] $ !BE2L212;

--BE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746COUT
--operation mode is arithmetic

BE2L412 = CARRY(BE2_readout_cnt[2] & !BE2L212);


--BE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747
--operation mode is arithmetic

BE2L512 = BE2_readout_cnt[3] $ BE2L412;

--BE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747COUT
--operation mode is arithmetic

BE2L612 = CARRY(!BE2L412 # !BE2_readout_cnt[3]);


--BE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748
--operation mode is arithmetic

BE2L712 = BE2_readout_cnt[4] $ !BE2L612;

--BE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748COUT
--operation mode is arithmetic

BE2L812 = CARRY(BE2_readout_cnt[4] & !BE2L612);


--BE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749
--operation mode is arithmetic

BE2L912 = BE2_readout_cnt[5] $ BE2L812;

--BE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749COUT
--operation mode is arithmetic

BE2L022 = CARRY(!BE2L812 # !BE2_readout_cnt[5]);


--BE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750
--operation mode is arithmetic

BE2L122 = BE2_readout_cnt[6] $ !BE2L022;

--BE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750COUT
--operation mode is arithmetic

BE2L222 = CARRY(BE2_readout_cnt[6] & !BE2L022);


--BE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~751
--operation mode is normal

BE2L322 = BE2_readout_cnt[7] $ BE2L222;


--GE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1409
--operation mode is arithmetic

GE1L352 = !GE1_ram_address_header[0];

--GE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1409COUT
--operation mode is arithmetic

GE1L452 = CARRY(GE1_ram_address_header[0]);


--GE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1410
--operation mode is arithmetic

GE1L552 = GE1_ram_address_header[1] $ GE1L452;

--GE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1410COUT
--operation mode is arithmetic

GE1L652 = CARRY(!GE1L452 # !GE1_ram_address_header[1]);


--GE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1411
--operation mode is arithmetic

GE1L752 = GE1_ram_address_header[2] $ !GE1L652;

--GE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1411COUT
--operation mode is arithmetic

GE1L852 = CARRY(GE1_ram_address_header[2] & !GE1L652);


--GE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1412
--operation mode is arithmetic

GE1L952 = GE1_ram_address_header[3] $ GE1L852;

--GE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1412COUT
--operation mode is arithmetic

GE1L062 = CARRY(!GE1L852 # !GE1_ram_address_header[3]);


--GE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1413
--operation mode is arithmetic

GE1L162 = GE1_ram_address_header[4] $ !GE1L062;

--GE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1413COUT
--operation mode is arithmetic

GE1L262 = CARRY(GE1_ram_address_header[4] & !GE1L062);


--GE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1414
--operation mode is arithmetic

GE1L362 = GE1_ram_address_header[5] $ GE1L262;

--GE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1414COUT
--operation mode is arithmetic

GE1L462 = CARRY(!GE1L262 # !GE1_ram_address_header[5]);


--GE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1415
--operation mode is arithmetic

GE1L562 = GE1_ram_address_header[6] $ !GE1L462;

--GE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1415COUT
--operation mode is arithmetic

GE1L662 = CARRY(GE1_ram_address_header[6] & !GE1L462);


--GE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1416
--operation mode is arithmetic

GE1L762 = GE1_ram_address_header[7] $ GE1L662;

--GE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1416COUT
--operation mode is arithmetic

GE1L862 = CARRY(!GE1L662 # !GE1_ram_address_header[7]);


--GE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1417
--operation mode is arithmetic

GE1L962 = GE1_ram_address_header[8] $ !GE1L862;

--GE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1417COUT
--operation mode is arithmetic

GE1L072 = CARRY(GE1_ram_address_header[8] & !GE1L862);


--GE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1418
--operation mode is arithmetic

GE1L172 = GE1_ram_address_header[9] $ GE1L072;

--GE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1418COUT
--operation mode is arithmetic

GE1L272 = CARRY(!GE1L072 # !GE1_ram_address_header[9]);


--GE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1419
--operation mode is normal

GE1L372 = GE1_ram_address_header[10] $ !GE1L272;


--ME1L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~336
--operation mode is arithmetic

ME1L162 = ME1_launch_timer[0] $ ME1L79;

--ME1L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~336COUT
--operation mode is arithmetic

ME1L262 = CARRY(ME1_launch_timer[0] & ME1L79);


--ME1L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~337
--operation mode is arithmetic

ME1L362 = ME1_launch_timer[1] $ ME1L262;

--ME1L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~337COUT
--operation mode is arithmetic

ME1L462 = CARRY(!ME1L262 # !ME1_launch_timer[1]);


--ME1L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~338
--operation mode is arithmetic

ME1L562 = ME1_launch_timer[2] $ !ME1L462;

--ME1L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~338COUT
--operation mode is arithmetic

ME1L662 = CARRY(ME1_launch_timer[2] & !ME1L462);


--ME1L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~339
--operation mode is arithmetic

ME1L762 = ME1_launch_timer[3] $ ME1L662;

--ME1L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~339COUT
--operation mode is arithmetic

ME1L862 = CARRY(!ME1L662 # !ME1_launch_timer[3]);


--ME1L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~340
--operation mode is arithmetic

ME1L962 = ME1_launch_timer[4] $ !ME1L862;

--ME1L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~340COUT
--operation mode is arithmetic

ME1L072 = CARRY(ME1_launch_timer[4] & !ME1L862);


--ME1L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~341
--operation mode is arithmetic

ME1L172 = ME1_launch_timer[5] $ ME1L072;

--ME1L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~341COUT
--operation mode is arithmetic

ME1L272 = CARRY(!ME1L072 # !ME1_launch_timer[5]);


--ME1L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~342
--operation mode is arithmetic

ME1L372 = ME1_launch_timer[6] $ ME1L272;

--ME1L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~342COUT
--operation mode is arithmetic

ME1L472 = CARRY(!ME1_launch_timer[6] & !ME1L272);


--ME1L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~343
--operation mode is normal

ME1L572 = ME1_launch_timer[7] $ !ME1L472;


--BE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680
--operation mode is arithmetic

BE1L48 = !BE1_digitize_cnt[0];

--BE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680COUT
--operation mode is arithmetic

BE1L58 = CARRY(BE1_digitize_cnt[0]);


--BE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681
--operation mode is arithmetic

BE1L68 = BE1_digitize_cnt[1] $ BE1L58;

--BE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681COUT
--operation mode is arithmetic

BE1L78 = CARRY(!BE1L58 # !BE1_digitize_cnt[1]);


--BE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682
--operation mode is arithmetic

BE1L88 = BE1_digitize_cnt[2] $ !BE1L78;

--BE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682COUT
--operation mode is arithmetic

BE1L98 = CARRY(BE1_digitize_cnt[2] & !BE1L78);


--BE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683
--operation mode is arithmetic

BE1L09 = BE1_digitize_cnt[3] $ BE1L98;

--BE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683COUT
--operation mode is arithmetic

BE1L19 = CARRY(!BE1L98 # !BE1_digitize_cnt[3]);


--BE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684
--operation mode is arithmetic

BE1L29 = BE1_digitize_cnt[4] $ !BE1L19;

--BE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684COUT
--operation mode is arithmetic

BE1L39 = CARRY(BE1_digitize_cnt[4] & !BE1L19);


--BE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685
--operation mode is arithmetic

BE1L49 = BE1_digitize_cnt[5] $ BE1L39;

--BE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685COUT
--operation mode is arithmetic

BE1L59 = CARRY(!BE1L39 # !BE1_digitize_cnt[5]);


--BE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686
--operation mode is arithmetic

BE1L69 = BE1_digitize_cnt[6] $ !BE1L59;

--BE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686COUT
--operation mode is arithmetic

BE1L79 = CARRY(BE1_digitize_cnt[6] & !BE1L59);


--BE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687
--operation mode is arithmetic

BE1L89 = BE1_digitize_cnt[7] $ BE1L79;

--BE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687COUT
--operation mode is arithmetic

BE1L99 = CARRY(!BE1L79 # !BE1_digitize_cnt[7]);


--BE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688
--operation mode is arithmetic

BE1L001 = BE1_digitize_cnt[8] $ !BE1L99;

--BE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688COUT
--operation mode is arithmetic

BE1L101 = CARRY(BE1_digitize_cnt[8] & !BE1L99);


--BE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689
--operation mode is arithmetic

BE1L201 = BE1_digitize_cnt[9] $ BE1L101;

--BE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689COUT
--operation mode is arithmetic

BE1L301 = CARRY(!BE1L101 # !BE1_digitize_cnt[9]);


--BE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690
--operation mode is arithmetic

BE1L401 = BE1_digitize_cnt[10] $ !BE1L301;

--BE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690COUT
--operation mode is arithmetic

BE1L501 = CARRY(BE1_digitize_cnt[10] & !BE1L301);


--BE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691
--operation mode is arithmetic

BE1L601 = BE1_digitize_cnt[11] $ BE1L501;

--BE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691COUT
--operation mode is arithmetic

BE1L701 = CARRY(!BE1L501 # !BE1_digitize_cnt[11]);


--BE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692
--operation mode is arithmetic

BE1L801 = BE1_digitize_cnt[12] $ !BE1L701;

--BE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692COUT
--operation mode is arithmetic

BE1L901 = CARRY(BE1_digitize_cnt[12] & !BE1L701);


--BE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693
--operation mode is arithmetic

BE1L011 = BE1_digitize_cnt[13] $ BE1L901;

--BE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693COUT
--operation mode is arithmetic

BE1L111 = CARRY(!BE1L901 # !BE1_digitize_cnt[13]);


--BE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694
--operation mode is arithmetic

BE1L211 = BE1_digitize_cnt[14] $ !BE1L111;

--BE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694COUT
--operation mode is arithmetic

BE1L311 = CARRY(BE1_digitize_cnt[14] & !BE1L111);


--BE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695
--operation mode is arithmetic

BE1L411 = BE1_digitize_cnt[15] $ BE1L311;

--BE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695COUT
--operation mode is arithmetic

BE1L511 = CARRY(!BE1L311 # !BE1_digitize_cnt[15]);


--BE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696
--operation mode is arithmetic

BE1L611 = BE1_digitize_cnt[16] $ !BE1L511;

--BE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696COUT
--operation mode is arithmetic

BE1L711 = CARRY(BE1_digitize_cnt[16] & !BE1L511);


--BE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697
--operation mode is arithmetic

BE1L811 = BE1_digitize_cnt[17] $ BE1L711;

--BE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697COUT
--operation mode is arithmetic

BE1L911 = CARRY(!BE1L711 # !BE1_digitize_cnt[17]);


--BE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698
--operation mode is arithmetic

BE1L021 = BE1_digitize_cnt[18] $ !BE1L911;

--BE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698COUT
--operation mode is arithmetic

BE1L121 = CARRY(BE1_digitize_cnt[18] & !BE1L911);


--BE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699
--operation mode is arithmetic

BE1L221 = BE1_digitize_cnt[19] $ BE1L121;

--BE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699COUT
--operation mode is arithmetic

BE1L321 = CARRY(!BE1L121 # !BE1_digitize_cnt[19]);


--BE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700
--operation mode is arithmetic

BE1L421 = BE1_digitize_cnt[20] $ !BE1L321;

--BE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700COUT
--operation mode is arithmetic

BE1L521 = CARRY(BE1_digitize_cnt[20] & !BE1L321);


--BE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701
--operation mode is arithmetic

BE1L621 = BE1_digitize_cnt[21] $ BE1L521;

--BE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701COUT
--operation mode is arithmetic

BE1L721 = CARRY(!BE1L521 # !BE1_digitize_cnt[21]);


--BE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702
--operation mode is arithmetic

BE1L821 = BE1_digitize_cnt[22] $ !BE1L721;

--BE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702COUT
--operation mode is arithmetic

BE1L921 = CARRY(BE1_digitize_cnt[22] & !BE1L721);


--BE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703
--operation mode is arithmetic

BE1L031 = BE1_digitize_cnt[23] $ BE1L921;

--BE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703COUT
--operation mode is arithmetic

BE1L131 = CARRY(!BE1L921 # !BE1_digitize_cnt[23]);


--BE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704
--operation mode is arithmetic

BE1L231 = BE1_digitize_cnt[24] $ !BE1L131;

--BE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704COUT
--operation mode is arithmetic

BE1L331 = CARRY(BE1_digitize_cnt[24] & !BE1L131);


--BE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705
--operation mode is arithmetic

BE1L431 = BE1_digitize_cnt[25] $ BE1L331;

--BE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705COUT
--operation mode is arithmetic

BE1L531 = CARRY(!BE1L331 # !BE1_digitize_cnt[25]);


--BE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706
--operation mode is arithmetic

BE1L631 = BE1_digitize_cnt[26] $ !BE1L531;

--BE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706COUT
--operation mode is arithmetic

BE1L731 = CARRY(BE1_digitize_cnt[26] & !BE1L531);


--BE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707
--operation mode is arithmetic

BE1L831 = BE1_digitize_cnt[27] $ BE1L731;

--BE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707COUT
--operation mode is arithmetic

BE1L931 = CARRY(!BE1L731 # !BE1_digitize_cnt[27]);


--BE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708
--operation mode is arithmetic

BE1L041 = BE1_digitize_cnt[28] $ !BE1L931;

--BE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708COUT
--operation mode is arithmetic

BE1L141 = CARRY(BE1_digitize_cnt[28] & !BE1L931);


--BE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709
--operation mode is arithmetic

BE1L241 = BE1_digitize_cnt[29] $ BE1L141;

--BE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709COUT
--operation mode is arithmetic

BE1L341 = CARRY(!BE1L141 # !BE1_digitize_cnt[29]);


--BE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710
--operation mode is arithmetic

BE1L441 = BE1_digitize_cnt[30] $ !BE1L341;

--BE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710COUT
--operation mode is arithmetic

BE1L541 = CARRY(BE1_digitize_cnt[30] & !BE1L341);


--BE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~711
--operation mode is normal

BE1L641 = BE1_digitize_cnt[31] $ BE1L541;


--BE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712
--operation mode is arithmetic

BE1L741 = !BE1_settle_cnt[0];

--BE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712COUT
--operation mode is arithmetic

BE1L841 = CARRY(BE1_settle_cnt[0]);


--BE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713
--operation mode is arithmetic

BE1L941 = BE1_settle_cnt[1] $ BE1L841;

--BE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713COUT
--operation mode is arithmetic

BE1L051 = CARRY(!BE1L841 # !BE1_settle_cnt[1]);


--BE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714
--operation mode is arithmetic

BE1L151 = BE1_settle_cnt[2] $ !BE1L051;

--BE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714COUT
--operation mode is arithmetic

BE1L251 = CARRY(BE1_settle_cnt[2] & !BE1L051);


--BE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715
--operation mode is arithmetic

BE1L351 = BE1_settle_cnt[3] $ BE1L251;

--BE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715COUT
--operation mode is arithmetic

BE1L451 = CARRY(!BE1L251 # !BE1_settle_cnt[3]);


--BE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716
--operation mode is arithmetic

BE1L551 = BE1_settle_cnt[4] $ !BE1L451;

--BE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716COUT
--operation mode is arithmetic

BE1L651 = CARRY(BE1_settle_cnt[4] & !BE1L451);


--BE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717
--operation mode is arithmetic

BE1L751 = BE1_settle_cnt[5] $ BE1L651;

--BE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717COUT
--operation mode is arithmetic

BE1L851 = CARRY(!BE1L651 # !BE1_settle_cnt[5]);


--BE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718
--operation mode is arithmetic

BE1L951 = BE1_settle_cnt[6] $ !BE1L851;

--BE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718COUT
--operation mode is arithmetic

BE1L061 = CARRY(BE1_settle_cnt[6] & !BE1L851);


--BE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719
--operation mode is arithmetic

BE1L161 = BE1_settle_cnt[7] $ BE1L061;

--BE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719COUT
--operation mode is arithmetic

BE1L261 = CARRY(!BE1L061 # !BE1_settle_cnt[7]);


--BE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720
--operation mode is arithmetic

BE1L361 = BE1_settle_cnt[8] $ !BE1L261;

--BE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720COUT
--operation mode is arithmetic

BE1L461 = CARRY(BE1_settle_cnt[8] & !BE1L261);


--BE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721
--operation mode is arithmetic

BE1L561 = BE1_settle_cnt[9] $ BE1L461;

--BE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721COUT
--operation mode is arithmetic

BE1L661 = CARRY(!BE1L461 # !BE1_settle_cnt[9]);


--BE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722
--operation mode is arithmetic

BE1L761 = BE1_settle_cnt[10] $ !BE1L661;

--BE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722COUT
--operation mode is arithmetic

BE1L861 = CARRY(BE1_settle_cnt[10] & !BE1L661);


--BE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723
--operation mode is arithmetic

BE1L961 = BE1_settle_cnt[11] $ BE1L861;

--BE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723COUT
--operation mode is arithmetic

BE1L071 = CARRY(!BE1L861 # !BE1_settle_cnt[11]);


--BE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724
--operation mode is arithmetic

BE1L171 = BE1_settle_cnt[12] $ !BE1L071;

--BE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724COUT
--operation mode is arithmetic

BE1L271 = CARRY(BE1_settle_cnt[12] & !BE1L071);


--BE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725
--operation mode is arithmetic

BE1L371 = BE1_settle_cnt[13] $ BE1L271;

--BE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725COUT
--operation mode is arithmetic

BE1L471 = CARRY(!BE1L271 # !BE1_settle_cnt[13]);


--BE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726
--operation mode is arithmetic

BE1L571 = BE1_settle_cnt[14] $ !BE1L471;

--BE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726COUT
--operation mode is arithmetic

BE1L671 = CARRY(BE1_settle_cnt[14] & !BE1L471);


--BE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727
--operation mode is arithmetic

BE1L771 = BE1_settle_cnt[15] $ BE1L671;

--BE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727COUT
--operation mode is arithmetic

BE1L871 = CARRY(!BE1L671 # !BE1_settle_cnt[15]);


--BE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728
--operation mode is arithmetic

BE1L971 = BE1_settle_cnt[16] $ !BE1L871;

--BE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728COUT
--operation mode is arithmetic

BE1L081 = CARRY(BE1_settle_cnt[16] & !BE1L871);


--BE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729
--operation mode is arithmetic

BE1L181 = BE1_settle_cnt[17] $ BE1L081;

--BE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729COUT
--operation mode is arithmetic

BE1L281 = CARRY(!BE1L081 # !BE1_settle_cnt[17]);


--BE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730
--operation mode is arithmetic

BE1L381 = BE1_settle_cnt[18] $ !BE1L281;

--BE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730COUT
--operation mode is arithmetic

BE1L481 = CARRY(BE1_settle_cnt[18] & !BE1L281);


--BE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731
--operation mode is arithmetic

BE1L581 = BE1_settle_cnt[19] $ BE1L481;

--BE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731COUT
--operation mode is arithmetic

BE1L681 = CARRY(!BE1L481 # !BE1_settle_cnt[19]);


--BE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732
--operation mode is arithmetic

BE1L781 = BE1_settle_cnt[20] $ !BE1L681;

--BE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732COUT
--operation mode is arithmetic

BE1L881 = CARRY(BE1_settle_cnt[20] & !BE1L681);


--BE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733
--operation mode is arithmetic

BE1L981 = BE1_settle_cnt[21] $ BE1L881;

--BE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733COUT
--operation mode is arithmetic

BE1L091 = CARRY(!BE1L881 # !BE1_settle_cnt[21]);


--BE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734
--operation mode is arithmetic

BE1L191 = BE1_settle_cnt[22] $ !BE1L091;

--BE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734COUT
--operation mode is arithmetic

BE1L291 = CARRY(BE1_settle_cnt[22] & !BE1L091);


--BE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735
--operation mode is arithmetic

BE1L391 = BE1_settle_cnt[23] $ BE1L291;

--BE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735COUT
--operation mode is arithmetic

BE1L491 = CARRY(!BE1L291 # !BE1_settle_cnt[23]);


--BE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736
--operation mode is arithmetic

BE1L591 = BE1_settle_cnt[24] $ !BE1L491;

--BE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736COUT
--operation mode is arithmetic

BE1L691 = CARRY(BE1_settle_cnt[24] & !BE1L491);


--BE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737
--operation mode is arithmetic

BE1L791 = BE1_settle_cnt[25] $ BE1L691;

--BE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737COUT
--operation mode is arithmetic

BE1L891 = CARRY(!BE1L691 # !BE1_settle_cnt[25]);


--BE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738
--operation mode is arithmetic

BE1L991 = BE1_settle_cnt[26] $ !BE1L891;

--BE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738COUT
--operation mode is arithmetic

BE1L002 = CARRY(BE1_settle_cnt[26] & !BE1L891);


--BE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739
--operation mode is arithmetic

BE1L102 = BE1_settle_cnt[27] $ BE1L002;

--BE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739COUT
--operation mode is arithmetic

BE1L202 = CARRY(!BE1L002 # !BE1_settle_cnt[27]);


--BE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740
--operation mode is arithmetic

BE1L302 = BE1_settle_cnt[28] $ !BE1L202;

--BE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740COUT
--operation mode is arithmetic

BE1L402 = CARRY(BE1_settle_cnt[28] & !BE1L202);


--BE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741
--operation mode is arithmetic

BE1L502 = BE1_settle_cnt[29] $ BE1L402;

--BE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741COUT
--operation mode is arithmetic

BE1L602 = CARRY(!BE1L402 # !BE1_settle_cnt[29]);


--BE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742
--operation mode is arithmetic

BE1L702 = BE1_settle_cnt[30] $ !BE1L602;

--BE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742COUT
--operation mode is arithmetic

BE1L802 = CARRY(BE1_settle_cnt[30] & !BE1L602);


--BE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~743
--operation mode is normal

BE1L902 = BE1_settle_cnt[31] $ BE1L802;


--BE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744
--operation mode is arithmetic

BE1L012 = !BE1_readout_cnt[0];

--BE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744COUT
--operation mode is arithmetic

BE1L112 = CARRY(BE1_readout_cnt[0]);


--BE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745
--operation mode is arithmetic

BE1L212 = BE1_readout_cnt[1] $ BE1L112;

--BE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745COUT
--operation mode is arithmetic

BE1L312 = CARRY(!BE1L112 # !BE1_readout_cnt[1]);


--BE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746
--operation mode is arithmetic

BE1L412 = BE1_readout_cnt[2] $ !BE1L312;

--BE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746COUT
--operation mode is arithmetic

BE1L512 = CARRY(BE1_readout_cnt[2] & !BE1L312);


--BE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747
--operation mode is arithmetic

BE1L612 = BE1_readout_cnt[3] $ BE1L512;

--BE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747COUT
--operation mode is arithmetic

BE1L712 = CARRY(!BE1L512 # !BE1_readout_cnt[3]);


--BE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748
--operation mode is arithmetic

BE1L812 = BE1_readout_cnt[4] $ !BE1L712;

--BE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748COUT
--operation mode is arithmetic

BE1L912 = CARRY(BE1_readout_cnt[4] & !BE1L712);


--BE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749
--operation mode is arithmetic

BE1L022 = BE1_readout_cnt[5] $ BE1L912;

--BE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749COUT
--operation mode is arithmetic

BE1L122 = CARRY(!BE1L912 # !BE1_readout_cnt[5]);


--BE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750
--operation mode is arithmetic

BE1L222 = BE1_readout_cnt[6] $ !BE1L122;

--BE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750COUT
--operation mode is arithmetic

BE1L322 = CARRY(BE1_readout_cnt[6] & !BE1L122);


--BE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~751
--operation mode is normal

BE1L422 = BE1_readout_cnt[7] $ BE1L322;


--K1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0]
--operation mode is counter

K1_second_cnt[0]_lut_out = !K1_second_cnt[0];
K1_second_cnt[0]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[0]_lut_out);
K1_second_cnt[0] = DFFE(K1_second_cnt[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L423 is rate_meters:inst_rate_meters|second_cnt[0]~COUT
--operation mode is counter

K1L423 = CARRY(!K1_second_cnt[0]);


--K1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1]
--operation mode is counter

K1_second_cnt[1]_lut_out = K1_second_cnt[1] $ K1L423;
K1_second_cnt[1]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[1]_lut_out);
K1_second_cnt[1] = DFFE(K1_second_cnt[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L623 is rate_meters:inst_rate_meters|second_cnt[1]~COUT
--operation mode is counter

K1L623 = CARRY(!K1L423 # !K1_second_cnt[1]);


--K1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2]
--operation mode is counter

K1_second_cnt[2]_lut_out = K1_second_cnt[2] $ !K1L623;
K1_second_cnt[2]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[2]_lut_out);
K1_second_cnt[2] = DFFE(K1_second_cnt[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L823 is rate_meters:inst_rate_meters|second_cnt[2]~COUT
--operation mode is counter

K1L823 = CARRY(K1_second_cnt[2] & !K1L623);


--K1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3]
--operation mode is counter

K1_second_cnt[3]_lut_out = K1_second_cnt[3] $ K1L823;
K1_second_cnt[3]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[3]_lut_out);
K1_second_cnt[3] = DFFE(K1_second_cnt[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L033 is rate_meters:inst_rate_meters|second_cnt[3]~COUT
--operation mode is counter

K1L033 = CARRY(!K1L823 # !K1_second_cnt[3]);


--K1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4]
--operation mode is counter

K1_second_cnt[4]_lut_out = K1_second_cnt[4] $ !K1L033;
K1_second_cnt[4]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[4]_lut_out);
K1_second_cnt[4] = DFFE(K1_second_cnt[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L233 is rate_meters:inst_rate_meters|second_cnt[4]~COUT
--operation mode is counter

K1L233 = CARRY(K1_second_cnt[4] & !K1L033);


--K1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5]
--operation mode is counter

K1_second_cnt[5]_lut_out = K1_second_cnt[5] $ K1L233;
K1_second_cnt[5]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[5]_lut_out);
K1_second_cnt[5] = DFFE(K1_second_cnt[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L433 is rate_meters:inst_rate_meters|second_cnt[5]~COUT
--operation mode is counter

K1L433 = CARRY(!K1L233 # !K1_second_cnt[5]);


--K1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6]
--operation mode is counter

K1_second_cnt[6]_lut_out = K1_second_cnt[6] $ !K1L433;
K1_second_cnt[6]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[6]_lut_out);
K1_second_cnt[6] = DFFE(K1_second_cnt[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L633 is rate_meters:inst_rate_meters|second_cnt[6]~COUT
--operation mode is counter

K1L633 = CARRY(K1_second_cnt[6] & !K1L433);


--K1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7]
--operation mode is counter

K1_second_cnt[7]_lut_out = K1_second_cnt[7] $ K1L633;
K1_second_cnt[7]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[7]_lut_out);
K1_second_cnt[7] = DFFE(K1_second_cnt[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L833 is rate_meters:inst_rate_meters|second_cnt[7]~COUT
--operation mode is counter

K1L833 = CARRY(!K1L633 # !K1_second_cnt[7]);


--K1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8]
--operation mode is counter

K1_second_cnt[8]_lut_out = K1_second_cnt[8] $ !K1L833;
K1_second_cnt[8]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[8]_lut_out);
K1_second_cnt[8] = DFFE(K1_second_cnt[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L043 is rate_meters:inst_rate_meters|second_cnt[8]~COUT
--operation mode is counter

K1L043 = CARRY(!K1_second_cnt[8] & !K1L833);


--K1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9]
--operation mode is counter

K1_second_cnt[9]_lut_out = K1_second_cnt[9] $ K1L043;
K1_second_cnt[9]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[9]_lut_out);
K1_second_cnt[9] = DFFE(K1_second_cnt[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L243 is rate_meters:inst_rate_meters|second_cnt[9]~COUT
--operation mode is counter

K1L243 = CARRY(K1_second_cnt[9] # !K1L043);


--K1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10]
--operation mode is counter

K1_second_cnt[10]_lut_out = K1_second_cnt[10] $ !K1L243;
K1_second_cnt[10]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[10]_lut_out);
K1_second_cnt[10] = DFFE(K1_second_cnt[10]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L443 is rate_meters:inst_rate_meters|second_cnt[10]~COUT
--operation mode is counter

K1L443 = CARRY(K1_second_cnt[10] & !K1L243);


--K1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11]
--operation mode is counter

K1_second_cnt[11]_lut_out = K1_second_cnt[11] $ K1L443;
K1_second_cnt[11]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[11]_lut_out);
K1_second_cnt[11] = DFFE(K1_second_cnt[11]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L643 is rate_meters:inst_rate_meters|second_cnt[11]~COUT
--operation mode is counter

K1L643 = CARRY(!K1L443 # !K1_second_cnt[11]);


--K1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12]
--operation mode is counter

K1_second_cnt[12]_lut_out = K1_second_cnt[12] $ !K1L643;
K1_second_cnt[12]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[12]_lut_out);
K1_second_cnt[12] = DFFE(K1_second_cnt[12]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L843 is rate_meters:inst_rate_meters|second_cnt[12]~COUT
--operation mode is counter

K1L843 = CARRY(!K1_second_cnt[12] & !K1L643);


--K1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13]
--operation mode is counter

K1_second_cnt[13]_lut_out = K1_second_cnt[13] $ K1L843;
K1_second_cnt[13]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[13]_lut_out);
K1_second_cnt[13] = DFFE(K1_second_cnt[13]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L053 is rate_meters:inst_rate_meters|second_cnt[13]~COUT
--operation mode is counter

K1L053 = CARRY(!K1L843 # !K1_second_cnt[13]);


--K1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14]
--operation mode is counter

K1_second_cnt[14]_lut_out = K1_second_cnt[14] $ !K1L053;
K1_second_cnt[14]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[14]_lut_out);
K1_second_cnt[14] = DFFE(K1_second_cnt[14]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L253 is rate_meters:inst_rate_meters|second_cnt[14]~COUT
--operation mode is counter

K1L253 = CARRY(!K1_second_cnt[14] & !K1L053);


--K1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15]
--operation mode is counter

K1_second_cnt[15]_lut_out = K1_second_cnt[15] $ K1L253;
K1_second_cnt[15]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[15]_lut_out);
K1_second_cnt[15] = DFFE(K1_second_cnt[15]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L453 is rate_meters:inst_rate_meters|second_cnt[15]~COUT
--operation mode is counter

K1L453 = CARRY(K1_second_cnt[15] # !K1L253);


--K1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16]
--operation mode is counter

K1_second_cnt[16]_lut_out = K1_second_cnt[16] $ !K1L453;
K1_second_cnt[16]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[16]_lut_out);
K1_second_cnt[16] = DFFE(K1_second_cnt[16]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L653 is rate_meters:inst_rate_meters|second_cnt[16]~COUT
--operation mode is counter

K1L653 = CARRY(K1_second_cnt[16] & !K1L453);


--K1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17]
--operation mode is counter

K1_second_cnt[17]_lut_out = K1_second_cnt[17] $ K1L653;
K1_second_cnt[17]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[17]_lut_out);
K1_second_cnt[17] = DFFE(K1_second_cnt[17]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L853 is rate_meters:inst_rate_meters|second_cnt[17]~COUT
--operation mode is counter

K1L853 = CARRY(K1_second_cnt[17] # !K1L653);


--K1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18]
--operation mode is counter

K1_second_cnt[18]_lut_out = K1_second_cnt[18] $ !K1L853;
K1_second_cnt[18]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[18]_lut_out);
K1_second_cnt[18] = DFFE(K1_second_cnt[18]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L063 is rate_meters:inst_rate_meters|second_cnt[18]~COUT
--operation mode is counter

K1L063 = CARRY(!K1_second_cnt[18] & !K1L853);


--K1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19]
--operation mode is counter

K1_second_cnt[19]_lut_out = K1_second_cnt[19] $ K1L063;
K1_second_cnt[19]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[19]_lut_out);
K1_second_cnt[19] = DFFE(K1_second_cnt[19]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L263 is rate_meters:inst_rate_meters|second_cnt[19]~COUT
--operation mode is counter

K1L263 = CARRY(K1_second_cnt[19] # !K1L063);


--K1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20]
--operation mode is counter

K1_second_cnt[20]_lut_out = K1_second_cnt[20] $ !K1L263;
K1_second_cnt[20]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[20]_lut_out);
K1_second_cnt[20] = DFFE(K1_second_cnt[20]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L463 is rate_meters:inst_rate_meters|second_cnt[20]~COUT
--operation mode is counter

K1L463 = CARRY(K1_second_cnt[20] & !K1L263);


--K1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21]
--operation mode is counter

K1_second_cnt[21]_lut_out = K1_second_cnt[21] $ K1L463;
K1_second_cnt[21]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[21]_lut_out);
K1_second_cnt[21] = DFFE(K1_second_cnt[21]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L663 is rate_meters:inst_rate_meters|second_cnt[21]~COUT
--operation mode is counter

K1L663 = CARRY(!K1L463 # !K1_second_cnt[21]);


--K1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22]
--operation mode is counter

K1_second_cnt[22]_lut_out = K1_second_cnt[22] $ !K1L663;
K1_second_cnt[22]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[22]_lut_out);
K1_second_cnt[22] = DFFE(K1_second_cnt[22]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L863 is rate_meters:inst_rate_meters|second_cnt[22]~COUT
--operation mode is counter

K1L863 = CARRY(!K1_second_cnt[22] & !K1L663);


--K1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23]
--operation mode is counter

K1_second_cnt[23]_lut_out = K1_second_cnt[23] $ K1L863;
K1_second_cnt[23]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[23]_lut_out);
K1_second_cnt[23] = DFFE(K1_second_cnt[23]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L073 is rate_meters:inst_rate_meters|second_cnt[23]~COUT
--operation mode is counter

K1L073 = CARRY(K1_second_cnt[23] # !K1L863);


--K1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24]
--operation mode is counter

K1_second_cnt[24]_lut_out = K1_second_cnt[24] $ !K1L073;
K1_second_cnt[24]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[24]_lut_out);
K1_second_cnt[24] = DFFE(K1_second_cnt[24]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L273 is rate_meters:inst_rate_meters|second_cnt[24]~COUT
--operation mode is counter

K1L273 = CARRY(K1_second_cnt[24] & !K1L073);


--K1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25]
--operation mode is counter

K1_second_cnt[25]_lut_out = K1_second_cnt[25] $ K1L273;
K1_second_cnt[25]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[25]_lut_out);
K1_second_cnt[25] = DFFE(K1_second_cnt[25]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--K1L473 is rate_meters:inst_rate_meters|second_cnt[25]~COUT
--operation mode is counter

K1L473 = CARRY(K1_second_cnt[25] # !K1L273);


--K1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26]
--operation mode is normal

K1_second_cnt[26]_lut_out = K1_second_cnt[26] $ !K1L473;
K1_second_cnt[26]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[26]_lut_out);
K1_second_cnt[26] = DFFE(K1_second_cnt[26]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );


--K1_lockout_sn[0] is rate_meters:inst_rate_meters|lockout_sn[0]
--operation mode is counter

K1_lockout_sn[0]_lut_out = !K1_lockout_sn[0];
K1_lockout_sn[0]_sload_eqn = (K1L401 & K1L411) # (!K1L401 & K1_lockout_sn[0]_lut_out);
K1_lockout_sn[0] = DFFE(K1_lockout_sn[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L761 is rate_meters:inst_rate_meters|lockout_sn[0]~COUT
--operation mode is counter

K1L761 = CARRY(K1_lockout_sn[0]);


--K1_lockout_sn[1] is rate_meters:inst_rate_meters|lockout_sn[1]
--operation mode is counter

K1_lockout_sn[1]_lut_out = K1_lockout_sn[1] $ K1L761;
K1_lockout_sn[1]_sload_eqn = (K1L401 & K1L311) # (!K1L401 & K1_lockout_sn[1]_lut_out);
K1_lockout_sn[1] = DFFE(K1_lockout_sn[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L961 is rate_meters:inst_rate_meters|lockout_sn[1]~COUT
--operation mode is counter

K1L961 = CARRY(!K1L761 # !K1_lockout_sn[1]);


--K1_lockout_sn[2] is rate_meters:inst_rate_meters|lockout_sn[2]
--operation mode is counter

K1_lockout_sn[2]_lut_out = K1_lockout_sn[2] $ !K1L961;
K1_lockout_sn[2]_sload_eqn = (K1L401 & K1L211) # (!K1L401 & K1_lockout_sn[2]_lut_out);
K1_lockout_sn[2] = DFFE(K1_lockout_sn[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L171 is rate_meters:inst_rate_meters|lockout_sn[2]~COUT
--operation mode is counter

K1L171 = CARRY(K1_lockout_sn[2] & !K1L961);


--K1_lockout_sn[3] is rate_meters:inst_rate_meters|lockout_sn[3]
--operation mode is counter

K1_lockout_sn[3]_lut_out = K1_lockout_sn[3] $ K1L171;
K1_lockout_sn[3]_sload_eqn = (K1L401 & K1L111) # (!K1L401 & K1_lockout_sn[3]_lut_out);
K1_lockout_sn[3] = DFFE(K1_lockout_sn[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L371 is rate_meters:inst_rate_meters|lockout_sn[3]~COUT
--operation mode is counter

K1L371 = CARRY(!K1L171 # !K1_lockout_sn[3]);


--K1_lockout_sn[4] is rate_meters:inst_rate_meters|lockout_sn[4]
--operation mode is counter

K1_lockout_sn[4]_lut_out = K1_lockout_sn[4] $ !K1L371;
K1_lockout_sn[4]_sload_eqn = (K1L401 & K1L011) # (!K1L401 & K1_lockout_sn[4]_lut_out);
K1_lockout_sn[4] = DFFE(K1_lockout_sn[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L571 is rate_meters:inst_rate_meters|lockout_sn[4]~COUT
--operation mode is counter

K1L571 = CARRY(K1_lockout_sn[4] & !K1L371);


--K1_lockout_sn[5] is rate_meters:inst_rate_meters|lockout_sn[5]
--operation mode is counter

K1_lockout_sn[5]_lut_out = K1_lockout_sn[5] $ K1L571;
K1_lockout_sn[5]_sload_eqn = (K1L401 & K1L901) # (!K1L401 & K1_lockout_sn[5]_lut_out);
K1_lockout_sn[5] = DFFE(K1_lockout_sn[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L771 is rate_meters:inst_rate_meters|lockout_sn[5]~COUT
--operation mode is counter

K1L771 = CARRY(!K1L571 # !K1_lockout_sn[5]);


--K1_lockout_sn[6] is rate_meters:inst_rate_meters|lockout_sn[6]
--operation mode is counter

K1_lockout_sn[6]_lut_out = K1_lockout_sn[6] $ !K1L771;
K1_lockout_sn[6]_sload_eqn = (K1L401 & K1L801) # (!K1L401 & K1_lockout_sn[6]_lut_out);
K1_lockout_sn[6] = DFFE(K1_lockout_sn[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L971 is rate_meters:inst_rate_meters|lockout_sn[6]~COUT
--operation mode is counter

K1L971 = CARRY(K1_lockout_sn[6] & !K1L771);


--K1_lockout_sn[7] is rate_meters:inst_rate_meters|lockout_sn[7]
--operation mode is counter

K1_lockout_sn[7]_lut_out = K1_lockout_sn[7] $ K1L971;
K1_lockout_sn[7]_sload_eqn = (K1L401 & K1L701) # (!K1L401 & K1_lockout_sn[7]_lut_out);
K1_lockout_sn[7] = DFFE(K1_lockout_sn[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);

--K1L181 is rate_meters:inst_rate_meters|lockout_sn[7]~COUT
--operation mode is counter

K1L181 = CARRY(!K1L971 # !K1_lockout_sn[7]);


--K1_lockout_sn[8] is rate_meters:inst_rate_meters|lockout_sn[8]
--operation mode is normal

K1_lockout_sn[8]_lut_out = K1_lockout_sn[8] $ !K1L181;
K1_lockout_sn[8]_sload_eqn = (K1L401 & ~GND) # (!K1L401 & K1_lockout_sn[8]_lut_out);
K1_lockout_sn[8] = DFFE(K1_lockout_sn[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_i598);


--GE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1388
--operation mode is arithmetic

GE2L382 = GE2_hit_size_in_header[0] $ FE2_ram_wr_en;

--GE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1388COUT
--operation mode is arithmetic

GE2L482 = CARRY(GE2_hit_size_in_header[0] & FE2_ram_wr_en);


--GE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1389
--operation mode is arithmetic

GE2L582 = GE2_hit_size_in_header[1] $ GE2L482;

--GE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1389COUT
--operation mode is arithmetic

GE2L682 = CARRY(!GE2L482 # !GE2_hit_size_in_header[1]);


--GE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1390
--operation mode is arithmetic

GE2L782 = GE2_hit_size_in_header[2] $ !GE2L682;

--GE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1390COUT
--operation mode is arithmetic

GE2L882 = CARRY(GE2_hit_size_in_header[2] & !GE2L682);


--GE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1391
--operation mode is arithmetic

GE2L982 = GE2_hit_size_in_header[3] $ GE2L882;

--GE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1391COUT
--operation mode is arithmetic

GE2L092 = CARRY(!GE2L882 # !GE2_hit_size_in_header[3]);


--GE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1392
--operation mode is arithmetic

GE2L192 = GE2_hit_size_in_header[4] $ !GE2L092;

--GE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1392COUT
--operation mode is arithmetic

GE2L292 = CARRY(GE2_hit_size_in_header[4] & !GE2L092);


--GE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1393
--operation mode is arithmetic

GE2L392 = GE2_hit_size_in_header[5] $ GE2L292;

--GE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1393COUT
--operation mode is arithmetic

GE2L492 = CARRY(!GE2L292 # !GE2_hit_size_in_header[5]);


--GE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1394
--operation mode is arithmetic

GE2L592 = GE2_hit_size_in_header[6] $ !GE2L492;

--GE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1394COUT
--operation mode is arithmetic

GE2L692 = CARRY(GE2_hit_size_in_header[6] & !GE2L492);


--GE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1395
--operation mode is arithmetic

GE2L792 = GE2_hit_size_in_header[7] $ GE2L692;

--GE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1395COUT
--operation mode is arithmetic

GE2L892 = CARRY(!GE2L692 # !GE2_hit_size_in_header[7]);


--GE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1396
--operation mode is arithmetic

GE2L992 = GE2_hit_size_in_header[8] $ !GE2L892;

--GE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1396COUT
--operation mode is arithmetic

GE2L003 = CARRY(GE2_hit_size_in_header[8] & !GE2L892);


--GE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1397
--operation mode is arithmetic

GE2L103 = GE2_hit_size_in_header[9] $ GE2L003;

--GE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1397COUT
--operation mode is arithmetic

GE2L203 = CARRY(!GE2L003 # !GE2_hit_size_in_header[9]);


--GE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1398
--operation mode is normal

GE2L303 = GE2_hit_size_in_header[10] $ !GE2L203;


--GE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1420
--operation mode is arithmetic

GE1L472 = GE1_hit_size_in_header[0] $ FE1_ram_wr_en;

--GE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1420COUT
--operation mode is arithmetic

GE1L572 = CARRY(GE1_hit_size_in_header[0] & FE1_ram_wr_en);


--GE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1421
--operation mode is arithmetic

GE1L672 = GE1_hit_size_in_header[1] $ GE1L572;

--GE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1421COUT
--operation mode is arithmetic

GE1L772 = CARRY(!GE1L572 # !GE1_hit_size_in_header[1]);


--GE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1422
--operation mode is arithmetic

GE1L872 = GE1_hit_size_in_header[2] $ !GE1L772;

--GE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1422COUT
--operation mode is arithmetic

GE1L972 = CARRY(GE1_hit_size_in_header[2] & !GE1L772);


--GE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1423
--operation mode is arithmetic

GE1L082 = GE1_hit_size_in_header[3] $ GE1L972;

--GE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1423COUT
--operation mode is arithmetic

GE1L182 = CARRY(!GE1L972 # !GE1_hit_size_in_header[3]);


--GE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1424
--operation mode is arithmetic

GE1L282 = GE1_hit_size_in_header[4] $ !GE1L182;

--GE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1424COUT
--operation mode is arithmetic

GE1L382 = CARRY(GE1_hit_size_in_header[4] & !GE1L182);


--GE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1425
--operation mode is arithmetic

GE1L482 = GE1_hit_size_in_header[5] $ GE1L382;

--GE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1425COUT
--operation mode is arithmetic

GE1L582 = CARRY(!GE1L382 # !GE1_hit_size_in_header[5]);


--GE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1426
--operation mode is arithmetic

GE1L682 = GE1_hit_size_in_header[6] $ !GE1L582;

--GE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1426COUT
--operation mode is arithmetic

GE1L782 = CARRY(GE1_hit_size_in_header[6] & !GE1L582);


--GE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1427
--operation mode is arithmetic

GE1L882 = GE1_hit_size_in_header[7] $ GE1L782;

--GE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1427COUT
--operation mode is arithmetic

GE1L982 = CARRY(!GE1L782 # !GE1_hit_size_in_header[7]);


--GE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1428
--operation mode is arithmetic

GE1L092 = GE1_hit_size_in_header[8] $ !GE1L982;

--GE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1428COUT
--operation mode is arithmetic

GE1L192 = CARRY(GE1_hit_size_in_header[8] & !GE1L982);


--GE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1429
--operation mode is arithmetic

GE1L292 = GE1_hit_size_in_header[9] $ GE1L192;

--GE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1429COUT
--operation mode is arithmetic

GE1L392 = CARRY(!GE1L192 # !GE1_hit_size_in_header[9]);


--GE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1430
--operation mode is normal

GE1L492 = GE1_hit_size_in_header[10] $ !GE1L392;


--ME2L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~488
--operation mode is arithmetic

ME2L124 = ME2_pre_timer_down[3][0] $ ME2L501;

--ME2L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~488COUT
--operation mode is arithmetic

ME2L224 = CARRY(ME2_pre_timer_down[3][0] & ME2L501);


--ME2L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~489
--operation mode is arithmetic

ME2L324 = ME2_pre_timer_down[3][1] $ ME2L224;

--ME2L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~489COUT
--operation mode is arithmetic

ME2L424 = CARRY(!ME2L224 # !ME2_pre_timer_down[3][1]);


--ME2L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~490
--operation mode is arithmetic

ME2L524 = ME2_pre_timer_down[3][2] $ !ME2L424;

--ME2L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~490COUT
--operation mode is arithmetic

ME2L624 = CARRY(ME2_pre_timer_down[3][2] & !ME2L424);


--ME2L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~491
--operation mode is arithmetic

ME2L724 = ME2_pre_timer_down[3][3] $ ME2L624;

--ME2L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~491COUT
--operation mode is arithmetic

ME2L824 = CARRY(!ME2L624 # !ME2_pre_timer_down[3][3]);


--ME2L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~492
--operation mode is arithmetic

ME2L924 = ME2_pre_timer_down[3][4] $ !ME2L824;

--ME2L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~492COUT
--operation mode is arithmetic

ME2L034 = CARRY(ME2_pre_timer_down[3][4] & !ME2L824);


--ME2L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~493
--operation mode is arithmetic

ME2L134 = ME2_pre_timer_down[3][5] $ ME2L034;

--ME2L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~493COUT
--operation mode is arithmetic

ME2L234 = CARRY(!ME2L034 # !ME2_pre_timer_down[3][5]);


--ME2L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~494
--operation mode is normal

ME2L334 = ME2_pre_timer_down[3][6] $ ME2L234;


--ME2L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~495
--operation mode is arithmetic

ME2L434 = ME2_pre_timer_down[2][0] $ ME2L401;

--ME2L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~495COUT
--operation mode is arithmetic

ME2L534 = CARRY(ME2_pre_timer_down[2][0] & ME2L401);


--ME2L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~496
--operation mode is arithmetic

ME2L634 = ME2_pre_timer_down[2][1] $ ME2L534;

--ME2L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~496COUT
--operation mode is arithmetic

ME2L734 = CARRY(!ME2L534 # !ME2_pre_timer_down[2][1]);


--ME2L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~497
--operation mode is arithmetic

ME2L834 = ME2_pre_timer_down[2][2] $ !ME2L734;

--ME2L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~497COUT
--operation mode is arithmetic

ME2L934 = CARRY(ME2_pre_timer_down[2][2] & !ME2L734);


--ME2L044 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~498
--operation mode is arithmetic

ME2L044 = ME2_pre_timer_down[2][3] $ ME2L934;

--ME2L144 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~498COUT
--operation mode is arithmetic

ME2L144 = CARRY(!ME2L934 # !ME2_pre_timer_down[2][3]);


--ME2L244 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~499
--operation mode is arithmetic

ME2L244 = ME2_pre_timer_down[2][4] $ !ME2L144;

--ME2L344 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~499COUT
--operation mode is arithmetic

ME2L344 = CARRY(ME2_pre_timer_down[2][4] & !ME2L144);


--ME2L444 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~500
--operation mode is arithmetic

ME2L444 = ME2_pre_timer_down[2][5] $ ME2L344;

--ME2L544 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~500COUT
--operation mode is arithmetic

ME2L544 = CARRY(!ME2L344 # !ME2_pre_timer_down[2][5]);


--ME2L644 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~501
--operation mode is normal

ME2L644 = ME2_pre_timer_down[2][6] $ ME2L544;


--ME2L744 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~502
--operation mode is arithmetic

ME2L744 = ME2_pre_timer_down[1][0] $ ME2L301;

--ME2L844 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~502COUT
--operation mode is arithmetic

ME2L844 = CARRY(ME2_pre_timer_down[1][0] & ME2L301);


--ME2L944 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~503
--operation mode is arithmetic

ME2L944 = ME2_pre_timer_down[1][1] $ ME2L844;

--ME2L054 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~503COUT
--operation mode is arithmetic

ME2L054 = CARRY(!ME2L844 # !ME2_pre_timer_down[1][1]);


--ME2L154 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~504
--operation mode is arithmetic

ME2L154 = ME2_pre_timer_down[1][2] $ !ME2L054;

--ME2L254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~504COUT
--operation mode is arithmetic

ME2L254 = CARRY(ME2_pre_timer_down[1][2] & !ME2L054);


--ME2L354 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~505
--operation mode is arithmetic

ME2L354 = ME2_pre_timer_down[1][3] $ ME2L254;

--ME2L454 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~505COUT
--operation mode is arithmetic

ME2L454 = CARRY(!ME2L254 # !ME2_pre_timer_down[1][3]);


--ME2L554 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~506
--operation mode is arithmetic

ME2L554 = ME2_pre_timer_down[1][4] $ !ME2L454;

--ME2L654 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~506COUT
--operation mode is arithmetic

ME2L654 = CARRY(ME2_pre_timer_down[1][4] & !ME2L454);


--ME2L754 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~507
--operation mode is arithmetic

ME2L754 = ME2_pre_timer_down[1][5] $ ME2L654;

--ME2L854 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~507COUT
--operation mode is arithmetic

ME2L854 = CARRY(!ME2L654 # !ME2_pre_timer_down[1][5]);


--ME2L954 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~508
--operation mode is normal

ME2L954 = ME2_pre_timer_down[1][6] $ ME2L854;


--ME2L064 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~509
--operation mode is arithmetic

ME2L064 = ME2_pre_timer_down[0][0] $ ME2L201;

--ME2L164 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~509COUT
--operation mode is arithmetic

ME2L164 = CARRY(ME2_pre_timer_down[0][0] & ME2L201);


--ME2L264 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~510
--operation mode is arithmetic

ME2L264 = ME2_pre_timer_down[0][1] $ ME2L164;

--ME2L364 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~510COUT
--operation mode is arithmetic

ME2L364 = CARRY(!ME2L164 # !ME2_pre_timer_down[0][1]);


--ME2L464 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~511
--operation mode is arithmetic

ME2L464 = ME2_pre_timer_down[0][2] $ !ME2L364;

--ME2L564 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~511COUT
--operation mode is arithmetic

ME2L564 = CARRY(ME2_pre_timer_down[0][2] & !ME2L364);


--ME2L664 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~512
--operation mode is arithmetic

ME2L664 = ME2_pre_timer_down[0][3] $ ME2L564;

--ME2L764 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~512COUT
--operation mode is arithmetic

ME2L764 = CARRY(!ME2L564 # !ME2_pre_timer_down[0][3]);


--ME2L864 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~513
--operation mode is arithmetic

ME2L864 = ME2_pre_timer_down[0][4] $ !ME2L764;

--ME2L964 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~513COUT
--operation mode is arithmetic

ME2L964 = CARRY(ME2_pre_timer_down[0][4] & !ME2L764);


--ME2L074 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~514
--operation mode is arithmetic

ME2L074 = ME2_pre_timer_down[0][5] $ ME2L964;

--ME2L174 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~514COUT
--operation mode is arithmetic

ME2L174 = CARRY(!ME2L964 # !ME2_pre_timer_down[0][5]);


--ME2L274 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~515
--operation mode is normal

ME2L274 = ME2_pre_timer_down[0][6] $ ME2L174;


--ME2L374 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~516
--operation mode is arithmetic

ME2L374 = ME2_pre_timer_up[3][0] $ ME2L101;

--ME2L474 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~516COUT
--operation mode is arithmetic

ME2L474 = CARRY(ME2_pre_timer_up[3][0] & ME2L101);


--ME2L574 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~517
--operation mode is arithmetic

ME2L574 = ME2_pre_timer_up[3][1] $ ME2L474;

--ME2L674 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~517COUT
--operation mode is arithmetic

ME2L674 = CARRY(!ME2L474 # !ME2_pre_timer_up[3][1]);


--ME2L774 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~518
--operation mode is arithmetic

ME2L774 = ME2_pre_timer_up[3][2] $ !ME2L674;

--ME2L874 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~518COUT
--operation mode is arithmetic

ME2L874 = CARRY(ME2_pre_timer_up[3][2] & !ME2L674);


--ME2L974 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~519
--operation mode is arithmetic

ME2L974 = ME2_pre_timer_up[3][3] $ ME2L874;

--ME2L084 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~519COUT
--operation mode is arithmetic

ME2L084 = CARRY(!ME2L874 # !ME2_pre_timer_up[3][3]);


--ME2L184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~520
--operation mode is arithmetic

ME2L184 = ME2_pre_timer_up[3][4] $ !ME2L084;

--ME2L284 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~520COUT
--operation mode is arithmetic

ME2L284 = CARRY(ME2_pre_timer_up[3][4] & !ME2L084);


--ME2L384 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~521
--operation mode is arithmetic

ME2L384 = ME2_pre_timer_up[3][5] $ ME2L284;

--ME2L484 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~521COUT
--operation mode is arithmetic

ME2L484 = CARRY(!ME2L284 # !ME2_pre_timer_up[3][5]);


--ME2L584 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~522
--operation mode is normal

ME2L584 = ME2_pre_timer_up[3][6] $ ME2L484;


--ME2L684 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~523
--operation mode is arithmetic

ME2L684 = ME2_pre_timer_up[2][0] $ ME2L001;

--ME2L784 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~523COUT
--operation mode is arithmetic

ME2L784 = CARRY(ME2_pre_timer_up[2][0] & ME2L001);


--ME2L884 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~524
--operation mode is arithmetic

ME2L884 = ME2_pre_timer_up[2][1] $ ME2L784;

--ME2L984 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~524COUT
--operation mode is arithmetic

ME2L984 = CARRY(!ME2L784 # !ME2_pre_timer_up[2][1]);


--ME2L094 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~525
--operation mode is arithmetic

ME2L094 = ME2_pre_timer_up[2][2] $ !ME2L984;

--ME2L194 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~525COUT
--operation mode is arithmetic

ME2L194 = CARRY(ME2_pre_timer_up[2][2] & !ME2L984);


--ME2L294 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~526
--operation mode is arithmetic

ME2L294 = ME2_pre_timer_up[2][3] $ ME2L194;

--ME2L394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~526COUT
--operation mode is arithmetic

ME2L394 = CARRY(!ME2L194 # !ME2_pre_timer_up[2][3]);


--ME2L494 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~527
--operation mode is arithmetic

ME2L494 = ME2_pre_timer_up[2][4] $ !ME2L394;

--ME2L594 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~527COUT
--operation mode is arithmetic

ME2L594 = CARRY(ME2_pre_timer_up[2][4] & !ME2L394);


--ME2L694 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~528
--operation mode is arithmetic

ME2L694 = ME2_pre_timer_up[2][5] $ ME2L594;

--ME2L794 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~528COUT
--operation mode is arithmetic

ME2L794 = CARRY(!ME2L594 # !ME2_pre_timer_up[2][5]);


--ME2L894 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~529
--operation mode is normal

ME2L894 = ME2_pre_timer_up[2][6] $ ME2L794;


--ME2L994 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~530
--operation mode is arithmetic

ME2L994 = ME2_pre_timer_up[1][0] $ ME2L99;

--ME2L005 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~530COUT
--operation mode is arithmetic

ME2L005 = CARRY(ME2_pre_timer_up[1][0] & ME2L99);


--ME2L105 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~531
--operation mode is arithmetic

ME2L105 = ME2_pre_timer_up[1][1] $ ME2L005;

--ME2L205 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~531COUT
--operation mode is arithmetic

ME2L205 = CARRY(!ME2L005 # !ME2_pre_timer_up[1][1]);


--ME2L305 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~532
--operation mode is arithmetic

ME2L305 = ME2_pre_timer_up[1][2] $ !ME2L205;

--ME2L405 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~532COUT
--operation mode is arithmetic

ME2L405 = CARRY(ME2_pre_timer_up[1][2] & !ME2L205);


--ME2L505 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~533
--operation mode is arithmetic

ME2L505 = ME2_pre_timer_up[1][3] $ ME2L405;

--ME2L605 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~533COUT
--operation mode is arithmetic

ME2L605 = CARRY(!ME2L405 # !ME2_pre_timer_up[1][3]);


--ME2L705 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~534
--operation mode is arithmetic

ME2L705 = ME2_pre_timer_up[1][4] $ !ME2L605;

--ME2L805 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~534COUT
--operation mode is arithmetic

ME2L805 = CARRY(ME2_pre_timer_up[1][4] & !ME2L605);


--ME2L905 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~535
--operation mode is arithmetic

ME2L905 = ME2_pre_timer_up[1][5] $ ME2L805;

--ME2L015 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~535COUT
--operation mode is arithmetic

ME2L015 = CARRY(!ME2L805 # !ME2_pre_timer_up[1][5]);


--ME2L115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~536
--operation mode is normal

ME2L115 = ME2_pre_timer_up[1][6] $ ME2L015;


--ME2L215 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~537
--operation mode is arithmetic

ME2L215 = ME2_pre_timer_up[0][0] $ ME2L89;

--ME2L315 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~537COUT
--operation mode is arithmetic

ME2L315 = CARRY(ME2_pre_timer_up[0][0] & ME2L89);


--ME2L415 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~538
--operation mode is arithmetic

ME2L415 = ME2_pre_timer_up[0][1] $ ME2L315;

--ME2L515 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~538COUT
--operation mode is arithmetic

ME2L515 = CARRY(!ME2L315 # !ME2_pre_timer_up[0][1]);


--ME2L615 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~539
--operation mode is arithmetic

ME2L615 = ME2_pre_timer_up[0][2] $ !ME2L515;

--ME2L715 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~539COUT
--operation mode is arithmetic

ME2L715 = CARRY(ME2_pre_timer_up[0][2] & !ME2L515);


--ME2L815 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~540
--operation mode is arithmetic

ME2L815 = ME2_pre_timer_up[0][3] $ ME2L715;

--ME2L915 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~540COUT
--operation mode is arithmetic

ME2L915 = CARRY(!ME2L715 # !ME2_pre_timer_up[0][3]);


--ME2L025 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~541
--operation mode is arithmetic

ME2L025 = ME2_pre_timer_up[0][4] $ !ME2L915;

--ME2L125 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~541COUT
--operation mode is arithmetic

ME2L125 = CARRY(ME2_pre_timer_up[0][4] & !ME2L915);


--ME2L225 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~542
--operation mode is arithmetic

ME2L225 = ME2_pre_timer_up[0][5] $ ME2L125;

--ME2L325 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~542COUT
--operation mode is arithmetic

ME2L325 = CARRY(!ME2L125 # !ME2_pre_timer_up[0][5]);


--ME2L425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~543
--operation mode is normal

ME2L425 = ME2_pre_timer_up[0][6] $ ME2L325;


--ME1L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~344
--operation mode is arithmetic

ME1L672 = ME1_pre_timer_down[3][0] $ ME1L501;

--ME1L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~344COUT
--operation mode is arithmetic

ME1L772 = CARRY(ME1_pre_timer_down[3][0] & ME1L501);


--ME1L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~345
--operation mode is arithmetic

ME1L872 = ME1_pre_timer_down[3][1] $ ME1L772;

--ME1L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~345COUT
--operation mode is arithmetic

ME1L972 = CARRY(!ME1L772 # !ME1_pre_timer_down[3][1]);


--ME1L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~346
--operation mode is arithmetic

ME1L082 = ME1_pre_timer_down[3][2] $ !ME1L972;

--ME1L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~346COUT
--operation mode is arithmetic

ME1L182 = CARRY(ME1_pre_timer_down[3][2] & !ME1L972);


--ME1L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~347
--operation mode is arithmetic

ME1L282 = ME1_pre_timer_down[3][3] $ ME1L182;

--ME1L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~347COUT
--operation mode is arithmetic

ME1L382 = CARRY(!ME1L182 # !ME1_pre_timer_down[3][3]);


--ME1L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~348
--operation mode is arithmetic

ME1L482 = ME1_pre_timer_down[3][4] $ !ME1L382;

--ME1L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~348COUT
--operation mode is arithmetic

ME1L582 = CARRY(ME1_pre_timer_down[3][4] & !ME1L382);


--ME1L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~349
--operation mode is arithmetic

ME1L682 = ME1_pre_timer_down[3][5] $ ME1L582;

--ME1L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~349COUT
--operation mode is arithmetic

ME1L782 = CARRY(!ME1L582 # !ME1_pre_timer_down[3][5]);


--ME1L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~350
--operation mode is normal

ME1L882 = ME1_pre_timer_down[3][6] $ ME1L782;


--ME1L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~351
--operation mode is arithmetic

ME1L982 = ME1_pre_timer_down[2][0] $ ME1L401;

--ME1L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~351COUT
--operation mode is arithmetic

ME1L092 = CARRY(ME1_pre_timer_down[2][0] & ME1L401);


--ME1L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~352
--operation mode is arithmetic

ME1L192 = ME1_pre_timer_down[2][1] $ ME1L092;

--ME1L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~352COUT
--operation mode is arithmetic

ME1L292 = CARRY(!ME1L092 # !ME1_pre_timer_down[2][1]);


--ME1L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~353
--operation mode is arithmetic

ME1L392 = ME1_pre_timer_down[2][2] $ !ME1L292;

--ME1L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~353COUT
--operation mode is arithmetic

ME1L492 = CARRY(ME1_pre_timer_down[2][2] & !ME1L292);


--ME1L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~354
--operation mode is arithmetic

ME1L592 = ME1_pre_timer_down[2][3] $ ME1L492;

--ME1L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~354COUT
--operation mode is arithmetic

ME1L692 = CARRY(!ME1L492 # !ME1_pre_timer_down[2][3]);


--ME1L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~355
--operation mode is arithmetic

ME1L792 = ME1_pre_timer_down[2][4] $ !ME1L692;

--ME1L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~355COUT
--operation mode is arithmetic

ME1L892 = CARRY(ME1_pre_timer_down[2][4] & !ME1L692);


--ME1L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~356
--operation mode is arithmetic

ME1L992 = ME1_pre_timer_down[2][5] $ ME1L892;

--ME1L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~356COUT
--operation mode is arithmetic

ME1L003 = CARRY(!ME1L892 # !ME1_pre_timer_down[2][5]);


--ME1L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~357
--operation mode is normal

ME1L103 = ME1_pre_timer_down[2][6] $ ME1L003;


--ME1L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~358
--operation mode is arithmetic

ME1L203 = ME1_pre_timer_down[1][0] $ ME1L301;

--ME1L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~358COUT
--operation mode is arithmetic

ME1L303 = CARRY(ME1_pre_timer_down[1][0] & ME1L301);


--ME1L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~359
--operation mode is arithmetic

ME1L403 = ME1_pre_timer_down[1][1] $ ME1L303;

--ME1L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~359COUT
--operation mode is arithmetic

ME1L503 = CARRY(!ME1L303 # !ME1_pre_timer_down[1][1]);


--ME1L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~360
--operation mode is arithmetic

ME1L603 = ME1_pre_timer_down[1][2] $ !ME1L503;

--ME1L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~360COUT
--operation mode is arithmetic

ME1L703 = CARRY(ME1_pre_timer_down[1][2] & !ME1L503);


--ME1L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~361
--operation mode is arithmetic

ME1L803 = ME1_pre_timer_down[1][3] $ ME1L703;

--ME1L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~361COUT
--operation mode is arithmetic

ME1L903 = CARRY(!ME1L703 # !ME1_pre_timer_down[1][3]);


--ME1L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~362
--operation mode is arithmetic

ME1L013 = ME1_pre_timer_down[1][4] $ !ME1L903;

--ME1L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~362COUT
--operation mode is arithmetic

ME1L113 = CARRY(ME1_pre_timer_down[1][4] & !ME1L903);


--ME1L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~363
--operation mode is arithmetic

ME1L213 = ME1_pre_timer_down[1][5] $ ME1L113;

--ME1L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~363COUT
--operation mode is arithmetic

ME1L313 = CARRY(!ME1L113 # !ME1_pre_timer_down[1][5]);


--ME1L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~364
--operation mode is normal

ME1L413 = ME1_pre_timer_down[1][6] $ ME1L313;


--ME1L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~365
--operation mode is arithmetic

ME1L513 = ME1_pre_timer_down[0][0] $ ME1L201;

--ME1L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~365COUT
--operation mode is arithmetic

ME1L613 = CARRY(ME1_pre_timer_down[0][0] & ME1L201);


--ME1L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~366
--operation mode is arithmetic

ME1L713 = ME1_pre_timer_down[0][1] $ ME1L613;

--ME1L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~366COUT
--operation mode is arithmetic

ME1L813 = CARRY(!ME1L613 # !ME1_pre_timer_down[0][1]);


--ME1L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~367
--operation mode is arithmetic

ME1L913 = ME1_pre_timer_down[0][2] $ !ME1L813;

--ME1L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~367COUT
--operation mode is arithmetic

ME1L023 = CARRY(ME1_pre_timer_down[0][2] & !ME1L813);


--ME1L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~368
--operation mode is arithmetic

ME1L123 = ME1_pre_timer_down[0][3] $ ME1L023;

--ME1L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~368COUT
--operation mode is arithmetic

ME1L223 = CARRY(!ME1L023 # !ME1_pre_timer_down[0][3]);


--ME1L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~369
--operation mode is arithmetic

ME1L323 = ME1_pre_timer_down[0][4] $ !ME1L223;

--ME1L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~369COUT
--operation mode is arithmetic

ME1L423 = CARRY(ME1_pre_timer_down[0][4] & !ME1L223);


--ME1L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~370
--operation mode is arithmetic

ME1L523 = ME1_pre_timer_down[0][5] $ ME1L423;

--ME1L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~370COUT
--operation mode is arithmetic

ME1L623 = CARRY(!ME1L423 # !ME1_pre_timer_down[0][5]);


--ME1L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~371
--operation mode is normal

ME1L723 = ME1_pre_timer_down[0][6] $ ME1L623;


--ME1L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~372
--operation mode is arithmetic

ME1L823 = ME1_pre_timer_up[3][0] $ ME1L101;

--ME1L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~372COUT
--operation mode is arithmetic

ME1L923 = CARRY(ME1_pre_timer_up[3][0] & ME1L101);


--ME1L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~373
--operation mode is arithmetic

ME1L033 = ME1_pre_timer_up[3][1] $ ME1L923;

--ME1L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~373COUT
--operation mode is arithmetic

ME1L133 = CARRY(!ME1L923 # !ME1_pre_timer_up[3][1]);


--ME1L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~374
--operation mode is arithmetic

ME1L233 = ME1_pre_timer_up[3][2] $ !ME1L133;

--ME1L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~374COUT
--operation mode is arithmetic

ME1L333 = CARRY(ME1_pre_timer_up[3][2] & !ME1L133);


--ME1L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~375
--operation mode is arithmetic

ME1L433 = ME1_pre_timer_up[3][3] $ ME1L333;

--ME1L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~375COUT
--operation mode is arithmetic

ME1L533 = CARRY(!ME1L333 # !ME1_pre_timer_up[3][3]);


--ME1L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~376
--operation mode is arithmetic

ME1L633 = ME1_pre_timer_up[3][4] $ !ME1L533;

--ME1L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~376COUT
--operation mode is arithmetic

ME1L733 = CARRY(ME1_pre_timer_up[3][4] & !ME1L533);


--ME1L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~377
--operation mode is arithmetic

ME1L833 = ME1_pre_timer_up[3][5] $ ME1L733;

--ME1L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~377COUT
--operation mode is arithmetic

ME1L933 = CARRY(!ME1L733 # !ME1_pre_timer_up[3][5]);


--ME1L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~378
--operation mode is normal

ME1L043 = ME1_pre_timer_up[3][6] $ ME1L933;


--ME1L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~379
--operation mode is arithmetic

ME1L143 = ME1_pre_timer_up[2][0] $ ME1L001;

--ME1L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~379COUT
--operation mode is arithmetic

ME1L243 = CARRY(ME1_pre_timer_up[2][0] & ME1L001);


--ME1L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~380
--operation mode is arithmetic

ME1L343 = ME1_pre_timer_up[2][1] $ ME1L243;

--ME1L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~380COUT
--operation mode is arithmetic

ME1L443 = CARRY(!ME1L243 # !ME1_pre_timer_up[2][1]);


--ME1L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~381
--operation mode is arithmetic

ME1L543 = ME1_pre_timer_up[2][2] $ !ME1L443;

--ME1L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~381COUT
--operation mode is arithmetic

ME1L643 = CARRY(ME1_pre_timer_up[2][2] & !ME1L443);


--ME1L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~382
--operation mode is arithmetic

ME1L743 = ME1_pre_timer_up[2][3] $ ME1L643;

--ME1L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~382COUT
--operation mode is arithmetic

ME1L843 = CARRY(!ME1L643 # !ME1_pre_timer_up[2][3]);


--ME1L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~383
--operation mode is arithmetic

ME1L943 = ME1_pre_timer_up[2][4] $ !ME1L843;

--ME1L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~383COUT
--operation mode is arithmetic

ME1L053 = CARRY(ME1_pre_timer_up[2][4] & !ME1L843);


--ME1L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~384
--operation mode is arithmetic

ME1L153 = ME1_pre_timer_up[2][5] $ ME1L053;

--ME1L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~384COUT
--operation mode is arithmetic

ME1L253 = CARRY(!ME1L053 # !ME1_pre_timer_up[2][5]);


--ME1L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~385
--operation mode is normal

ME1L353 = ME1_pre_timer_up[2][6] $ ME1L253;


--ME1L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~386
--operation mode is arithmetic

ME1L453 = ME1_pre_timer_up[1][0] $ ME1L99;

--ME1L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~386COUT
--operation mode is arithmetic

ME1L553 = CARRY(ME1_pre_timer_up[1][0] & ME1L99);


--ME1L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~387
--operation mode is arithmetic

ME1L653 = ME1_pre_timer_up[1][1] $ ME1L553;

--ME1L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~387COUT
--operation mode is arithmetic

ME1L753 = CARRY(!ME1L553 # !ME1_pre_timer_up[1][1]);


--ME1L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~388
--operation mode is arithmetic

ME1L853 = ME1_pre_timer_up[1][2] $ !ME1L753;

--ME1L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~388COUT
--operation mode is arithmetic

ME1L953 = CARRY(ME1_pre_timer_up[1][2] & !ME1L753);


--ME1L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~389
--operation mode is arithmetic

ME1L063 = ME1_pre_timer_up[1][3] $ ME1L953;

--ME1L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~389COUT
--operation mode is arithmetic

ME1L163 = CARRY(!ME1L953 # !ME1_pre_timer_up[1][3]);


--ME1L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~390
--operation mode is arithmetic

ME1L263 = ME1_pre_timer_up[1][4] $ !ME1L163;

--ME1L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~390COUT
--operation mode is arithmetic

ME1L363 = CARRY(ME1_pre_timer_up[1][4] & !ME1L163);


--ME1L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~391
--operation mode is arithmetic

ME1L463 = ME1_pre_timer_up[1][5] $ ME1L363;

--ME1L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~391COUT
--operation mode is arithmetic

ME1L563 = CARRY(!ME1L363 # !ME1_pre_timer_up[1][5]);


--ME1L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~392
--operation mode is normal

ME1L663 = ME1_pre_timer_up[1][6] $ ME1L563;


--ME1L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~393
--operation mode is arithmetic

ME1L763 = ME1_pre_timer_up[0][0] $ ME1L89;

--ME1L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~393COUT
--operation mode is arithmetic

ME1L863 = CARRY(ME1_pre_timer_up[0][0] & ME1L89);


--ME1L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~394
--operation mode is arithmetic

ME1L963 = ME1_pre_timer_up[0][1] $ ME1L863;

--ME1L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~394COUT
--operation mode is arithmetic

ME1L073 = CARRY(!ME1L863 # !ME1_pre_timer_up[0][1]);


--ME1L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~395
--operation mode is arithmetic

ME1L173 = ME1_pre_timer_up[0][2] $ !ME1L073;

--ME1L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~395COUT
--operation mode is arithmetic

ME1L273 = CARRY(ME1_pre_timer_up[0][2] & !ME1L073);


--ME1L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~396
--operation mode is arithmetic

ME1L373 = ME1_pre_timer_up[0][3] $ ME1L273;

--ME1L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~396COUT
--operation mode is arithmetic

ME1L473 = CARRY(!ME1L273 # !ME1_pre_timer_up[0][3]);


--ME1L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~397
--operation mode is arithmetic

ME1L573 = ME1_pre_timer_up[0][4] $ !ME1L473;

--ME1L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~397COUT
--operation mode is arithmetic

ME1L673 = CARRY(ME1_pre_timer_up[0][4] & !ME1L473);


--ME1L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~398
--operation mode is arithmetic

ME1L773 = ME1_pre_timer_up[0][5] $ ME1L673;

--ME1L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~398COUT
--operation mode is arithmetic

ME1L873 = CARRY(!ME1L673 # !ME1_pre_timer_up[0][5]);


--ME1L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~399
--operation mode is normal

ME1L973 = ME1_pre_timer_up[0][6] $ ME1L873;


--C1_now_cnt[0] is calibration_sources:inst_calibration_sources|now_cnt[0]
--operation mode is counter

C1_now_cnt[0]_lut_out = C1_now_cnt[0] $ C1L021;
C1_now_cnt[0]_sload_eqn = (C1_now & ~GND) # (!C1_now & C1_now_cnt[0]_lut_out);
C1_now_cnt[0] = DFFE(C1_now_cnt[0]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--C1L041 is calibration_sources:inst_calibration_sources|now_cnt[0]~COUT
--operation mode is counter

C1L041 = CARRY(C1_now_cnt[0] & C1L021);


--C1_now_cnt[1] is calibration_sources:inst_calibration_sources|now_cnt[1]
--operation mode is counter

C1_now_cnt[1]_lut_out = C1_now_cnt[1] $ C1L041;
C1_now_cnt[1]_sload_eqn = (C1_now & ~GND) # (!C1_now & C1_now_cnt[1]_lut_out);
C1_now_cnt[1] = DFFE(C1_now_cnt[1]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--C1L241 is calibration_sources:inst_calibration_sources|now_cnt[1]~COUT
--operation mode is counter

C1L241 = CARRY(!C1L041 # !C1_now_cnt[1]);


--C1_now_cnt[2] is calibration_sources:inst_calibration_sources|now_cnt[2]
--operation mode is counter

C1_now_cnt[2]_lut_out = C1_now_cnt[2] $ !C1L241;
C1_now_cnt[2]_sload_eqn = (C1_now & ~GND) # (!C1_now & C1_now_cnt[2]_lut_out);
C1_now_cnt[2] = DFFE(C1_now_cnt[2]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--C1L441 is calibration_sources:inst_calibration_sources|now_cnt[2]~COUT
--operation mode is counter

C1L441 = CARRY(C1_now_cnt[2] & !C1L241);


--C1_now_cnt[3] is calibration_sources:inst_calibration_sources|now_cnt[3]
--operation mode is counter

C1_now_cnt[3]_lut_out = C1_now_cnt[3] $ C1L441;
C1_now_cnt[3]_sload_eqn = (C1_now & ~GND) # (!C1_now & C1_now_cnt[3]_lut_out);
C1_now_cnt[3] = DFFE(C1_now_cnt[3]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--C1L641 is calibration_sources:inst_calibration_sources|now_cnt[3]~COUT
--operation mode is counter

C1L641 = CARRY(C1_now_cnt[3] # !C1L441);


--C1_now_cnt[4] is calibration_sources:inst_calibration_sources|now_cnt[4]
--operation mode is normal

C1_now_cnt[4]_lut_out = C1_now_cnt[4] $ !C1L641;
C1_now_cnt[4]_sload_eqn = (C1_now & VCC) # (!C1_now & C1_now_cnt[4]_lut_out);
C1_now_cnt[4] = DFFE(C1_now_cnt[4]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1399
--operation mode is arithmetic

GE2L403 = GE2_ram_address[0] $ FE2_ram_wr_en;

--GE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1399COUT
--operation mode is arithmetic

GE2L503 = CARRY(GE2_ram_address[0] & FE2_ram_wr_en);


--GE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1400
--operation mode is arithmetic

GE2L603 = GE2_ram_address[1] $ GE2L503;

--GE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1400COUT
--operation mode is arithmetic

GE2L703 = CARRY(!GE2L503 # !GE2_ram_address[1]);


--GE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1401
--operation mode is arithmetic

GE2L803 = GE2_ram_address[2] $ !GE2L703;

--GE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1401COUT
--operation mode is arithmetic

GE2L903 = CARRY(GE2_ram_address[2] & !GE2L703);


--GE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1402
--operation mode is arithmetic

GE2L013 = GE2_ram_address[3] $ GE2L903;

--GE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1402COUT
--operation mode is arithmetic

GE2L113 = CARRY(!GE2L903 # !GE2_ram_address[3]);


--GE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1403
--operation mode is arithmetic

GE2L213 = GE2_ram_address[4] $ !GE2L113;

--GE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1403COUT
--operation mode is arithmetic

GE2L313 = CARRY(GE2_ram_address[4] & !GE2L113);


--GE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1404
--operation mode is arithmetic

GE2L413 = GE2_ram_address[5] $ GE2L313;

--GE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1404COUT
--operation mode is arithmetic

GE2L513 = CARRY(!GE2L313 # !GE2_ram_address[5]);


--GE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1405
--operation mode is arithmetic

GE2L613 = GE2_ram_address[6] $ !GE2L513;

--GE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1405COUT
--operation mode is arithmetic

GE2L713 = CARRY(GE2_ram_address[6] & !GE2L513);


--GE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1406
--operation mode is arithmetic

GE2L813 = GE2_ram_address[7] $ GE2L713;

--GE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1406COUT
--operation mode is arithmetic

GE2L913 = CARRY(!GE2L713 # !GE2_ram_address[7]);


--GE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1407
--operation mode is arithmetic

GE2L023 = GE2_ram_address[8] $ !GE2L913;

--GE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1407COUT
--operation mode is arithmetic

GE2L123 = CARRY(GE2_ram_address[8] & !GE2L913);


--GE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1408
--operation mode is arithmetic

GE2L223 = GE2_ram_address[9] $ GE2L123;

--GE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1408COUT
--operation mode is arithmetic

GE2L323 = CARRY(!GE2L123 # !GE2_ram_address[9]);


--GE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1409
--operation mode is normal

GE2L423 = GE2_ram_address[10] $ !GE2L323;


--GE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1431
--operation mode is arithmetic

GE1L592 = GE1_ram_address[0] $ FE1_ram_wr_en;

--GE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1431COUT
--operation mode is arithmetic

GE1L692 = CARRY(GE1_ram_address[0] & FE1_ram_wr_en);


--GE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1432
--operation mode is arithmetic

GE1L792 = GE1_ram_address[1] $ GE1L692;

--GE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1432COUT
--operation mode is arithmetic

GE1L892 = CARRY(!GE1L692 # !GE1_ram_address[1]);


--GE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1433
--operation mode is arithmetic

GE1L992 = GE1_ram_address[2] $ !GE1L892;

--GE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1433COUT
--operation mode is arithmetic

GE1L003 = CARRY(GE1_ram_address[2] & !GE1L892);


--GE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1434
--operation mode is arithmetic

GE1L103 = GE1_ram_address[3] $ GE1L003;

--GE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1434COUT
--operation mode is arithmetic

GE1L203 = CARRY(!GE1L003 # !GE1_ram_address[3]);


--GE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1435
--operation mode is arithmetic

GE1L303 = GE1_ram_address[4] $ !GE1L203;

--GE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1435COUT
--operation mode is arithmetic

GE1L403 = CARRY(GE1_ram_address[4] & !GE1L203);


--GE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1436
--operation mode is arithmetic

GE1L503 = GE1_ram_address[5] $ GE1L403;

--GE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1436COUT
--operation mode is arithmetic

GE1L603 = CARRY(!GE1L403 # !GE1_ram_address[5]);


--GE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1437
--operation mode is arithmetic

GE1L703 = GE1_ram_address[6] $ !GE1L603;

--GE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1437COUT
--operation mode is arithmetic

GE1L803 = CARRY(GE1_ram_address[6] & !GE1L603);


--GE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1438
--operation mode is arithmetic

GE1L903 = GE1_ram_address[7] $ GE1L803;

--GE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1438COUT
--operation mode is arithmetic

GE1L013 = CARRY(!GE1L803 # !GE1_ram_address[7]);


--GE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1439
--operation mode is arithmetic

GE1L113 = GE1_ram_address[8] $ !GE1L013;

--GE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1439COUT
--operation mode is arithmetic

GE1L213 = CARRY(GE1_ram_address[8] & !GE1L013);


--GE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1440
--operation mode is arithmetic

GE1L313 = GE1_ram_address[9] $ GE1L213;

--GE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1440COUT
--operation mode is arithmetic

GE1L413 = CARRY(!GE1L213 # !GE1_ram_address[9]);


--GE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1441
--operation mode is normal

GE1L513 = GE1_ram_address[10] $ !GE1L413;


--EB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~reg
--operation mode is arithmetic

EB1L14Q_lut_out = EB1L06 $ EB1L87;
EB1L14Q = DFFE(EB1L14Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~regCOUT
--operation mode is arithmetic

EB1L24 = CARRY(EB1L06 & EB1L87);


--EB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~reg
--operation mode is arithmetic

EB1L34Q_lut_out = EB1L26 $ EB1L08 $ EB1L24;
EB1L34Q = DFFE(EB1L34Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~regCOUT
--operation mode is arithmetic

EB1L44 = CARRY(EB1L26 & !EB1L08 & !EB1L24 # !EB1L26 & (!EB1L24 # !EB1L08));


--EB1L54Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~reg
--operation mode is arithmetic

EB1L54Q_lut_out = EB1L46 $ EB1L28 $ !EB1L44;
EB1L54Q = DFFE(EB1L54Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~regCOUT
--operation mode is arithmetic

EB1L64 = CARRY(EB1L46 & (EB1L28 # !EB1L44) # !EB1L46 & EB1L28 & !EB1L44);


--EB1L74Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~reg
--operation mode is arithmetic

EB1L74Q_lut_out = EB1L66 $ EB1L48 $ EB1L64;
EB1L74Q = DFFE(EB1L74Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~regCOUT
--operation mode is arithmetic

EB1L84 = CARRY(EB1L66 & !EB1L48 & !EB1L64 # !EB1L66 & (!EB1L64 # !EB1L48));


--EB1L94Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~reg
--operation mode is arithmetic

EB1L94Q_lut_out = EB1L86 $ EB1L68 $ !EB1L84;
EB1L94Q = DFFE(EB1L94Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~regCOUT
--operation mode is arithmetic

EB1L05 = CARRY(EB1L86 & (EB1L68 # !EB1L84) # !EB1L86 & EB1L68 & !EB1L84);


--EB1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~reg
--operation mode is arithmetic

EB1L15Q_lut_out = EB1L07 $ EB1L88 $ EB1L05;
EB1L15Q = DFFE(EB1L15Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~regCOUT
--operation mode is arithmetic

EB1L25 = CARRY(EB1L07 & !EB1L88 & !EB1L05 # !EB1L07 & (!EB1L05 # !EB1L88));


--EB1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~reg
--operation mode is arithmetic

EB1L35Q_lut_out = EB1L27 $ EB1L09 $ !EB1L25;
EB1L35Q = DFFE(EB1L35Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~regCOUT
--operation mode is arithmetic

EB1L45 = CARRY(EB1L27 & (EB1L09 # !EB1L25) # !EB1L27 & EB1L09 & !EB1L25);


--EB1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~reg
--operation mode is arithmetic

EB1L55Q_lut_out = EB1L47 $ EB1L29 $ EB1L45;
EB1L55Q = DFFE(EB1L55Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~regCOUT
--operation mode is arithmetic

EB1L65 = CARRY(EB1L47 & !EB1L29 & !EB1L45 # !EB1L47 & (!EB1L45 # !EB1L29));


--EB1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~reg
--operation mode is arithmetic

EB1L75Q_lut_out = EB1L67 $ EB1L49 $ !EB1L65;
EB1L75Q = DFFE(EB1L75Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );

--EB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~regCOUT
--operation mode is arithmetic

EB1L85 = CARRY(EB1L67 & (EB1L49 # !EB1L65) # !EB1L67 & EB1L49 & !EB1L65);


--EB1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[9]~reg
--operation mode is normal

EB1L95Q_lut_out = EB1L77 $ EB1L85;
EB1L95Q = DFFE(EB1L95Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1
--operation mode is arithmetic

EB1L87 = EB1_adc_pipe[0][2] $ EB1_adc_pipe[0][3];

--EB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1COUT
--operation mode is arithmetic

EB1L97 = CARRY(EB1_adc_pipe[0][2] & EB1_adc_pipe[0][3]);


--EB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2
--operation mode is arithmetic

EB1L08 = EB1_adc_pipe[1][2] $ EB1_adc_pipe[1][3] $ EB1L97;

--EB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2COUT
--operation mode is arithmetic

EB1L18 = CARRY(EB1_adc_pipe[1][2] & !EB1_adc_pipe[1][3] & !EB1L97 # !EB1_adc_pipe[1][2] & (!EB1L97 # !EB1_adc_pipe[1][3]));


--EB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3
--operation mode is arithmetic

EB1L28 = EB1_adc_pipe[2][2] $ EB1_adc_pipe[2][3] $ !EB1L18;

--EB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3COUT
--operation mode is arithmetic

EB1L38 = CARRY(EB1_adc_pipe[2][2] & (EB1_adc_pipe[2][3] # !EB1L18) # !EB1_adc_pipe[2][2] & EB1_adc_pipe[2][3] & !EB1L18);


--EB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4
--operation mode is arithmetic

EB1L48 = EB1_adc_pipe[3][2] $ EB1_adc_pipe[3][3] $ EB1L38;

--EB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4COUT
--operation mode is arithmetic

EB1L58 = CARRY(EB1_adc_pipe[3][2] & !EB1_adc_pipe[3][3] & !EB1L38 # !EB1_adc_pipe[3][2] & (!EB1L38 # !EB1_adc_pipe[3][3]));


--EB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5
--operation mode is arithmetic

EB1L68 = EB1_adc_pipe[4][2] $ EB1_adc_pipe[4][3] $ !EB1L58;

--EB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5COUT
--operation mode is arithmetic

EB1L78 = CARRY(EB1_adc_pipe[4][2] & (EB1_adc_pipe[4][3] # !EB1L58) # !EB1_adc_pipe[4][2] & EB1_adc_pipe[4][3] & !EB1L58);


--EB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6
--operation mode is arithmetic

EB1L88 = EB1_adc_pipe[5][2] $ EB1_adc_pipe[5][3] $ EB1L78;

--EB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6COUT
--operation mode is arithmetic

EB1L98 = CARRY(EB1_adc_pipe[5][2] & !EB1_adc_pipe[5][3] & !EB1L78 # !EB1_adc_pipe[5][2] & (!EB1L78 # !EB1_adc_pipe[5][3]));


--EB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7
--operation mode is arithmetic

EB1L09 = EB1_adc_pipe[6][2] $ EB1_adc_pipe[6][3] $ !EB1L98;

--EB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7COUT
--operation mode is arithmetic

EB1L19 = CARRY(EB1_adc_pipe[6][2] & (EB1_adc_pipe[6][3] # !EB1L98) # !EB1_adc_pipe[6][2] & EB1_adc_pipe[6][3] & !EB1L98);


--EB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8
--operation mode is arithmetic

EB1L29 = EB1_adc_pipe[7][2] $ EB1_adc_pipe[7][3] $ EB1L19;

--EB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8COUT
--operation mode is arithmetic

EB1L39 = CARRY(EB1_adc_pipe[7][2] & !EB1_adc_pipe[7][3] & !EB1L19 # !EB1_adc_pipe[7][2] & (!EB1L19 # !EB1_adc_pipe[7][3]));


--EB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~9
--operation mode is normal

EB1L49 = !EB1L39;


--FE2L098 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1437
--operation mode is arithmetic

FE2L098 = !FE2_l[1];

--FE2L198 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1437COUT
--operation mode is arithmetic

FE2L198 = CARRY(FE2_l[1]);


--FE2L298 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1438
--operation mode is arithmetic

FE2L298 = FE2_l[2] $ !FE2L198;

--FE2L398 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1438COUT
--operation mode is arithmetic

FE2L398 = CARRY(!FE2_l[2] & !FE2L198);


--FE2L498 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1439
--operation mode is arithmetic

FE2L498 = FE2_l[3] $ FE2L398;

--FE2L598 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1439COUT
--operation mode is arithmetic

FE2L598 = CARRY(FE2_l[3] # !FE2L398);


--FE2L698 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1440
--operation mode is arithmetic

FE2L698 = FE2_l[4] $ FE2L598;

--FE2L798 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1440COUT
--operation mode is arithmetic

FE2L798 = CARRY(!FE2L598 # !FE2_l[4]);


--FE2L898 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1441
--operation mode is normal

FE2L898 = FE2_l[5] $ FE2L798;


--FE2L998 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1442
--operation mode is arithmetic

FE2L998 = !FE2_z[0];

--FE2L009 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1442COUT
--operation mode is arithmetic

FE2L009 = CARRY(FE2_z[0]);


--FE2L109 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1443
--operation mode is arithmetic

FE2L109 = FE2_z[1] $ FE2L009;

--FE2L209 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1443COUT
--operation mode is arithmetic

FE2L209 = CARRY(!FE2L009 # !FE2_z[1]);


--FE2L309 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1444
--operation mode is arithmetic

FE2L309 = FE2_z[2] $ !FE2L209;

--FE2L409 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1444COUT
--operation mode is arithmetic

FE2L409 = CARRY(FE2_z[2] & !FE2L209);


--FE2L509 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1445
--operation mode is arithmetic

FE2L509 = FE2_z[3] $ !FE2L409;

--FE2L609 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1445COUT
--operation mode is arithmetic

FE2L609 = CARRY(!FE2_z[3] & !FE2L409);


--FE2L709 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1446
--operation mode is normal

FE2L709 = FE2_z[4] $ FE2L609;


--FE2L809 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1447
--operation mode is arithmetic

FE2L809 = !FE2_z[0];

--FE2L909 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1447COUT
--operation mode is arithmetic

FE2L909 = CARRY(FE2_z[0]);


--FE2L019 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1448
--operation mode is arithmetic

FE2L019 = FE2_z[1] $ !FE2L909;

--FE2L119 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1448COUT
--operation mode is arithmetic

FE2L119 = CARRY(!FE2_z[1] & !FE2L909);


--FE2L219 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1449
--operation mode is arithmetic

FE2L219 = FE2_z[2] $ !FE2L119;

--FE2L319 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1449COUT
--operation mode is arithmetic

FE2L319 = CARRY(FE2_z[2] & !FE2L119);


--FE2L419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1450
--operation mode is arithmetic

FE2L419 = FE2_z[3] $ !FE2L319;

--FE2L519 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1450COUT
--operation mode is arithmetic

FE2L519 = CARRY(!FE2_z[3] & !FE2L319);


--FE2L619 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1451
--operation mode is normal

FE2L619 = FE2_z[4] $ !FE2L519;


--FE1L988 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1445
--operation mode is arithmetic

FE1L988 = !FE1_l[1];

--FE1L098 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1445COUT
--operation mode is arithmetic

FE1L098 = CARRY(FE1_l[1]);


--FE1L198 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1446
--operation mode is arithmetic

FE1L198 = FE1_l[2] $ !FE1L098;

--FE1L298 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1446COUT
--operation mode is arithmetic

FE1L298 = CARRY(!FE1_l[2] & !FE1L098);


--FE1L398 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1447
--operation mode is arithmetic

FE1L398 = FE1_l[3] $ FE1L298;

--FE1L498 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1447COUT
--operation mode is arithmetic

FE1L498 = CARRY(FE1_l[3] # !FE1L298);


--FE1L598 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1448
--operation mode is arithmetic

FE1L598 = FE1_l[4] $ FE1L498;

--FE1L698 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1448COUT
--operation mode is arithmetic

FE1L698 = CARRY(!FE1L498 # !FE1_l[4]);


--FE1L798 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1449
--operation mode is normal

FE1L798 = FE1_l[5] $ FE1L698;


--FE1L898 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1450
--operation mode is arithmetic

FE1L898 = !FE1_z[0];

--FE1L998 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1450COUT
--operation mode is arithmetic

FE1L998 = CARRY(FE1_z[0]);


--FE1L009 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1451
--operation mode is arithmetic

FE1L009 = FE1_z[1] $ FE1L998;

--FE1L109 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1451COUT
--operation mode is arithmetic

FE1L109 = CARRY(!FE1L998 # !FE1_z[1]);


--FE1L209 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1452
--operation mode is arithmetic

FE1L209 = FE1_z[2] $ !FE1L109;

--FE1L309 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1452COUT
--operation mode is arithmetic

FE1L309 = CARRY(FE1_z[2] & !FE1L109);


--FE1L409 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1453
--operation mode is arithmetic

FE1L409 = FE1_z[3] $ !FE1L309;

--FE1L509 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1453COUT
--operation mode is arithmetic

FE1L509 = CARRY(!FE1_z[3] & !FE1L309);


--FE1L609 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1454
--operation mode is normal

FE1L609 = FE1_z[4] $ FE1L509;


--FE1L709 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1455
--operation mode is arithmetic

FE1L709 = !FE1_z[0];

--FE1L809 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1455COUT
--operation mode is arithmetic

FE1L809 = CARRY(FE1_z[0]);


--FE1L909 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1456
--operation mode is arithmetic

FE1L909 = FE1_z[1] $ !FE1L809;

--FE1L019 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1456COUT
--operation mode is arithmetic

FE1L019 = CARRY(!FE1_z[1] & !FE1L809);


--FE1L119 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1457
--operation mode is arithmetic

FE1L119 = FE1_z[2] $ !FE1L019;

--FE1L219 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1457COUT
--operation mode is arithmetic

FE1L219 = CARRY(FE1_z[2] & !FE1L019);


--FE1L319 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1458
--operation mode is arithmetic

FE1L319 = FE1_z[3] $ !FE1L219;

--FE1L419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1458COUT
--operation mode is arithmetic

FE1L419 = CARRY(!FE1_z[3] & !FE1L219);


--FE1L519 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1459
--operation mode is normal

FE1L519 = FE1_z[4] $ !FE1L419;


--FE2L719 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1452
--operation mode is arithmetic

FE2L719 = !FE2_l[1];

--FE2L819 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1452COUT
--operation mode is arithmetic

FE2L819 = CARRY(FE2_l[1]);


--FE2L919 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1453
--operation mode is arithmetic

FE2L919 = FE2_l[2] $ !FE2L819;

--FE2L029 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1453COUT
--operation mode is arithmetic

FE2L029 = CARRY(!FE2_l[2] & !FE2L819);


--FE2L129 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1454
--operation mode is arithmetic

FE2L129 = FE2_l[3] $ FE2L029;

--FE2L229 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1454COUT
--operation mode is arithmetic

FE2L229 = CARRY(FE2_l[3] # !FE2L029);


--FE2L329 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1455
--operation mode is arithmetic

FE2L329 = FE2_l[4] $ !FE2L229;

--FE2L429 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1455COUT
--operation mode is arithmetic

FE2L429 = CARRY(!FE2_l[4] & !FE2L229);


--FE2L529 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1456
--operation mode is normal

FE2L529 = FE2_l[5] $ FE2L429;


--FE1L619 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1460
--operation mode is arithmetic

FE1L619 = !FE1_l[1];

--FE1L719 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1460COUT
--operation mode is arithmetic

FE1L719 = CARRY(FE1_l[1]);


--FE1L819 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1461
--operation mode is arithmetic

FE1L819 = FE1_l[2] $ !FE1L719;

--FE1L919 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1461COUT
--operation mode is arithmetic

FE1L919 = CARRY(!FE1_l[2] & !FE1L719);


--FE1L029 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1462
--operation mode is arithmetic

FE1L029 = FE1_l[3] $ FE1L919;

--FE1L129 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1462COUT
--operation mode is arithmetic

FE1L129 = CARRY(FE1_l[3] # !FE1L919);


--FE1L229 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1463
--operation mode is arithmetic

FE1L229 = FE1_l[4] $ !FE1L129;

--FE1L329 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1463COUT
--operation mode is arithmetic

FE1L329 = CARRY(!FE1_l[4] & !FE1L129);


--FE1L429 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1464
--operation mode is normal

FE1L429 = FE1_l[5] $ FE1L329;


--FE2L629 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1457
--operation mode is arithmetic

FE2L629 = !FE2_j[0];

--FE2L729 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1457COUT
--operation mode is arithmetic

FE2L729 = CARRY(FE2_j[0]);


--FE2L829 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1458
--operation mode is arithmetic

FE2L829 = FE2_j[1] $ FE2L729;

--FE2L929 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1458COUT
--operation mode is arithmetic

FE2L929 = CARRY(!FE2L729 # !FE2_j[1]);


--FE2L039 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1459
--operation mode is arithmetic

FE2L039 = FE2_j[2] $ !FE2L929;

--FE2L139 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1459COUT
--operation mode is arithmetic

FE2L139 = CARRY(FE2_j[2] & !FE2L929);


--FE2L239 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1460
--operation mode is arithmetic

FE2L239 = FE2_j[3] $ FE2L139;

--FE2L339 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1460COUT
--operation mode is arithmetic

FE2L339 = CARRY(!FE2L139 # !FE2_j[3]);


--FE2L439 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1461
--operation mode is normal

FE2L439 = FE2_j[4] $ !FE2L339;


--FE2L539 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1462
--operation mode is arithmetic

FE2L539 = !FE2_j[0];

--FE2L639 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1462COUT
--operation mode is arithmetic

FE2L639 = CARRY(FE2_j[0]);


--FE2L739 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1463
--operation mode is arithmetic

FE2L739 = FE2_j[1] $ !FE2L639;

--FE2L839 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1463COUT
--operation mode is arithmetic

FE2L839 = CARRY(!FE2_j[1] & !FE2L639);


--FE2L939 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1464
--operation mode is arithmetic

FE2L939 = FE2_j[2] $ FE2L839;

--FE2L049 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1464COUT
--operation mode is arithmetic

FE2L049 = CARRY(FE2_j[2] # !FE2L839);


--FE2L149 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1465
--operation mode is arithmetic

FE2L149 = FE2_j[3] $ !FE2L049;

--FE2L249 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1465COUT
--operation mode is arithmetic

FE2L249 = CARRY(!FE2_j[3] & !FE2L049);


--FE2L349 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1466
--operation mode is normal

FE2L349 = FE2_j[4] $ !FE2L249;


--FE2L449 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1467
--operation mode is arithmetic

FE2L449 = !FE2_j[0];

--FE2L549 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1467COUT
--operation mode is arithmetic

FE2L549 = CARRY(FE2_j[0]);


--FE2L649 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1468
--operation mode is arithmetic

FE2L649 = FE2_j[1] $ !FE2L549;

--FE2L749 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1468COUT
--operation mode is arithmetic

FE2L749 = CARRY(!FE2_j[1] & !FE2L549);


--FE2L849 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1469
--operation mode is arithmetic

FE2L849 = FE2_j[2] $ !FE2L749;

--FE2L949 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1469COUT
--operation mode is arithmetic

FE2L949 = CARRY(FE2_j[2] & !FE2L749);


--FE2L059 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1470
--operation mode is arithmetic

FE2L059 = FE2_j[3] $ !FE2L949;

--FE2L159 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1470COUT
--operation mode is arithmetic

FE2L159 = CARRY(!FE2_j[3] & !FE2L949);


--FE2L259 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1471
--operation mode is normal

FE2L259 = FE2_j[4] $ !FE2L159;


--FE2L359 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1472
--operation mode is arithmetic

FE2L359 = !FE2_j[0];

--FE2L459 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1472COUT
--operation mode is arithmetic

FE2L459 = CARRY(FE2_j[0]);


--FE2L559 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1473
--operation mode is arithmetic

FE2L559 = FE2_j[1] $ FE2L459;

--FE2L659 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1473COUT
--operation mode is arithmetic

FE2L659 = CARRY(!FE2L459 # !FE2_j[1]);


--FE2L759 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1474
--operation mode is arithmetic

FE2L759 = FE2_j[2] $ !FE2L659;

--FE2L859 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1474COUT
--operation mode is arithmetic

FE2L859 = CARRY(FE2_j[2] & !FE2L659);


--FE2L959 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1475
--operation mode is arithmetic

FE2L959 = FE2_j[3] $ !FE2L859;

--FE2L069 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1475COUT
--operation mode is arithmetic

FE2L069 = CARRY(!FE2_j[3] & !FE2L859);


--FE2L169 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1476
--operation mode is normal

FE2L169 = FE2_j[4] $ FE2L069;


--FE1L529 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1465
--operation mode is arithmetic

FE1L529 = !FE1_j[0];

--FE1L629 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1465COUT
--operation mode is arithmetic

FE1L629 = CARRY(FE1_j[0]);


--FE1L729 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1466
--operation mode is arithmetic

FE1L729 = FE1_j[1] $ FE1L629;

--FE1L829 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1466COUT
--operation mode is arithmetic

FE1L829 = CARRY(!FE1L629 # !FE1_j[1]);


--FE1L929 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1467
--operation mode is arithmetic

FE1L929 = FE1_j[2] $ !FE1L829;

--FE1L039 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1467COUT
--operation mode is arithmetic

FE1L039 = CARRY(FE1_j[2] & !FE1L829);


--FE1L139 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1468
--operation mode is arithmetic

FE1L139 = FE1_j[3] $ FE1L039;

--FE1L239 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1468COUT
--operation mode is arithmetic

FE1L239 = CARRY(!FE1L039 # !FE1_j[3]);


--FE1L339 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1469
--operation mode is normal

FE1L339 = FE1_j[4] $ !FE1L239;


--FE1L439 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1470
--operation mode is arithmetic

FE1L439 = !FE1_j[0];

--FE1L539 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1470COUT
--operation mode is arithmetic

FE1L539 = CARRY(FE1_j[0]);


--FE1L639 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1471
--operation mode is arithmetic

FE1L639 = FE1_j[1] $ !FE1L539;

--FE1L739 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1471COUT
--operation mode is arithmetic

FE1L739 = CARRY(!FE1_j[1] & !FE1L539);


--FE1L839 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1472
--operation mode is arithmetic

FE1L839 = FE1_j[2] $ FE1L739;

--FE1L939 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1472COUT
--operation mode is arithmetic

FE1L939 = CARRY(FE1_j[2] # !FE1L739);


--FE1L049 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1473
--operation mode is arithmetic

FE1L049 = FE1_j[3] $ !FE1L939;

--FE1L149 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1473COUT
--operation mode is arithmetic

FE1L149 = CARRY(!FE1_j[3] & !FE1L939);


--FE1L249 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1474
--operation mode is normal

FE1L249 = FE1_j[4] $ !FE1L149;


--FE1L349 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1475
--operation mode is arithmetic

FE1L349 = !FE1_j[0];

--FE1L449 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1475COUT
--operation mode is arithmetic

FE1L449 = CARRY(FE1_j[0]);


--FE1L549 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1476
--operation mode is arithmetic

FE1L549 = FE1_j[1] $ !FE1L449;

--FE1L649 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1476COUT
--operation mode is arithmetic

FE1L649 = CARRY(!FE1_j[1] & !FE1L449);


--FE1L749 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1477
--operation mode is arithmetic

FE1L749 = FE1_j[2] $ !FE1L649;

--FE1L849 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1477COUT
--operation mode is arithmetic

FE1L849 = CARRY(FE1_j[2] & !FE1L649);


--FE1L949 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1478
--operation mode is arithmetic

FE1L949 = FE1_j[3] $ !FE1L849;

--FE1L059 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1478COUT
--operation mode is arithmetic

FE1L059 = CARRY(!FE1_j[3] & !FE1L849);


--FE1L159 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1479
--operation mode is normal

FE1L159 = FE1_j[4] $ !FE1L059;


--FE1L259 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1480
--operation mode is arithmetic

FE1L259 = !FE1_j[0];

--FE1L359 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1480COUT
--operation mode is arithmetic

FE1L359 = CARRY(FE1_j[0]);


--FE1L459 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1481
--operation mode is arithmetic

FE1L459 = FE1_j[1] $ FE1L359;

--FE1L559 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1481COUT
--operation mode is arithmetic

FE1L559 = CARRY(!FE1L359 # !FE1_j[1]);


--FE1L659 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1482
--operation mode is arithmetic

FE1L659 = FE1_j[2] $ !FE1L559;

--FE1L759 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1482COUT
--operation mode is arithmetic

FE1L759 = CARRY(FE1_j[2] & !FE1L559);


--FE1L859 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1483
--operation mode is arithmetic

FE1L859 = FE1_j[3] $ !FE1L759;

--FE1L959 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1483COUT
--operation mode is arithmetic

FE1L959 = CARRY(!FE1_j[3] & !FE1L759);


--FE1L069 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1484
--operation mode is normal

FE1L069 = FE1_j[4] $ FE1L959;


--EB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4
--operation mode is arithmetic

EB1L06 = EB1_adc_pipe[0][0] $ EB1_adc_pipe[0][1];

--EB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4COUT
--operation mode is arithmetic

EB1L16 = CARRY(EB1_adc_pipe[0][0] & EB1_adc_pipe[0][1]);


--EB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5
--operation mode is arithmetic

EB1L26 = EB1_adc_pipe[1][0] $ EB1_adc_pipe[1][1] $ EB1L16;

--EB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5COUT
--operation mode is arithmetic

EB1L36 = CARRY(EB1_adc_pipe[1][0] & !EB1_adc_pipe[1][1] & !EB1L16 # !EB1_adc_pipe[1][0] & (!EB1L16 # !EB1_adc_pipe[1][1]));


--EB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6
--operation mode is arithmetic

EB1L46 = EB1_adc_pipe[2][0] $ EB1_adc_pipe[2][1] $ !EB1L36;

--EB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6COUT
--operation mode is arithmetic

EB1L56 = CARRY(EB1_adc_pipe[2][0] & (EB1_adc_pipe[2][1] # !EB1L36) # !EB1_adc_pipe[2][0] & EB1_adc_pipe[2][1] & !EB1L36);


--EB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7
--operation mode is arithmetic

EB1L66 = EB1_adc_pipe[3][0] $ EB1_adc_pipe[3][1] $ EB1L56;

--EB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7COUT
--operation mode is arithmetic

EB1L76 = CARRY(EB1_adc_pipe[3][0] & !EB1_adc_pipe[3][1] & !EB1L56 # !EB1_adc_pipe[3][0] & (!EB1L56 # !EB1_adc_pipe[3][1]));


--EB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8
--operation mode is arithmetic

EB1L86 = EB1_adc_pipe[4][0] $ EB1_adc_pipe[4][1] $ !EB1L76;

--EB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8COUT
--operation mode is arithmetic

EB1L96 = CARRY(EB1_adc_pipe[4][0] & (EB1_adc_pipe[4][1] # !EB1L76) # !EB1_adc_pipe[4][0] & EB1_adc_pipe[4][1] & !EB1L76);


--EB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9
--operation mode is arithmetic

EB1L07 = EB1_adc_pipe[5][0] $ EB1_adc_pipe[5][1] $ EB1L96;

--EB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9COUT
--operation mode is arithmetic

EB1L17 = CARRY(EB1_adc_pipe[5][0] & !EB1_adc_pipe[5][1] & !EB1L96 # !EB1_adc_pipe[5][0] & (!EB1L96 # !EB1_adc_pipe[5][1]));


--EB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10
--operation mode is arithmetic

EB1L27 = EB1_adc_pipe[6][0] $ EB1_adc_pipe[6][1] $ !EB1L17;

--EB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10COUT
--operation mode is arithmetic

EB1L37 = CARRY(EB1_adc_pipe[6][0] & (EB1_adc_pipe[6][1] # !EB1L17) # !EB1_adc_pipe[6][0] & EB1_adc_pipe[6][1] & !EB1L17);


--EB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11
--operation mode is arithmetic

EB1L47 = EB1_adc_pipe[7][0] $ EB1_adc_pipe[7][1] $ EB1L37;

--EB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11COUT
--operation mode is arithmetic

EB1L57 = CARRY(EB1_adc_pipe[7][0] & !EB1_adc_pipe[7][1] & !EB1L37 # !EB1_adc_pipe[7][0] & (!EB1L37 # !EB1_adc_pipe[7][1]));


--EB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~12
--operation mode is normal

EB1L67 = !EB1L57;


--EB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~13
--operation mode is normal

EB1L77 = GND;


--Q13_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q13_counter_cell[9]_lut_out = Q13_counter_cell[9] $ Q13L91;
Q13_counter_cell[9]_sload_eqn = (FE1L601 & FE1L59) # (!FE1L601 & Q13_counter_cell[9]_lut_out);
Q13_counter_cell[9] = DFFE(Q13_counter_cell[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q13_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q13_counter_cell[8]_lut_out = Q13_counter_cell[8] $ !Q13L71;
Q13_counter_cell[8]_sload_eqn = (FE1L601 & FE1L79) # (!FE1L601 & Q13_counter_cell[8]_lut_out);
Q13_counter_cell[8] = DFFE(Q13_counter_cell[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q13L91 = CARRY(!Q13_counter_cell[8] & !Q13L71);


--Q13_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q13_counter_cell[7]_lut_out = Q13_counter_cell[7] $ Q13L51;
Q13_counter_cell[7]_sload_eqn = (FE1L601 & FE1L89) # (!FE1L601 & Q13_counter_cell[7]_lut_out);
Q13_counter_cell[7] = DFFE(Q13_counter_cell[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q13L71 = CARRY(Q13_counter_cell[7] # !Q13L51);


--Q13_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q13_counter_cell[6]_lut_out = Q13_counter_cell[6] $ !Q13L31;
Q13_counter_cell[6]_sload_eqn = (FE1L601 & FE1L99) # (!FE1L601 & Q13_counter_cell[6]_lut_out);
Q13_counter_cell[6] = DFFE(Q13_counter_cell[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q13L51 = CARRY(!Q13_counter_cell[6] & !Q13L31);


--Q13_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q13_counter_cell[5]_lut_out = Q13_counter_cell[5] $ Q13L11;
Q13_counter_cell[5]_sload_eqn = (FE1L601 & FE1L001) # (!FE1L601 & Q13_counter_cell[5]_lut_out);
Q13_counter_cell[5] = DFFE(Q13_counter_cell[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q13L31 = CARRY(Q13_counter_cell[5] # !Q13L11);


--Q13_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q13_counter_cell[4]_lut_out = Q13_counter_cell[4] $ !Q13L9;
Q13_counter_cell[4]_sload_eqn = (FE1L601 & FE1L101) # (!FE1L601 & Q13_counter_cell[4]_lut_out);
Q13_counter_cell[4] = DFFE(Q13_counter_cell[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q13L11 = CARRY(!Q13_counter_cell[4] & !Q13L9);


--Q13_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q13_counter_cell[3]_lut_out = Q13_counter_cell[3] $ Q13L7;
Q13_counter_cell[3]_sload_eqn = (FE1L601 & FE1L201) # (!FE1L601 & Q13_counter_cell[3]_lut_out);
Q13_counter_cell[3] = DFFE(Q13_counter_cell[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q13L9 = CARRY(Q13_counter_cell[3] # !Q13L7);


--Q13_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q13_counter_cell[2]_lut_out = Q13_counter_cell[2] $ !Q13L5;
Q13_counter_cell[2]_sload_eqn = (FE1L601 & FE1L301) # (!FE1L601 & Q13_counter_cell[2]_lut_out);
Q13_counter_cell[2] = DFFE(Q13_counter_cell[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q13L7 = CARRY(!Q13_counter_cell[2] & !Q13L5);


--Q13_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q13_counter_cell[1]_lut_out = Q13_counter_cell[1] $ Q13L3;
Q13_counter_cell[1]_sload_eqn = (FE1L601 & FE1L401) # (!FE1L601 & Q13_counter_cell[1]_lut_out);
Q13_counter_cell[1] = DFFE(Q13_counter_cell[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q13L5 = CARRY(Q13_counter_cell[1] # !Q13L3);


--Q13_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q13_counter_cell[0]_lut_out = !Q13_counter_cell[0];
Q13_counter_cell[0]_sload_eqn = (FE1L601 & FE1L501) # (!FE1L601 & Q13_counter_cell[0]_lut_out);
Q13_counter_cell[0] = DFFE(Q13_counter_cell[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q13L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q13L3 = CARRY(!Q13_counter_cell[0]);


--Q73_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q73_counter_cell[9]_lut_out = Q73_counter_cell[9] $ Q73L91;
Q73_counter_cell[9]_sload_eqn = (FE2L601 & FE2L59) # (!FE2L601 & Q73_counter_cell[9]_lut_out);
Q73_counter_cell[9] = DFFE(Q73_counter_cell[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q73_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q73_counter_cell[8]_lut_out = Q73_counter_cell[8] $ !Q73L71;
Q73_counter_cell[8]_sload_eqn = (FE2L601 & FE2L79) # (!FE2L601 & Q73_counter_cell[8]_lut_out);
Q73_counter_cell[8] = DFFE(Q73_counter_cell[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q73L91 = CARRY(!Q73_counter_cell[8] & !Q73L71);


--Q73_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q73_counter_cell[7]_lut_out = Q73_counter_cell[7] $ Q73L51;
Q73_counter_cell[7]_sload_eqn = (FE2L601 & FE2L89) # (!FE2L601 & Q73_counter_cell[7]_lut_out);
Q73_counter_cell[7] = DFFE(Q73_counter_cell[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q73L71 = CARRY(Q73_counter_cell[7] # !Q73L51);


--Q73_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q73_counter_cell[6]_lut_out = Q73_counter_cell[6] $ !Q73L31;
Q73_counter_cell[6]_sload_eqn = (FE2L601 & FE2L99) # (!FE2L601 & Q73_counter_cell[6]_lut_out);
Q73_counter_cell[6] = DFFE(Q73_counter_cell[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q73L51 = CARRY(!Q73_counter_cell[6] & !Q73L31);


--Q73_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q73_counter_cell[5]_lut_out = Q73_counter_cell[5] $ Q73L11;
Q73_counter_cell[5]_sload_eqn = (FE2L601 & FE2L001) # (!FE2L601 & Q73_counter_cell[5]_lut_out);
Q73_counter_cell[5] = DFFE(Q73_counter_cell[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q73L31 = CARRY(Q73_counter_cell[5] # !Q73L11);


--Q73_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q73_counter_cell[4]_lut_out = Q73_counter_cell[4] $ !Q73L9;
Q73_counter_cell[4]_sload_eqn = (FE2L601 & FE2L101) # (!FE2L601 & Q73_counter_cell[4]_lut_out);
Q73_counter_cell[4] = DFFE(Q73_counter_cell[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q73L11 = CARRY(!Q73_counter_cell[4] & !Q73L9);


--Q73_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q73_counter_cell[3]_lut_out = Q73_counter_cell[3] $ Q73L7;
Q73_counter_cell[3]_sload_eqn = (FE2L601 & FE2L201) # (!FE2L601 & Q73_counter_cell[3]_lut_out);
Q73_counter_cell[3] = DFFE(Q73_counter_cell[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q73L9 = CARRY(Q73_counter_cell[3] # !Q73L7);


--Q73_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q73_counter_cell[2]_lut_out = Q73_counter_cell[2] $ !Q73L5;
Q73_counter_cell[2]_sload_eqn = (FE2L601 & FE2L301) # (!FE2L601 & Q73_counter_cell[2]_lut_out);
Q73_counter_cell[2] = DFFE(Q73_counter_cell[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q73L7 = CARRY(!Q73_counter_cell[2] & !Q73L5);


--Q73_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q73_counter_cell[1]_lut_out = Q73_counter_cell[1] $ Q73L3;
Q73_counter_cell[1]_sload_eqn = (FE2L601 & FE2L401) # (!FE2L601 & Q73_counter_cell[1]_lut_out);
Q73_counter_cell[1] = DFFE(Q73_counter_cell[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q73L5 = CARRY(Q73_counter_cell[1] # !Q73L3);


--Q73_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q73_counter_cell[0]_lut_out = !Q73_counter_cell[0];
Q73_counter_cell[0]_sload_eqn = (FE2L601 & FE2L501) # (!FE2L601 & Q73_counter_cell[0]_lut_out);
Q73_counter_cell[0] = DFFE(Q73_counter_cell[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q73L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q73L3 = CARRY(!Q73_counter_cell[0]);


--Q93_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[9]
--operation mode is normal

Q93_q[9]_lut_out = Q93_q[9] $ Q93L91;
Q93_q[9]_sload_eqn = (K1L37 & K1L47) # (!K1L37 & Q93_q[9]_lut_out);
Q93_q[9] = DFFE(Q93_q[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);


--Q93_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

Q93_q[8]_lut_out = Q93_q[8] $ !Q93L71;
Q93_q[8]_sload_eqn = (K1L37 & K1L57) # (!K1L37 & Q93_q[8]_lut_out);
Q93_q[8] = DFFE(Q93_q[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q93L91 = CARRY(Q93_q[8] & !Q93L71);


--Q93_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q93_q[7]_lut_out = Q93_q[7] $ Q93L51;
Q93_q[7]_sload_eqn = (K1L37 & K1L67) # (!K1L37 & Q93_q[7]_lut_out);
Q93_q[7] = DFFE(Q93_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q93L71 = CARRY(!Q93L51 # !Q93_q[7]);


--Q93_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q93_q[6]_lut_out = Q93_q[6] $ !Q93L31;
Q93_q[6]_sload_eqn = (K1L37 & K1L77) # (!K1L37 & Q93_q[6]_lut_out);
Q93_q[6] = DFFE(Q93_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q93L51 = CARRY(Q93_q[6] & !Q93L31);


--Q93_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q93_q[5]_lut_out = Q93_q[5] $ Q93L11;
Q93_q[5]_sload_eqn = (K1L37 & K1L87) # (!K1L37 & Q93_q[5]_lut_out);
Q93_q[5] = DFFE(Q93_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q93L31 = CARRY(!Q93L11 # !Q93_q[5]);


--Q93_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q93_q[4]_lut_out = Q93_q[4] $ !Q93L9;
Q93_q[4]_sload_eqn = (K1L37 & K1L97) # (!K1L37 & Q93_q[4]_lut_out);
Q93_q[4] = DFFE(Q93_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q93L11 = CARRY(Q93_q[4] & !Q93L9);


--Q93_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q93_q[3]_lut_out = Q93_q[3] $ Q93L7;
Q93_q[3]_sload_eqn = (K1L37 & K1L08) # (!K1L37 & Q93_q[3]_lut_out);
Q93_q[3] = DFFE(Q93_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q93L9 = CARRY(!Q93L7 # !Q93_q[3]);


--Q93_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q93_q[2]_lut_out = Q93_q[2] $ !Q93L5;
Q93_q[2]_sload_eqn = (K1L37 & K1L18) # (!K1L37 & Q93_q[2]_lut_out);
Q93_q[2] = DFFE(Q93_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q93L7 = CARRY(Q93_q[2] & !Q93L5);


--Q93_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q93_q[1]_lut_out = Q93_q[1] $ Q93L3;
Q93_q[1]_sload_eqn = (K1L37 & K1L28) # (!K1L37 & Q93_q[1]_lut_out);
Q93_q[1] = DFFE(Q93_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q93L5 = CARRY(!Q93L3 # !Q93_q[1]);


--Q93_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q93_q[0]_lut_out = !Q93_q[0];
Q93_q[0]_sload_eqn = (K1L37 & K1L38) # (!K1L37 & Q93_q[0]_lut_out);
Q93_q[0] = DFFE(Q93_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q93L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q93L3 = CARRY(Q93_q[0]);


--Q04_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[9]
--operation mode is normal

Q04_q[9]_lut_out = Q04_q[9] $ Q04L91;
Q04_q[9]_sload_eqn = (K1L98 & K1L09) # (!K1L98 & Q04_q[9]_lut_out);
Q04_q[9] = DFFE(Q04_q[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);


--Q04_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

Q04_q[8]_lut_out = Q04_q[8] $ !Q04L71;
Q04_q[8]_sload_eqn = (K1L98 & K1L19) # (!K1L98 & Q04_q[8]_lut_out);
Q04_q[8] = DFFE(Q04_q[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q04L91 = CARRY(Q04_q[8] & !Q04L71);


--Q04_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q04_q[7]_lut_out = Q04_q[7] $ Q04L51;
Q04_q[7]_sload_eqn = (K1L98 & K1L29) # (!K1L98 & Q04_q[7]_lut_out);
Q04_q[7] = DFFE(Q04_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q04L71 = CARRY(!Q04L51 # !Q04_q[7]);


--Q04_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q04_q[6]_lut_out = Q04_q[6] $ !Q04L31;
Q04_q[6]_sload_eqn = (K1L98 & K1L39) # (!K1L98 & Q04_q[6]_lut_out);
Q04_q[6] = DFFE(Q04_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q04L51 = CARRY(Q04_q[6] & !Q04L31);


--Q04_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q04_q[5]_lut_out = Q04_q[5] $ Q04L11;
Q04_q[5]_sload_eqn = (K1L98 & K1L49) # (!K1L98 & Q04_q[5]_lut_out);
Q04_q[5] = DFFE(Q04_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q04L31 = CARRY(!Q04L11 # !Q04_q[5]);


--Q04_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q04_q[4]_lut_out = Q04_q[4] $ !Q04L9;
Q04_q[4]_sload_eqn = (K1L98 & K1L59) # (!K1L98 & Q04_q[4]_lut_out);
Q04_q[4] = DFFE(Q04_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q04L11 = CARRY(Q04_q[4] & !Q04L9);


--Q04_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q04_q[3]_lut_out = Q04_q[3] $ Q04L7;
Q04_q[3]_sload_eqn = (K1L98 & K1L69) # (!K1L98 & Q04_q[3]_lut_out);
Q04_q[3] = DFFE(Q04_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q04L9 = CARRY(!Q04L7 # !Q04_q[3]);


--Q04_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q04_q[2]_lut_out = Q04_q[2] $ !Q04L5;
Q04_q[2]_sload_eqn = (K1L98 & K1L79) # (!K1L98 & Q04_q[2]_lut_out);
Q04_q[2] = DFFE(Q04_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q04L7 = CARRY(Q04_q[2] & !Q04L5);


--Q04_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q04_q[1]_lut_out = Q04_q[1] $ Q04L3;
Q04_q[1]_sload_eqn = (K1L98 & K1L89) # (!K1L98 & Q04_q[1]_lut_out);
Q04_q[1] = DFFE(Q04_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q04L5 = CARRY(!Q04L3 # !Q04_q[1]);


--Q04_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q04_q[0]_lut_out = !Q04_q[0];
Q04_q[0]_sload_eqn = (K1L98 & K1L99) # (!K1L98 & Q04_q[0]_lut_out);
Q04_q[0] = DFFE(Q04_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--Q04L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q04L3 = CARRY(Q04_q[0]);


--Q92_sload_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

Q92_sload_path[8]_lut_out = Q92_sload_path[8] $ (FE1L21 & !Q92L71);
Q92_sload_path[8]_reg_input = !FE1_i2239 & Q92_sload_path[8]_lut_out;
Q92_sload_path[8] = DFFE(Q92_sload_path[8]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q92_sload_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

Q92_sload_path[7]_lut_out = Q92_sload_path[7] $ (FE1L21 & Q92L51);
Q92_sload_path[7]_reg_input = !FE1_i2239 & Q92_sload_path[7]_lut_out;
Q92_sload_path[7] = DFFE(Q92_sload_path[7]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q92L71 = CARRY(!Q92L51 # !Q92_sload_path[7]);


--Q92_sload_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q92_sload_path[6]_lut_out = Q92_sload_path[6] $ (FE1L21 & !Q92L31);
Q92_sload_path[6]_reg_input = !FE1_i2239 & Q92_sload_path[6]_lut_out;
Q92_sload_path[6] = DFFE(Q92_sload_path[6]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q92L51 = CARRY(Q92_sload_path[6] & !Q92L31);


--Q92_sload_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q92_sload_path[5]_lut_out = Q92_sload_path[5] $ (FE1L21 & Q92L11);
Q92_sload_path[5]_reg_input = !FE1_i2239 & Q92_sload_path[5]_lut_out;
Q92_sload_path[5] = DFFE(Q92_sload_path[5]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q92L31 = CARRY(!Q92L11 # !Q92_sload_path[5]);


--Q92_sload_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q92_sload_path[4]_lut_out = Q92_sload_path[4] $ (FE1L21 & !Q92L9);
Q92_sload_path[4]_reg_input = !FE1_i2239 & Q92_sload_path[4]_lut_out;
Q92_sload_path[4] = DFFE(Q92_sload_path[4]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q92L11 = CARRY(Q92_sload_path[4] & !Q92L9);


--Q92_sload_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q92_sload_path[3]_lut_out = Q92_sload_path[3] $ (FE1L21 & Q92L7);
Q92_sload_path[3]_reg_input = !FE1_i2239 & Q92_sload_path[3]_lut_out;
Q92_sload_path[3] = DFFE(Q92_sload_path[3]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q92L9 = CARRY(!Q92L7 # !Q92_sload_path[3]);


--Q92_sload_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q92_sload_path[2]_lut_out = Q92_sload_path[2] $ (FE1L21 & !Q92L5);
Q92_sload_path[2]_reg_input = !FE1_i2239 & Q92_sload_path[2]_lut_out;
Q92_sload_path[2] = DFFE(Q92_sload_path[2]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q92L7 = CARRY(Q92_sload_path[2] & !Q92L5);


--Q92_sload_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q92_sload_path[1]_lut_out = Q92_sload_path[1] $ (FE1L21 & Q92L3);
Q92_sload_path[1]_reg_input = !FE1_i2239 & Q92_sload_path[1]_lut_out;
Q92_sload_path[1] = DFFE(Q92_sload_path[1]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q92L5 = CARRY(!Q92L3 # !Q92_sload_path[1]);


--Q92_sload_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q92_sload_path[0]_lut_out = FE1L21 $ Q92_sload_path[0];
Q92_sload_path[0]_reg_input = !FE1_i2239 & Q92_sload_path[0]_lut_out;
Q92_sload_path[0] = DFFE(Q92_sload_path[0]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q92L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q92L3 = CARRY(Q92_sload_path[0]);


--Q53_sload_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

Q53_sload_path[8]_lut_out = Q53_sload_path[8] $ (FE2L21 & !Q53L71);
Q53_sload_path[8]_reg_input = !FE2_i2239 & Q53_sload_path[8]_lut_out;
Q53_sload_path[8] = DFFE(Q53_sload_path[8]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q53_sload_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

Q53_sload_path[7]_lut_out = Q53_sload_path[7] $ (FE2L21 & Q53L51);
Q53_sload_path[7]_reg_input = !FE2_i2239 & Q53_sload_path[7]_lut_out;
Q53_sload_path[7] = DFFE(Q53_sload_path[7]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q53L71 = CARRY(!Q53L51 # !Q53_sload_path[7]);


--Q53_sload_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q53_sload_path[6]_lut_out = Q53_sload_path[6] $ (FE2L21 & !Q53L31);
Q53_sload_path[6]_reg_input = !FE2_i2239 & Q53_sload_path[6]_lut_out;
Q53_sload_path[6] = DFFE(Q53_sload_path[6]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q53L51 = CARRY(Q53_sload_path[6] & !Q53L31);


--Q53_sload_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q53_sload_path[5]_lut_out = Q53_sload_path[5] $ (FE2L21 & Q53L11);
Q53_sload_path[5]_reg_input = !FE2_i2239 & Q53_sload_path[5]_lut_out;
Q53_sload_path[5] = DFFE(Q53_sload_path[5]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q53L31 = CARRY(!Q53L11 # !Q53_sload_path[5]);


--Q53_sload_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q53_sload_path[4]_lut_out = Q53_sload_path[4] $ (FE2L21 & !Q53L9);
Q53_sload_path[4]_reg_input = !FE2_i2239 & Q53_sload_path[4]_lut_out;
Q53_sload_path[4] = DFFE(Q53_sload_path[4]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q53L11 = CARRY(Q53_sload_path[4] & !Q53L9);


--Q53_sload_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q53_sload_path[3]_lut_out = Q53_sload_path[3] $ (FE2L21 & Q53L7);
Q53_sload_path[3]_reg_input = !FE2_i2239 & Q53_sload_path[3]_lut_out;
Q53_sload_path[3] = DFFE(Q53_sload_path[3]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q53L9 = CARRY(!Q53L7 # !Q53_sload_path[3]);


--Q53_sload_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q53_sload_path[2]_lut_out = Q53_sload_path[2] $ (FE2L21 & !Q53L5);
Q53_sload_path[2]_reg_input = !FE2_i2239 & Q53_sload_path[2]_lut_out;
Q53_sload_path[2] = DFFE(Q53_sload_path[2]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q53L7 = CARRY(Q53_sload_path[2] & !Q53L5);


--Q53_sload_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q53_sload_path[1]_lut_out = Q53_sload_path[1] $ (FE2L21 & Q53L3);
Q53_sload_path[1]_reg_input = !FE2_i2239 & Q53_sload_path[1]_lut_out;
Q53_sload_path[1] = DFFE(Q53_sload_path[1]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q53L5 = CARRY(!Q53L3 # !Q53_sload_path[1]);


--Q53_sload_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q53_sload_path[0]_lut_out = FE2L21 $ Q53_sload_path[0];
Q53_sload_path[0]_reg_input = !FE2_i2239 & Q53_sload_path[0]_lut_out;
Q53_sload_path[0] = DFFE(Q53_sload_path[0]_reg_input, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q53L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q53L3 = CARRY(Q53_sload_path[0]);


--Q83_sload_path[3] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

Q83_sload_path[3]_lut_out = Q83_sload_path[3] $ Q83L7;
Q83_sload_path[3] = DFFE(Q83_sload_path[3]_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );


--Q83_sload_path[2] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q83_sload_path[2]_lut_out = Q83_sload_path[2] $ !Q83L5;
Q83_sload_path[2] = DFFE(Q83_sload_path[2]_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );

--Q83L7 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q83L7 = CARRY(Q83_sload_path[2] & !Q83L5);


--Q83_sload_path[1] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q83_sload_path[1]_lut_out = Q83_sload_path[1] $ Q83L3;
Q83_sload_path[1] = DFFE(Q83_sload_path[1]_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );

--Q83L5 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q83L5 = CARRY(!Q83L3 # !Q83_sload_path[1]);


--Q83_sload_path[0] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q83_sload_path[0]_lut_out = !Q83_sload_path[0];
Q83_sload_path[0] = DFFE(Q83_sload_path[0]_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );

--Q83L3 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_15|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q83L3 = CARRY(Q83_sload_path[0]);


--Q34_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[3]
--operation mode is normal

Q34_q[3]_lut_out = Q34_q[3] $ Q34L7;
Q34_q[3]_sload_eqn = (K1L911 & K1L221) # (!K1L911 & Q34_q[3]_lut_out);
Q34_q[3]_reg_input = Q34_q[3]_sload_eqn & !K1_i598;
Q34_q[3] = DFFE(Q34_q[3]_reg_input, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q34_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q34_q[2]_lut_out = Q34_q[2] $ !Q34L5;
Q34_q[2]_sload_eqn = (K1L911 & K1L321) # (!K1L911 & Q34_q[2]_lut_out);
Q34_q[2]_reg_input = Q34_q[2]_sload_eqn & !K1_i598;
Q34_q[2] = DFFE(Q34_q[2]_reg_input, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q34L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q34L7 = CARRY(Q34_q[2] & !Q34L5);


--Q34_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q34_q[1]_lut_out = Q34_q[1] $ Q34L3;
Q34_q[1]_sload_eqn = (K1L911 & K1L421) # (!K1L911 & Q34_q[1]_lut_out);
Q34_q[1]_reg_input = Q34_q[1]_sload_eqn & !K1_i598;
Q34_q[1] = DFFE(Q34_q[1]_reg_input, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q34L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q34L5 = CARRY(!Q34L3 # !Q34_q[1]);


--Q34_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q34_q[0]_lut_out = !Q34_q[0];
Q34_q[0]_sload_eqn = (K1L911 & K1L521) # (!K1L911 & Q34_q[0]_lut_out);
Q34_q[0]_reg_input = Q34_q[0]_sload_eqn & !K1_i598;
Q34_q[0] = DFFE(Q34_q[0]_reg_input, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q34L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q34L3 = CARRY(Q34_q[0]);


--Q14_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[31]
--operation mode is normal

Q14_q[31]_lut_out = Q14_q[31] $ (K1_i289 & Q14L36);
Q14_q[31]_sload_eqn = (K1_second_cnt[26] & K1L4) # (!K1_second_cnt[26] & Q14_q[31]_lut_out);
Q14_q[31] = DFFE(Q14_q[31]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q14_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[30]
--operation mode is counter

Q14_q[30]_lut_out = Q14_q[30] $ (K1_i289 & !Q14L16);
Q14_q[30]_sload_eqn = (K1_second_cnt[26] & K1L5) # (!K1_second_cnt[26] & Q14_q[30]_lut_out);
Q14_q[30] = DFFE(Q14_q[30]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is counter

Q14L36 = CARRY(Q14_q[30] & !Q14L16);


--Q14_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[29]
--operation mode is counter

Q14_q[29]_lut_out = Q14_q[29] $ (K1_i289 & Q14L95);
Q14_q[29]_sload_eqn = (K1_second_cnt[26] & K1L6) # (!K1_second_cnt[26] & Q14_q[29]_lut_out);
Q14_q[29] = DFFE(Q14_q[29]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is counter

Q14L16 = CARRY(!Q14L95 # !Q14_q[29]);


--Q14_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[28]
--operation mode is counter

Q14_q[28]_lut_out = Q14_q[28] $ (K1_i289 & !Q14L75);
Q14_q[28]_sload_eqn = (K1_second_cnt[26] & K1L7) # (!K1_second_cnt[26] & Q14_q[28]_lut_out);
Q14_q[28] = DFFE(Q14_q[28]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is counter

Q14L95 = CARRY(Q14_q[28] & !Q14L75);


--Q14_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[27]
--operation mode is counter

Q14_q[27]_lut_out = Q14_q[27] $ (K1_i289 & Q14L55);
Q14_q[27]_sload_eqn = (K1_second_cnt[26] & K1L8) # (!K1_second_cnt[26] & Q14_q[27]_lut_out);
Q14_q[27] = DFFE(Q14_q[27]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is counter

Q14L75 = CARRY(!Q14L55 # !Q14_q[27]);


--Q14_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[26]
--operation mode is counter

Q14_q[26]_lut_out = Q14_q[26] $ (K1_i289 & !Q14L35);
Q14_q[26]_sload_eqn = (K1_second_cnt[26] & K1L9) # (!K1_second_cnt[26] & Q14_q[26]_lut_out);
Q14_q[26] = DFFE(Q14_q[26]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is counter

Q14L55 = CARRY(Q14_q[26] & !Q14L35);


--Q14_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[25]
--operation mode is counter

Q14_q[25]_lut_out = Q14_q[25] $ (K1_i289 & Q14L15);
Q14_q[25]_sload_eqn = (K1_second_cnt[26] & K1L01) # (!K1_second_cnt[26] & Q14_q[25]_lut_out);
Q14_q[25] = DFFE(Q14_q[25]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is counter

Q14L35 = CARRY(!Q14L15 # !Q14_q[25]);


--Q14_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[24]
--operation mode is counter

Q14_q[24]_lut_out = Q14_q[24] $ (K1_i289 & !Q14L94);
Q14_q[24]_sload_eqn = (K1_second_cnt[26] & K1L11) # (!K1_second_cnt[26] & Q14_q[24]_lut_out);
Q14_q[24] = DFFE(Q14_q[24]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is counter

Q14L15 = CARRY(Q14_q[24] & !Q14L94);


--Q14_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[23]
--operation mode is counter

Q14_q[23]_lut_out = Q14_q[23] $ (K1_i289 & Q14L74);
Q14_q[23]_sload_eqn = (K1_second_cnt[26] & K1L21) # (!K1_second_cnt[26] & Q14_q[23]_lut_out);
Q14_q[23] = DFFE(Q14_q[23]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is counter

Q14L94 = CARRY(!Q14L74 # !Q14_q[23]);


--Q14_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[22]
--operation mode is counter

Q14_q[22]_lut_out = Q14_q[22] $ (K1_i289 & !Q14L54);
Q14_q[22]_sload_eqn = (K1_second_cnt[26] & K1L31) # (!K1_second_cnt[26] & Q14_q[22]_lut_out);
Q14_q[22] = DFFE(Q14_q[22]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is counter

Q14L74 = CARRY(Q14_q[22] & !Q14L54);


--Q14_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[21]
--operation mode is counter

Q14_q[21]_lut_out = Q14_q[21] $ (K1_i289 & Q14L34);
Q14_q[21]_sload_eqn = (K1_second_cnt[26] & K1L41) # (!K1_second_cnt[26] & Q14_q[21]_lut_out);
Q14_q[21] = DFFE(Q14_q[21]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is counter

Q14L54 = CARRY(!Q14L34 # !Q14_q[21]);


--Q14_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[20]
--operation mode is counter

Q14_q[20]_lut_out = Q14_q[20] $ (K1_i289 & !Q14L14);
Q14_q[20]_sload_eqn = (K1_second_cnt[26] & K1L51) # (!K1_second_cnt[26] & Q14_q[20]_lut_out);
Q14_q[20] = DFFE(Q14_q[20]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is counter

Q14L34 = CARRY(Q14_q[20] & !Q14L14);


--Q14_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[19]
--operation mode is counter

Q14_q[19]_lut_out = Q14_q[19] $ (K1_i289 & Q14L93);
Q14_q[19]_sload_eqn = (K1_second_cnt[26] & K1L61) # (!K1_second_cnt[26] & Q14_q[19]_lut_out);
Q14_q[19] = DFFE(Q14_q[19]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is counter

Q14L14 = CARRY(!Q14L93 # !Q14_q[19]);


--Q14_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[18]
--operation mode is counter

Q14_q[18]_lut_out = Q14_q[18] $ (K1_i289 & !Q14L73);
Q14_q[18]_sload_eqn = (K1_second_cnt[26] & K1L71) # (!K1_second_cnt[26] & Q14_q[18]_lut_out);
Q14_q[18] = DFFE(Q14_q[18]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is counter

Q14L93 = CARRY(Q14_q[18] & !Q14L73);


--Q14_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[17]
--operation mode is counter

Q14_q[17]_lut_out = Q14_q[17] $ (K1_i289 & Q14L53);
Q14_q[17]_sload_eqn = (K1_second_cnt[26] & K1L81) # (!K1_second_cnt[26] & Q14_q[17]_lut_out);
Q14_q[17] = DFFE(Q14_q[17]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is counter

Q14L73 = CARRY(!Q14L53 # !Q14_q[17]);


--Q14_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[16]
--operation mode is counter

Q14_q[16]_lut_out = Q14_q[16] $ (K1_i289 & !Q14L33);
Q14_q[16]_sload_eqn = (K1_second_cnt[26] & K1L91) # (!K1_second_cnt[26] & Q14_q[16]_lut_out);
Q14_q[16] = DFFE(Q14_q[16]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is counter

Q14L53 = CARRY(Q14_q[16] & !Q14L33);


--Q14_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[15]
--operation mode is counter

Q14_q[15]_lut_out = Q14_q[15] $ (K1_i289 & Q14L13);
Q14_q[15]_sload_eqn = (K1_second_cnt[26] & K1L02) # (!K1_second_cnt[26] & Q14_q[15]_lut_out);
Q14_q[15] = DFFE(Q14_q[15]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is counter

Q14L33 = CARRY(!Q14L13 # !Q14_q[15]);


--Q14_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

Q14_q[14]_lut_out = Q14_q[14] $ (K1_i289 & !Q14L92);
Q14_q[14]_sload_eqn = (K1_second_cnt[26] & K1L12) # (!K1_second_cnt[26] & Q14_q[14]_lut_out);
Q14_q[14] = DFFE(Q14_q[14]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

Q14L13 = CARRY(Q14_q[14] & !Q14L92);


--Q14_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

Q14_q[13]_lut_out = Q14_q[13] $ (K1_i289 & Q14L72);
Q14_q[13]_sload_eqn = (K1_second_cnt[26] & K1L22) # (!K1_second_cnt[26] & Q14_q[13]_lut_out);
Q14_q[13] = DFFE(Q14_q[13]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q14L92 = CARRY(!Q14L72 # !Q14_q[13]);


--Q14_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

Q14_q[12]_lut_out = Q14_q[12] $ (K1_i289 & !Q14L52);
Q14_q[12]_sload_eqn = (K1_second_cnt[26] & K1L32) # (!K1_second_cnt[26] & Q14_q[12]_lut_out);
Q14_q[12] = DFFE(Q14_q[12]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q14L72 = CARRY(Q14_q[12] & !Q14L52);


--Q14_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

Q14_q[11]_lut_out = Q14_q[11] $ (K1_i289 & Q14L32);
Q14_q[11]_sload_eqn = (K1_second_cnt[26] & K1L42) # (!K1_second_cnt[26] & Q14_q[11]_lut_out);
Q14_q[11] = DFFE(Q14_q[11]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q14L52 = CARRY(!Q14L32 # !Q14_q[11]);


--Q14_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

Q14_q[10]_lut_out = Q14_q[10] $ (K1_i289 & !Q14L12);
Q14_q[10]_sload_eqn = (K1_second_cnt[26] & K1L52) # (!K1_second_cnt[26] & Q14_q[10]_lut_out);
Q14_q[10] = DFFE(Q14_q[10]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q14L32 = CARRY(Q14_q[10] & !Q14L12);


--Q14_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

Q14_q[9]_lut_out = Q14_q[9] $ (K1_i289 & Q14L91);
Q14_q[9]_sload_eqn = (K1_second_cnt[26] & K1L62) # (!K1_second_cnt[26] & Q14_q[9]_lut_out);
Q14_q[9] = DFFE(Q14_q[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q14L12 = CARRY(!Q14L91 # !Q14_q[9]);


--Q14_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

Q14_q[8]_lut_out = Q14_q[8] $ (K1_i289 & !Q14L71);
Q14_q[8]_sload_eqn = (K1_second_cnt[26] & K1L72) # (!K1_second_cnt[26] & Q14_q[8]_lut_out);
Q14_q[8] = DFFE(Q14_q[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q14L91 = CARRY(Q14_q[8] & !Q14L71);


--Q14_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q14_q[7]_lut_out = Q14_q[7] $ (K1_i289 & Q14L51);
Q14_q[7]_sload_eqn = (K1_second_cnt[26] & K1L82) # (!K1_second_cnt[26] & Q14_q[7]_lut_out);
Q14_q[7] = DFFE(Q14_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q14L71 = CARRY(!Q14L51 # !Q14_q[7]);


--Q14_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q14_q[6]_lut_out = Q14_q[6] $ (K1_i289 & !Q14L31);
Q14_q[6]_sload_eqn = (K1_second_cnt[26] & K1L92) # (!K1_second_cnt[26] & Q14_q[6]_lut_out);
Q14_q[6] = DFFE(Q14_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q14L51 = CARRY(Q14_q[6] & !Q14L31);


--Q14_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q14_q[5]_lut_out = Q14_q[5] $ (K1_i289 & Q14L11);
Q14_q[5]_sload_eqn = (K1_second_cnt[26] & K1L03) # (!K1_second_cnt[26] & Q14_q[5]_lut_out);
Q14_q[5] = DFFE(Q14_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q14L31 = CARRY(!Q14L11 # !Q14_q[5]);


--Q14_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q14_q[4]_lut_out = Q14_q[4] $ (K1_i289 & !Q14L9);
Q14_q[4]_sload_eqn = (K1_second_cnt[26] & K1L13) # (!K1_second_cnt[26] & Q14_q[4]_lut_out);
Q14_q[4] = DFFE(Q14_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q14L11 = CARRY(Q14_q[4] & !Q14L9);


--Q14_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q14_q[3]_lut_out = Q14_q[3] $ (K1_i289 & Q14L7);
Q14_q[3]_sload_eqn = (K1_second_cnt[26] & K1L23) # (!K1_second_cnt[26] & Q14_q[3]_lut_out);
Q14_q[3] = DFFE(Q14_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q14L9 = CARRY(!Q14L7 # !Q14_q[3]);


--Q14_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q14_q[2]_lut_out = Q14_q[2] $ (K1_i289 & !Q14L5);
Q14_q[2]_sload_eqn = (K1_second_cnt[26] & K1L33) # (!K1_second_cnt[26] & Q14_q[2]_lut_out);
Q14_q[2] = DFFE(Q14_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q14L7 = CARRY(Q14_q[2] & !Q14L5);


--Q14_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q14_q[1]_lut_out = Q14_q[1] $ (K1_i289 & Q14L3);
Q14_q[1]_sload_eqn = (K1_second_cnt[26] & K1L43) # (!K1_second_cnt[26] & Q14_q[1]_lut_out);
Q14_q[1] = DFFE(Q14_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q14L5 = CARRY(!Q14L3 # !Q14_q[1]);


--Q14_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q14_q[0]_lut_out = K1_i289 $ Q14_q[0];
Q14_q[0]_sload_eqn = (K1_second_cnt[26] & K1L53) # (!K1_second_cnt[26] & Q14_q[0]_lut_out);
Q14_q[0] = DFFE(Q14_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q14L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q14L3 = CARRY(Q14_q[0]);


--Q24_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[31]
--operation mode is normal

Q24_q[31]_lut_out = Q24_q[31] $ (K1_i354 & Q24L36);
Q24_q[31]_sload_eqn = (K1_second_cnt[26] & K1L63) # (!K1_second_cnt[26] & Q24_q[31]_lut_out);
Q24_q[31] = DFFE(Q24_q[31]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q24_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[30]
--operation mode is counter

Q24_q[30]_lut_out = Q24_q[30] $ (K1_i354 & !Q24L16);
Q24_q[30]_sload_eqn = (K1_second_cnt[26] & K1L73) # (!K1_second_cnt[26] & Q24_q[30]_lut_out);
Q24_q[30] = DFFE(Q24_q[30]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is counter

Q24L36 = CARRY(Q24_q[30] & !Q24L16);


--Q24_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[29]
--operation mode is counter

Q24_q[29]_lut_out = Q24_q[29] $ (K1_i354 & Q24L95);
Q24_q[29]_sload_eqn = (K1_second_cnt[26] & K1L83) # (!K1_second_cnt[26] & Q24_q[29]_lut_out);
Q24_q[29] = DFFE(Q24_q[29]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is counter

Q24L16 = CARRY(!Q24L95 # !Q24_q[29]);


--Q24_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[28]
--operation mode is counter

Q24_q[28]_lut_out = Q24_q[28] $ (K1_i354 & !Q24L75);
Q24_q[28]_sload_eqn = (K1_second_cnt[26] & K1L93) # (!K1_second_cnt[26] & Q24_q[28]_lut_out);
Q24_q[28] = DFFE(Q24_q[28]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is counter

Q24L95 = CARRY(Q24_q[28] & !Q24L75);


--Q24_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[27]
--operation mode is counter

Q24_q[27]_lut_out = Q24_q[27] $ (K1_i354 & Q24L55);
Q24_q[27]_sload_eqn = (K1_second_cnt[26] & K1L04) # (!K1_second_cnt[26] & Q24_q[27]_lut_out);
Q24_q[27] = DFFE(Q24_q[27]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is counter

Q24L75 = CARRY(!Q24L55 # !Q24_q[27]);


--Q24_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[26]
--operation mode is counter

Q24_q[26]_lut_out = Q24_q[26] $ (K1_i354 & !Q24L35);
Q24_q[26]_sload_eqn = (K1_second_cnt[26] & K1L14) # (!K1_second_cnt[26] & Q24_q[26]_lut_out);
Q24_q[26] = DFFE(Q24_q[26]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is counter

Q24L55 = CARRY(Q24_q[26] & !Q24L35);


--Q24_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[25]
--operation mode is counter

Q24_q[25]_lut_out = Q24_q[25] $ (K1_i354 & Q24L15);
Q24_q[25]_sload_eqn = (K1_second_cnt[26] & K1L24) # (!K1_second_cnt[26] & Q24_q[25]_lut_out);
Q24_q[25] = DFFE(Q24_q[25]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is counter

Q24L35 = CARRY(!Q24L15 # !Q24_q[25]);


--Q24_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[24]
--operation mode is counter

Q24_q[24]_lut_out = Q24_q[24] $ (K1_i354 & !Q24L94);
Q24_q[24]_sload_eqn = (K1_second_cnt[26] & K1L34) # (!K1_second_cnt[26] & Q24_q[24]_lut_out);
Q24_q[24] = DFFE(Q24_q[24]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is counter

Q24L15 = CARRY(Q24_q[24] & !Q24L94);


--Q24_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[23]
--operation mode is counter

Q24_q[23]_lut_out = Q24_q[23] $ (K1_i354 & Q24L74);
Q24_q[23]_sload_eqn = (K1_second_cnt[26] & K1L44) # (!K1_second_cnt[26] & Q24_q[23]_lut_out);
Q24_q[23] = DFFE(Q24_q[23]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is counter

Q24L94 = CARRY(!Q24L74 # !Q24_q[23]);


--Q24_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[22]
--operation mode is counter

Q24_q[22]_lut_out = Q24_q[22] $ (K1_i354 & !Q24L54);
Q24_q[22]_sload_eqn = (K1_second_cnt[26] & K1L54) # (!K1_second_cnt[26] & Q24_q[22]_lut_out);
Q24_q[22] = DFFE(Q24_q[22]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is counter

Q24L74 = CARRY(Q24_q[22] & !Q24L54);


--Q24_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[21]
--operation mode is counter

Q24_q[21]_lut_out = Q24_q[21] $ (K1_i354 & Q24L34);
Q24_q[21]_sload_eqn = (K1_second_cnt[26] & K1L64) # (!K1_second_cnt[26] & Q24_q[21]_lut_out);
Q24_q[21] = DFFE(Q24_q[21]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is counter

Q24L54 = CARRY(!Q24L34 # !Q24_q[21]);


--Q24_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[20]
--operation mode is counter

Q24_q[20]_lut_out = Q24_q[20] $ (K1_i354 & !Q24L14);
Q24_q[20]_sload_eqn = (K1_second_cnt[26] & K1L74) # (!K1_second_cnt[26] & Q24_q[20]_lut_out);
Q24_q[20] = DFFE(Q24_q[20]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is counter

Q24L34 = CARRY(Q24_q[20] & !Q24L14);


--Q24_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[19]
--operation mode is counter

Q24_q[19]_lut_out = Q24_q[19] $ (K1_i354 & Q24L93);
Q24_q[19]_sload_eqn = (K1_second_cnt[26] & K1L84) # (!K1_second_cnt[26] & Q24_q[19]_lut_out);
Q24_q[19] = DFFE(Q24_q[19]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is counter

Q24L14 = CARRY(!Q24L93 # !Q24_q[19]);


--Q24_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[18]
--operation mode is counter

Q24_q[18]_lut_out = Q24_q[18] $ (K1_i354 & !Q24L73);
Q24_q[18]_sload_eqn = (K1_second_cnt[26] & K1L94) # (!K1_second_cnt[26] & Q24_q[18]_lut_out);
Q24_q[18] = DFFE(Q24_q[18]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is counter

Q24L93 = CARRY(Q24_q[18] & !Q24L73);


--Q24_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[17]
--operation mode is counter

Q24_q[17]_lut_out = Q24_q[17] $ (K1_i354 & Q24L53);
Q24_q[17]_sload_eqn = (K1_second_cnt[26] & K1L05) # (!K1_second_cnt[26] & Q24_q[17]_lut_out);
Q24_q[17] = DFFE(Q24_q[17]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is counter

Q24L73 = CARRY(!Q24L53 # !Q24_q[17]);


--Q24_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[16]
--operation mode is counter

Q24_q[16]_lut_out = Q24_q[16] $ (K1_i354 & !Q24L33);
Q24_q[16]_sload_eqn = (K1_second_cnt[26] & K1L15) # (!K1_second_cnt[26] & Q24_q[16]_lut_out);
Q24_q[16] = DFFE(Q24_q[16]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is counter

Q24L53 = CARRY(Q24_q[16] & !Q24L33);


--Q24_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[15]
--operation mode is counter

Q24_q[15]_lut_out = Q24_q[15] $ (K1_i354 & Q24L13);
Q24_q[15]_sload_eqn = (K1_second_cnt[26] & K1L25) # (!K1_second_cnt[26] & Q24_q[15]_lut_out);
Q24_q[15] = DFFE(Q24_q[15]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is counter

Q24L33 = CARRY(!Q24L13 # !Q24_q[15]);


--Q24_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

Q24_q[14]_lut_out = Q24_q[14] $ (K1_i354 & !Q24L92);
Q24_q[14]_sload_eqn = (K1_second_cnt[26] & K1L35) # (!K1_second_cnt[26] & Q24_q[14]_lut_out);
Q24_q[14] = DFFE(Q24_q[14]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

Q24L13 = CARRY(Q24_q[14] & !Q24L92);


--Q24_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

Q24_q[13]_lut_out = Q24_q[13] $ (K1_i354 & Q24L72);
Q24_q[13]_sload_eqn = (K1_second_cnt[26] & K1L45) # (!K1_second_cnt[26] & Q24_q[13]_lut_out);
Q24_q[13] = DFFE(Q24_q[13]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q24L92 = CARRY(!Q24L72 # !Q24_q[13]);


--Q24_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

Q24_q[12]_lut_out = Q24_q[12] $ (K1_i354 & !Q24L52);
Q24_q[12]_sload_eqn = (K1_second_cnt[26] & K1L55) # (!K1_second_cnt[26] & Q24_q[12]_lut_out);
Q24_q[12] = DFFE(Q24_q[12]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q24L72 = CARRY(Q24_q[12] & !Q24L52);


--Q24_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

Q24_q[11]_lut_out = Q24_q[11] $ (K1_i354 & Q24L32);
Q24_q[11]_sload_eqn = (K1_second_cnt[26] & K1L65) # (!K1_second_cnt[26] & Q24_q[11]_lut_out);
Q24_q[11] = DFFE(Q24_q[11]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q24L52 = CARRY(!Q24L32 # !Q24_q[11]);


--Q24_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

Q24_q[10]_lut_out = Q24_q[10] $ (K1_i354 & !Q24L12);
Q24_q[10]_sload_eqn = (K1_second_cnt[26] & K1L75) # (!K1_second_cnt[26] & Q24_q[10]_lut_out);
Q24_q[10] = DFFE(Q24_q[10]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q24L32 = CARRY(Q24_q[10] & !Q24L12);


--Q24_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

Q24_q[9]_lut_out = Q24_q[9] $ (K1_i354 & Q24L91);
Q24_q[9]_sload_eqn = (K1_second_cnt[26] & K1L85) # (!K1_second_cnt[26] & Q24_q[9]_lut_out);
Q24_q[9] = DFFE(Q24_q[9]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q24L12 = CARRY(!Q24L91 # !Q24_q[9]);


--Q24_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

Q24_q[8]_lut_out = Q24_q[8] $ (K1_i354 & !Q24L71);
Q24_q[8]_sload_eqn = (K1_second_cnt[26] & K1L95) # (!K1_second_cnt[26] & Q24_q[8]_lut_out);
Q24_q[8] = DFFE(Q24_q[8]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q24L91 = CARRY(Q24_q[8] & !Q24L71);


--Q24_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

Q24_q[7]_lut_out = Q24_q[7] $ (K1_i354 & Q24L51);
Q24_q[7]_sload_eqn = (K1_second_cnt[26] & K1L06) # (!K1_second_cnt[26] & Q24_q[7]_lut_out);
Q24_q[7] = DFFE(Q24_q[7]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q24L71 = CARRY(!Q24L51 # !Q24_q[7]);


--Q24_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q24_q[6]_lut_out = Q24_q[6] $ (K1_i354 & !Q24L31);
Q24_q[6]_sload_eqn = (K1_second_cnt[26] & K1L16) # (!K1_second_cnt[26] & Q24_q[6]_lut_out);
Q24_q[6] = DFFE(Q24_q[6]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q24L51 = CARRY(Q24_q[6] & !Q24L31);


--Q24_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q24_q[5]_lut_out = Q24_q[5] $ (K1_i354 & Q24L11);
Q24_q[5]_sload_eqn = (K1_second_cnt[26] & K1L26) # (!K1_second_cnt[26] & Q24_q[5]_lut_out);
Q24_q[5] = DFFE(Q24_q[5]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q24L31 = CARRY(!Q24L11 # !Q24_q[5]);


--Q24_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q24_q[4]_lut_out = Q24_q[4] $ (K1_i354 & !Q24L9);
Q24_q[4]_sload_eqn = (K1_second_cnt[26] & K1L36) # (!K1_second_cnt[26] & Q24_q[4]_lut_out);
Q24_q[4] = DFFE(Q24_q[4]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q24L11 = CARRY(Q24_q[4] & !Q24L9);


--Q24_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q24_q[3]_lut_out = Q24_q[3] $ (K1_i354 & Q24L7);
Q24_q[3]_sload_eqn = (K1_second_cnt[26] & K1L46) # (!K1_second_cnt[26] & Q24_q[3]_lut_out);
Q24_q[3] = DFFE(Q24_q[3]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q24L9 = CARRY(!Q24L7 # !Q24_q[3]);


--Q24_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q24_q[2]_lut_out = Q24_q[2] $ (K1_i354 & !Q24L5);
Q24_q[2]_sload_eqn = (K1_second_cnt[26] & K1L56) # (!K1_second_cnt[26] & Q24_q[2]_lut_out);
Q24_q[2] = DFFE(Q24_q[2]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q24L7 = CARRY(Q24_q[2] & !Q24L5);


--Q24_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q24_q[1]_lut_out = Q24_q[1] $ (K1_i354 & Q24L3);
Q24_q[1]_sload_eqn = (K1_second_cnt[26] & K1L66) # (!K1_second_cnt[26] & Q24_q[1]_lut_out);
Q24_q[1] = DFFE(Q24_q[1]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q24L5 = CARRY(!Q24L3 # !Q24_q[1]);


--Q24_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q24_q[0]_lut_out = K1_i354 $ Q24_q[0];
Q24_q[0]_sload_eqn = (K1_second_cnt[26] & K1L76) # (!K1_second_cnt[26] & Q24_q[0]_lut_out);
Q24_q[0] = DFFE(Q24_q[0]_sload_eqn, GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q24L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q24L3 = CARRY(Q24_q[0]);


--Q62_sload_path[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

Q62_sload_path[15]_lut_out = Q62_sload_path[15] $ Q62L13;
Q62_sload_path[15]_reg_input = XD1L28Q & Q62_sload_path[15]_lut_out;
Q62_sload_path[15] = DFFE(Q62_sload_path[15]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );


--Q62_sload_path[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

Q62_sload_path[14]_lut_out = Q62_sload_path[14] $ !Q62L92;
Q62_sload_path[14]_reg_input = XD1L28Q & Q62_sload_path[14]_lut_out;
Q62_sload_path[14] = DFFE(Q62_sload_path[14]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

Q62L13 = CARRY(Q62_sload_path[14] & !Q62L92);


--Q62_sload_path[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

Q62_sload_path[13]_lut_out = Q62_sload_path[13] $ Q62L72;
Q62_sload_path[13]_reg_input = XD1L28Q & Q62_sload_path[13]_lut_out;
Q62_sload_path[13] = DFFE(Q62_sload_path[13]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q62L92 = CARRY(!Q62L72 # !Q62_sload_path[13]);


--Q62_sload_path[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

Q62_sload_path[12]_lut_out = Q62_sload_path[12] $ !Q62L52;
Q62_sload_path[12]_reg_input = XD1L28Q & Q62_sload_path[12]_lut_out;
Q62_sload_path[12] = DFFE(Q62_sload_path[12]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L72 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q62L72 = CARRY(Q62_sload_path[12] & !Q62L52);


--Q62_sload_path[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

Q62_sload_path[11]_lut_out = Q62_sload_path[11] $ Q62L32;
Q62_sload_path[11]_reg_input = XD1L28Q & Q62_sload_path[11]_lut_out;
Q62_sload_path[11] = DFFE(Q62_sload_path[11]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L52 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q62L52 = CARRY(!Q62L32 # !Q62_sload_path[11]);


--Q62_sload_path[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

Q62_sload_path[10]_lut_out = Q62_sload_path[10] $ !Q62L12;
Q62_sload_path[10]_reg_input = XD1L28Q & Q62_sload_path[10]_lut_out;
Q62_sload_path[10] = DFFE(Q62_sload_path[10]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L32 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q62L32 = CARRY(Q62_sload_path[10] & !Q62L12);


--Q62_sload_path[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

Q62_sload_path[9]_lut_out = Q62_sload_path[9] $ Q62L91;
Q62_sload_path[9]_reg_input = XD1L28Q & Q62_sload_path[9]_lut_out;
Q62_sload_path[9] = DFFE(Q62_sload_path[9]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q62L12 = CARRY(!Q62L91 # !Q62_sload_path[9]);


--Q62_sload_path[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

Q62_sload_path[8]_lut_out = Q62_sload_path[8] $ !Q62L71;
Q62_sload_path[8]_reg_input = XD1L28Q & Q62_sload_path[8]_lut_out;
Q62_sload_path[8] = DFFE(Q62_sload_path[8]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q62L91 = CARRY(Q62_sload_path[8] & !Q62L71);


--Q62_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

Q62_sload_path[7]_lut_out = Q62_sload_path[7] $ Q62L51;
Q62_sload_path[7]_reg_input = XD1L28Q & Q62_sload_path[7]_lut_out;
Q62_sload_path[7] = DFFE(Q62_sload_path[7]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q62L71 = CARRY(!Q62L51 # !Q62_sload_path[7]);


--Q62_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q62_sload_path[6]_lut_out = Q62_sload_path[6] $ !Q62L31;
Q62_sload_path[6]_reg_input = XD1L28Q & Q62_sload_path[6]_lut_out;
Q62_sload_path[6] = DFFE(Q62_sload_path[6]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q62L51 = CARRY(Q62_sload_path[6] & !Q62L31);


--Q62_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q62_sload_path[5]_lut_out = Q62_sload_path[5] $ Q62L11;
Q62_sload_path[5]_reg_input = XD1L28Q & Q62_sload_path[5]_lut_out;
Q62_sload_path[5] = DFFE(Q62_sload_path[5]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q62L31 = CARRY(!Q62L11 # !Q62_sload_path[5]);


--Q62_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q62_sload_path[4]_lut_out = Q62_sload_path[4] $ !Q62L9;
Q62_sload_path[4]_reg_input = XD1L28Q & Q62_sload_path[4]_lut_out;
Q62_sload_path[4] = DFFE(Q62_sload_path[4]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q62L11 = CARRY(Q62_sload_path[4] & !Q62L9);


--Q62_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q62_sload_path[3]_lut_out = Q62_sload_path[3] $ Q62L7;
Q62_sload_path[3]_reg_input = XD1L28Q & Q62_sload_path[3]_lut_out;
Q62_sload_path[3] = DFFE(Q62_sload_path[3]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q62L9 = CARRY(!Q62L7 # !Q62_sload_path[3]);


--Q62_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q62_sload_path[2]_lut_out = Q62_sload_path[2] $ !Q62L5;
Q62_sload_path[2]_reg_input = XD1L28Q & Q62_sload_path[2]_lut_out;
Q62_sload_path[2] = DFFE(Q62_sload_path[2]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q62L7 = CARRY(Q62_sload_path[2] & !Q62L5);


--Q62_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q62_sload_path[1]_lut_out = Q62_sload_path[1] $ Q62L3;
Q62_sload_path[1]_reg_input = XD1L28Q & Q62_sload_path[1]_lut_out;
Q62_sload_path[1] = DFFE(Q62_sload_path[1]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q62L5 = CARRY(!Q62L3 # !Q62_sload_path[1]);


--Q62_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q62_sload_path[0]_lut_out = !Q62_sload_path[0];
Q62_sload_path[0]_reg_input = XD1L28Q & Q62_sload_path[0]_lut_out;
Q62_sload_path[0] = DFFE(Q62_sload_path[0]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q62L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q62L3 = CARRY(Q62_sload_path[0]);


--Q23_sload_path[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

Q23_sload_path[15]_lut_out = Q23_sload_path[15] $ Q23L13;
Q23_sload_path[15]_reg_input = XD2L58Q & Q23_sload_path[15]_lut_out;
Q23_sload_path[15] = DFFE(Q23_sload_path[15]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );


--Q23_sload_path[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

Q23_sload_path[14]_lut_out = Q23_sload_path[14] $ !Q23L92;
Q23_sload_path[14]_reg_input = XD2L58Q & Q23_sload_path[14]_lut_out;
Q23_sload_path[14] = DFFE(Q23_sload_path[14]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

Q23L13 = CARRY(Q23_sload_path[14] & !Q23L92);


--Q23_sload_path[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

Q23_sload_path[13]_lut_out = Q23_sload_path[13] $ Q23L72;
Q23_sload_path[13]_reg_input = XD2L58Q & Q23_sload_path[13]_lut_out;
Q23_sload_path[13] = DFFE(Q23_sload_path[13]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

Q23L92 = CARRY(!Q23L72 # !Q23_sload_path[13]);


--Q23_sload_path[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

Q23_sload_path[12]_lut_out = Q23_sload_path[12] $ !Q23L52;
Q23_sload_path[12]_reg_input = XD2L58Q & Q23_sload_path[12]_lut_out;
Q23_sload_path[12] = DFFE(Q23_sload_path[12]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L72 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

Q23L72 = CARRY(Q23_sload_path[12] & !Q23L52);


--Q23_sload_path[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

Q23_sload_path[11]_lut_out = Q23_sload_path[11] $ Q23L32;
Q23_sload_path[11]_reg_input = XD2L58Q & Q23_sload_path[11]_lut_out;
Q23_sload_path[11] = DFFE(Q23_sload_path[11]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L52 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

Q23L52 = CARRY(!Q23L32 # !Q23_sload_path[11]);


--Q23_sload_path[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

Q23_sload_path[10]_lut_out = Q23_sload_path[10] $ !Q23L12;
Q23_sload_path[10]_reg_input = XD2L58Q & Q23_sload_path[10]_lut_out;
Q23_sload_path[10] = DFFE(Q23_sload_path[10]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L32 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

Q23L32 = CARRY(Q23_sload_path[10] & !Q23L12);


--Q23_sload_path[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

Q23_sload_path[9]_lut_out = Q23_sload_path[9] $ Q23L91;
Q23_sload_path[9]_reg_input = XD2L58Q & Q23_sload_path[9]_lut_out;
Q23_sload_path[9] = DFFE(Q23_sload_path[9]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

Q23L12 = CARRY(!Q23L91 # !Q23_sload_path[9]);


--Q23_sload_path[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

Q23_sload_path[8]_lut_out = Q23_sload_path[8] $ !Q23L71;
Q23_sload_path[8]_reg_input = XD2L58Q & Q23_sload_path[8]_lut_out;
Q23_sload_path[8] = DFFE(Q23_sload_path[8]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q23L91 = CARRY(Q23_sload_path[8] & !Q23L71);


--Q23_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

Q23_sload_path[7]_lut_out = Q23_sload_path[7] $ Q23L51;
Q23_sload_path[7]_reg_input = XD2L58Q & Q23_sload_path[7]_lut_out;
Q23_sload_path[7] = DFFE(Q23_sload_path[7]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q23L71 = CARRY(!Q23L51 # !Q23_sload_path[7]);


--Q23_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q23_sload_path[6]_lut_out = Q23_sload_path[6] $ !Q23L31;
Q23_sload_path[6]_reg_input = XD2L58Q & Q23_sload_path[6]_lut_out;
Q23_sload_path[6] = DFFE(Q23_sload_path[6]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q23L51 = CARRY(Q23_sload_path[6] & !Q23L31);


--Q23_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q23_sload_path[5]_lut_out = Q23_sload_path[5] $ Q23L11;
Q23_sload_path[5]_reg_input = XD2L58Q & Q23_sload_path[5]_lut_out;
Q23_sload_path[5] = DFFE(Q23_sload_path[5]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q23L31 = CARRY(!Q23L11 # !Q23_sload_path[5]);


--Q23_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q23_sload_path[4]_lut_out = Q23_sload_path[4] $ !Q23L9;
Q23_sload_path[4]_reg_input = XD2L58Q & Q23_sload_path[4]_lut_out;
Q23_sload_path[4] = DFFE(Q23_sload_path[4]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q23L11 = CARRY(Q23_sload_path[4] & !Q23L9);


--Q23_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q23_sload_path[3]_lut_out = Q23_sload_path[3] $ Q23L7;
Q23_sload_path[3]_reg_input = XD2L58Q & Q23_sload_path[3]_lut_out;
Q23_sload_path[3] = DFFE(Q23_sload_path[3]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q23L9 = CARRY(!Q23L7 # !Q23_sload_path[3]);


--Q23_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q23_sload_path[2]_lut_out = Q23_sload_path[2] $ !Q23L5;
Q23_sload_path[2]_reg_input = XD2L58Q & Q23_sload_path[2]_lut_out;
Q23_sload_path[2] = DFFE(Q23_sload_path[2]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q23L7 = CARRY(Q23_sload_path[2] & !Q23L5);


--Q23_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q23_sload_path[1]_lut_out = Q23_sload_path[1] $ Q23L3;
Q23_sload_path[1]_reg_input = XD2L58Q & Q23_sload_path[1]_lut_out;
Q23_sload_path[1] = DFFE(Q23_sload_path[1]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q23L5 = CARRY(!Q23L3 # !Q23_sload_path[1]);


--Q23_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q23_sload_path[0]_lut_out = !Q23_sload_path[0];
Q23_sload_path[0]_reg_input = XD2L58Q & Q23_sload_path[0]_lut_out;
Q23_sload_path[0] = DFFE(Q23_sload_path[0]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q23L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q23L3 = CARRY(Q23_sload_path[0]);


--Q72_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

Q72_sload_path[7]_lut_out = Q72_sload_path[7] $ Q72L51;
Q72_sload_path[7]_sload_eqn = (AE1L8 & Q72_sset_path[7]) # (!AE1L8 & Q72_sload_path[7]_lut_out);
Q72_sload_path[7] = DFFE(Q72_sload_path[7]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);


--Q72_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q72_sload_path[6]_lut_out = Q72_sload_path[6] $ !Q72L31;
Q72_sload_path[6]_sload_eqn = (AE1L8 & Q72_sset_path[6]) # (!AE1L8 & Q72_sload_path[6]_lut_out);
Q72_sload_path[6] = DFFE(Q72_sload_path[6]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q72L51 = CARRY(Q72_sload_path[6] & !Q72L31);


--Q72_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q72_sload_path[5]_lut_out = Q72_sload_path[5] $ Q72L11;
Q72_sload_path[5]_sload_eqn = (AE1L8 & Q72_sset_path[5]) # (!AE1L8 & Q72_sload_path[5]_lut_out);
Q72_sload_path[5] = DFFE(Q72_sload_path[5]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q72L31 = CARRY(!Q72L11 # !Q72_sload_path[5]);


--Q72_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q72_sload_path[4]_lut_out = Q72_sload_path[4] $ !Q72L9;
Q72_sload_path[4]_sload_eqn = (AE1L8 & Q72_sset_path[4]) # (!AE1L8 & Q72_sload_path[4]_lut_out);
Q72_sload_path[4] = DFFE(Q72_sload_path[4]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q72L11 = CARRY(Q72_sload_path[4] & !Q72L9);


--Q72_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q72_sload_path[3]_lut_out = Q72_sload_path[3] $ Q72L7;
Q72_sload_path[3]_sload_eqn = (AE1L8 & Q72_sset_path[3]) # (!AE1L8 & Q72_sload_path[3]_lut_out);
Q72_sload_path[3] = DFFE(Q72_sload_path[3]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q72L9 = CARRY(!Q72L7 # !Q72_sload_path[3]);


--Q72_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q72_sload_path[2]_lut_out = Q72_sload_path[2] $ !Q72L5;
Q72_sload_path[2]_sload_eqn = (AE1L8 & Q72_sset_path[2]) # (!AE1L8 & Q72_sload_path[2]_lut_out);
Q72_sload_path[2] = DFFE(Q72_sload_path[2]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q72L7 = CARRY(Q72_sload_path[2] & !Q72L5);


--Q72_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q72_sload_path[1]_lut_out = Q72_sload_path[1] $ Q72L3;
Q72_sload_path[1]_sload_eqn = (AE1L8 & Q72_sset_path[1]) # (!AE1L8 & Q72_sload_path[1]_lut_out);
Q72_sload_path[1] = DFFE(Q72_sload_path[1]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q72L5 = CARRY(!Q72L3 # !Q72_sload_path[1]);


--Q72_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q72_sload_path[0]_lut_out = !Q72_sload_path[0];
Q72_sload_path[0]_sload_eqn = (AE1L8 & Q72_sset_path[0]) # (!AE1L8 & Q72_sload_path[0]_lut_out);
Q72_sload_path[0] = DFFE(Q72_sload_path[0]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q72L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q72L3 = CARRY(Q72_sload_path[0]);


--Q33_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

Q33_sload_path[7]_lut_out = Q33_sload_path[7] $ Q33L51;
Q33_sload_path[7]_sload_eqn = (AE2L8 & Q33_sset_path[7]) # (!AE2L8 & Q33_sload_path[7]_lut_out);
Q33_sload_path[7] = DFFE(Q33_sload_path[7]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);


--Q33_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

Q33_sload_path[6]_lut_out = Q33_sload_path[6] $ !Q33L31;
Q33_sload_path[6]_sload_eqn = (AE2L8 & Q33_sset_path[6]) # (!AE2L8 & Q33_sload_path[6]_lut_out);
Q33_sload_path[6] = DFFE(Q33_sload_path[6]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q33L51 = CARRY(Q33_sload_path[6] & !Q33L31);


--Q33_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

Q33_sload_path[5]_lut_out = Q33_sload_path[5] $ Q33L11;
Q33_sload_path[5]_sload_eqn = (AE2L8 & Q33_sset_path[5]) # (!AE2L8 & Q33_sload_path[5]_lut_out);
Q33_sload_path[5] = DFFE(Q33_sload_path[5]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q33L31 = CARRY(!Q33L11 # !Q33_sload_path[5]);


--Q33_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

Q33_sload_path[4]_lut_out = Q33_sload_path[4] $ !Q33L9;
Q33_sload_path[4]_sload_eqn = (AE2L8 & Q33_sset_path[4]) # (!AE2L8 & Q33_sload_path[4]_lut_out);
Q33_sload_path[4] = DFFE(Q33_sload_path[4]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q33L11 = CARRY(Q33_sload_path[4] & !Q33L9);


--Q33_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q33_sload_path[3]_lut_out = Q33_sload_path[3] $ Q33L7;
Q33_sload_path[3]_sload_eqn = (AE2L8 & Q33_sset_path[3]) # (!AE2L8 & Q33_sload_path[3]_lut_out);
Q33_sload_path[3] = DFFE(Q33_sload_path[3]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q33L9 = CARRY(!Q33L7 # !Q33_sload_path[3]);


--Q33_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q33_sload_path[2]_lut_out = Q33_sload_path[2] $ !Q33L5;
Q33_sload_path[2]_sload_eqn = (AE2L8 & Q33_sset_path[2]) # (!AE2L8 & Q33_sload_path[2]_lut_out);
Q33_sload_path[2] = DFFE(Q33_sload_path[2]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q33L7 = CARRY(Q33_sload_path[2] & !Q33L5);


--Q33_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q33_sload_path[1]_lut_out = Q33_sload_path[1] $ Q33L3;
Q33_sload_path[1]_sload_eqn = (AE2L8 & Q33_sset_path[1]) # (!AE2L8 & Q33_sload_path[1]_lut_out);
Q33_sload_path[1] = DFFE(Q33_sload_path[1]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q33L5 = CARRY(!Q33L3 # !Q33_sload_path[1]);


--Q33_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q33_sload_path[0]_lut_out = !Q33_sload_path[0];
Q33_sload_path[0]_sload_eqn = (AE2L8 & Q33_sset_path[0]) # (!AE2L8 & Q33_sload_path[0]_lut_out);
Q33_sload_path[0] = DFFE(Q33_sload_path[0]_sload_eqn, !GLOBAL(TE1_outclock1), , , !L1L4Q);

--Q33L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q33L3 = CARRY(Q33_sload_path[0]);


--Q82_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q82_counter_cell[9]_lut_out = Q82_counter_cell[9] $ (FE1L1 & Q82L91);
Q82_counter_cell[9]_sload_eqn = (FE1_i419 & Q82_sset_path[9]) # (!FE1_i419 & Q82_counter_cell[9]_lut_out);
Q82_counter_cell[9] = DFFE(Q82_counter_cell[9]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q82_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q82_counter_cell[8]_lut_out = Q82_counter_cell[8] $ (FE1L1 & !Q82L71);
Q82_counter_cell[8]_sload_eqn = (FE1_i419 & Q82_sset_path[8]) # (!FE1_i419 & Q82_counter_cell[8]_lut_out);
Q82_counter_cell[8] = DFFE(Q82_counter_cell[8]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q82L91 = CARRY(!Q82_counter_cell[8] & !Q82L71);


--Q82_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q82_counter_cell[7]_lut_out = Q82_counter_cell[7] $ (FE1L1 & Q82L51);
Q82_counter_cell[7]_sload_eqn = (FE1_i419 & Q82_sset_path[7]) # (!FE1_i419 & Q82_counter_cell[7]_lut_out);
Q82_counter_cell[7] = DFFE(Q82_counter_cell[7]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q82L71 = CARRY(Q82_counter_cell[7] # !Q82L51);


--Q82_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q82_counter_cell[6]_lut_out = Q82_counter_cell[6] $ (FE1L1 & !Q82L31);
Q82_counter_cell[6]_sload_eqn = (FE1_i419 & Q82_sset_path[6]) # (!FE1_i419 & Q82_counter_cell[6]_lut_out);
Q82_counter_cell[6] = DFFE(Q82_counter_cell[6]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q82L51 = CARRY(!Q82_counter_cell[6] & !Q82L31);


--Q82_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q82_counter_cell[5]_lut_out = Q82_counter_cell[5] $ (FE1L1 & Q82L11);
Q82_counter_cell[5]_sload_eqn = (FE1_i419 & Q82_sset_path[5]) # (!FE1_i419 & Q82_counter_cell[5]_lut_out);
Q82_counter_cell[5] = DFFE(Q82_counter_cell[5]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q82L31 = CARRY(Q82_counter_cell[5] # !Q82L11);


--Q82_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q82_counter_cell[4]_lut_out = Q82_counter_cell[4] $ (FE1L1 & !Q82L9);
Q82_counter_cell[4]_sload_eqn = (FE1_i419 & Q82_sset_path[4]) # (!FE1_i419 & Q82_counter_cell[4]_lut_out);
Q82_counter_cell[4] = DFFE(Q82_counter_cell[4]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q82L11 = CARRY(!Q82_counter_cell[4] & !Q82L9);


--Q82_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q82_counter_cell[3]_lut_out = Q82_counter_cell[3] $ (FE1L1 & Q82L7);
Q82_counter_cell[3]_sload_eqn = (FE1_i419 & Q82_sset_path[3]) # (!FE1_i419 & Q82_counter_cell[3]_lut_out);
Q82_counter_cell[3] = DFFE(Q82_counter_cell[3]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q82L9 = CARRY(Q82_counter_cell[3] # !Q82L7);


--Q82_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q82_counter_cell[2]_lut_out = Q82_counter_cell[2] $ (FE1L1 & !Q82L5);
Q82_counter_cell[2]_sload_eqn = (FE1_i419 & Q82_sset_path[2]) # (!FE1_i419 & Q82_counter_cell[2]_lut_out);
Q82_counter_cell[2] = DFFE(Q82_counter_cell[2]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q82L7 = CARRY(!Q82_counter_cell[2] & !Q82L5);


--Q82_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q82_counter_cell[1]_lut_out = Q82_counter_cell[1] $ (FE1L1 & Q82L3);
Q82_counter_cell[1]_sload_eqn = (FE1_i419 & Q82_sset_path[1]) # (!FE1_i419 & Q82_counter_cell[1]_lut_out);
Q82_counter_cell[1] = DFFE(Q82_counter_cell[1]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q82L5 = CARRY(Q82_counter_cell[1] # !Q82L3);


--Q82_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q82_counter_cell[0]_lut_out = FE1L1 $ Q82_counter_cell[0];
Q82_counter_cell[0]_sload_eqn = (FE1_i419 & Q82_sset_path[0]) # (!FE1_i419 & Q82_counter_cell[0]_lut_out);
Q82_counter_cell[0] = DFFE(Q82_counter_cell[0]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q82L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q82L3 = CARRY(!Q82_counter_cell[0]);


--Q43_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q43_counter_cell[9]_lut_out = Q43_counter_cell[9] $ (FE2L1 & Q43L91);
Q43_counter_cell[9]_sload_eqn = (FE2_i419 & Q43_sset_path[9]) # (!FE2_i419 & Q43_counter_cell[9]_lut_out);
Q43_counter_cell[9] = DFFE(Q43_counter_cell[9]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q43_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q43_counter_cell[8]_lut_out = Q43_counter_cell[8] $ (FE2L1 & !Q43L71);
Q43_counter_cell[8]_sload_eqn = (FE2_i419 & Q43_sset_path[8]) # (!FE2_i419 & Q43_counter_cell[8]_lut_out);
Q43_counter_cell[8] = DFFE(Q43_counter_cell[8]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q43L91 = CARRY(!Q43_counter_cell[8] & !Q43L71);


--Q43_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q43_counter_cell[7]_lut_out = Q43_counter_cell[7] $ (FE2L1 & Q43L51);
Q43_counter_cell[7]_sload_eqn = (FE2_i419 & Q43_sset_path[7]) # (!FE2_i419 & Q43_counter_cell[7]_lut_out);
Q43_counter_cell[7] = DFFE(Q43_counter_cell[7]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q43L71 = CARRY(Q43_counter_cell[7] # !Q43L51);


--Q43_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q43_counter_cell[6]_lut_out = Q43_counter_cell[6] $ (FE2L1 & !Q43L31);
Q43_counter_cell[6]_sload_eqn = (FE2_i419 & Q43_sset_path[6]) # (!FE2_i419 & Q43_counter_cell[6]_lut_out);
Q43_counter_cell[6] = DFFE(Q43_counter_cell[6]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q43L51 = CARRY(!Q43_counter_cell[6] & !Q43L31);


--Q43_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q43_counter_cell[5]_lut_out = Q43_counter_cell[5] $ (FE2L1 & Q43L11);
Q43_counter_cell[5]_sload_eqn = (FE2_i419 & Q43_sset_path[5]) # (!FE2_i419 & Q43_counter_cell[5]_lut_out);
Q43_counter_cell[5] = DFFE(Q43_counter_cell[5]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q43L31 = CARRY(Q43_counter_cell[5] # !Q43L11);


--Q43_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q43_counter_cell[4]_lut_out = Q43_counter_cell[4] $ (FE2L1 & !Q43L9);
Q43_counter_cell[4]_sload_eqn = (FE2_i419 & Q43_sset_path[4]) # (!FE2_i419 & Q43_counter_cell[4]_lut_out);
Q43_counter_cell[4] = DFFE(Q43_counter_cell[4]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q43L11 = CARRY(!Q43_counter_cell[4] & !Q43L9);


--Q43_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q43_counter_cell[3]_lut_out = Q43_counter_cell[3] $ (FE2L1 & Q43L7);
Q43_counter_cell[3]_sload_eqn = (FE2_i419 & Q43_sset_path[3]) # (!FE2_i419 & Q43_counter_cell[3]_lut_out);
Q43_counter_cell[3] = DFFE(Q43_counter_cell[3]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q43L9 = CARRY(Q43_counter_cell[3] # !Q43L7);


--Q43_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q43_counter_cell[2]_lut_out = Q43_counter_cell[2] $ (FE2L1 & !Q43L5);
Q43_counter_cell[2]_sload_eqn = (FE2_i419 & Q43_sset_path[2]) # (!FE2_i419 & Q43_counter_cell[2]_lut_out);
Q43_counter_cell[2] = DFFE(Q43_counter_cell[2]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q43L7 = CARRY(!Q43_counter_cell[2] & !Q43L5);


--Q43_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q43_counter_cell[1]_lut_out = Q43_counter_cell[1] $ (FE2L1 & Q43L3);
Q43_counter_cell[1]_sload_eqn = (FE2_i419 & Q43_sset_path[1]) # (!FE2_i419 & Q43_counter_cell[1]_lut_out);
Q43_counter_cell[1] = DFFE(Q43_counter_cell[1]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q43L5 = CARRY(Q43_counter_cell[1] # !Q43L3);


--Q43_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q43_counter_cell[0]_lut_out = FE2L1 $ Q43_counter_cell[0];
Q43_counter_cell[0]_sload_eqn = (FE2_i419 & Q43_sset_path[0]) # (!FE2_i419 & Q43_counter_cell[0]_lut_out);
Q43_counter_cell[0] = DFFE(Q43_counter_cell[0]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q43L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q43L3 = CARRY(!Q43_counter_cell[0]);


--Q2_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

Q2_q[7]_lut_out = Q2_q[7] $ Q2L51;
Q2_q[7]_sload_eqn = (C1L011 & C1L111) # (!C1L011 & Q2_q[7]_lut_out);
Q2_q[7] = DFFE(Q2_q[7]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );


--Q2_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

Q2_q[6]_lut_out = Q2_q[6] $ !Q2L31;
Q2_q[6]_sload_eqn = (C1L011 & C1L211) # (!C1L011 & Q2_q[6]_lut_out);
Q2_q[6] = DFFE(Q2_q[6]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q2L51 = CARRY(Q2_q[6] & !Q2L31);


--Q2_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

Q2_q[5]_lut_out = Q2_q[5] $ Q2L11;
Q2_q[5]_sload_eqn = (C1L011 & C1L311) # (!C1L011 & Q2_q[5]_lut_out);
Q2_q[5] = DFFE(Q2_q[5]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q2L31 = CARRY(!Q2L11 # !Q2_q[5]);


--Q2_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

Q2_q[4]_lut_out = Q2_q[4] $ !Q2L9;
Q2_q[4]_sload_eqn = (C1L011 & C1L411) # (!C1L011 & Q2_q[4]_lut_out);
Q2_q[4] = DFFE(Q2_q[4]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q2L11 = CARRY(Q2_q[4] & !Q2L9);


--Q2_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

Q2_q[3]_lut_out = Q2_q[3] $ Q2L7;
Q2_q[3]_sload_eqn = (C1L011 & C1L511) # (!C1L011 & Q2_q[3]_lut_out);
Q2_q[3] = DFFE(Q2_q[3]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q2L9 = CARRY(!Q2L7 # !Q2_q[3]);


--Q2_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

Q2_q[2]_lut_out = Q2_q[2] $ !Q2L5;
Q2_q[2]_sload_eqn = (C1L011 & C1L611) # (!C1L011 & Q2_q[2]_lut_out);
Q2_q[2] = DFFE(Q2_q[2]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q2L7 = CARRY(Q2_q[2] & !Q2L5);


--Q2_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

Q2_q[1]_lut_out = Q2_q[1] $ Q2L3;
Q2_q[1]_sload_eqn = (C1L011 & C1L711) # (!C1L011 & Q2_q[1]_lut_out);
Q2_q[1] = DFFE(Q2_q[1]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q2L5 = CARRY(!Q2L3 # !Q2_q[1]);


--Q2_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

Q2_q[0]_lut_out = !Q2_q[0];
Q2_q[0]_sload_eqn = (C1L011 & C1L811) # (!C1L011 & Q2_q[0]_lut_out);
Q2_q[0] = DFFE(Q2_q[0]_sload_eqn, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q2L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q2L3 = CARRY(Q2_q[0]);


--Q03_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q03_counter_cell[9]_lut_out = Q03_counter_cell[9] $ (FE1_i2252 & Q03L12);
Q03_counter_cell[9]_sload_eqn = (FE1_i2241 & Q03_sset_path[9]) # (!FE1_i2241 & Q03_counter_cell[9]_lut_out);
Q03_counter_cell[9] = DFFE(Q03_counter_cell[9]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q03_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q03_counter_cell[8]_lut_out = Q03_counter_cell[8] $ (FE1_i2252 & !Q03L71);
Q03_counter_cell[8]_sload_eqn = (FE1_i2241 & Q03_sset_path[8]) # (!FE1_i2241 & Q03_counter_cell[8]_lut_out);
Q03_counter_cell[8] = DFFE(Q03_counter_cell[8]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L12 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q03L12 = CARRY(!Q03_counter_cell[8] & !Q03L71);


--Q03_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q03_counter_cell[7]_lut_out = Q03_counter_cell[7] $ (FE1_i2252 & Q03L51);
Q03_counter_cell[7]_sload_eqn = (FE1_i2241 & Q03_sset_path[7]) # (!FE1_i2241 & Q03_counter_cell[7]_lut_out);
Q03_counter_cell[7] = DFFE(Q03_counter_cell[7]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q03L71 = CARRY(Q03_counter_cell[7] # !Q03L51);


--Q03_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q03_counter_cell[6]_lut_out = Q03_counter_cell[6] $ (FE1_i2252 & !Q03L31);
Q03_counter_cell[6]_sload_eqn = (FE1_i2241 & Q03_sset_path[6]) # (!FE1_i2241 & Q03_counter_cell[6]_lut_out);
Q03_counter_cell[6] = DFFE(Q03_counter_cell[6]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q03L51 = CARRY(!Q03_counter_cell[6] & !Q03L31);


--Q03_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q03_counter_cell[5]_lut_out = Q03_counter_cell[5] $ (FE1_i2252 & Q03L11);
Q03_counter_cell[5]_sload_eqn = (FE1_i2241 & Q03_sset_path[5]) # (!FE1_i2241 & Q03_counter_cell[5]_lut_out);
Q03_counter_cell[5] = DFFE(Q03_counter_cell[5]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q03L31 = CARRY(Q03_counter_cell[5] # !Q03L11);


--Q03_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q03_counter_cell[4]_lut_out = Q03_counter_cell[4] $ (FE1_i2252 & !Q03L9);
Q03_counter_cell[4]_sload_eqn = (FE1_i2241 & Q03_sset_path[4]) # (!FE1_i2241 & Q03_counter_cell[4]_lut_out);
Q03_counter_cell[4] = DFFE(Q03_counter_cell[4]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q03L11 = CARRY(!Q03_counter_cell[4] & !Q03L9);


--Q03_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q03_counter_cell[3]_lut_out = Q03_counter_cell[3] $ (FE1_i2252 & Q03L7);
Q03_counter_cell[3]_sload_eqn = (FE1_i2241 & Q03_sset_path[3]) # (!FE1_i2241 & Q03_counter_cell[3]_lut_out);
Q03_counter_cell[3] = DFFE(Q03_counter_cell[3]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q03L9 = CARRY(Q03_counter_cell[3] # !Q03L7);


--Q03_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q03_counter_cell[2]_lut_out = Q03_counter_cell[2] $ (FE1_i2252 & !Q03L5);
Q03_counter_cell[2]_sload_eqn = (FE1_i2241 & Q03_sset_path[2]) # (!FE1_i2241 & Q03_counter_cell[2]_lut_out);
Q03_counter_cell[2] = DFFE(Q03_counter_cell[2]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q03L7 = CARRY(!Q03_counter_cell[2] & !Q03L5);


--Q03_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q03_counter_cell[1]_lut_out = Q03_counter_cell[1] $ (FE1_i2252 & Q03L3);
Q03_counter_cell[1]_sload_eqn = (FE1_i2241 & Q03_sset_path[1]) # (!FE1_i2241 & Q03_counter_cell[1]_lut_out);
Q03_counter_cell[1] = DFFE(Q03_counter_cell[1]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q03L5 = CARRY(Q03_counter_cell[1] # !Q03L3);


--Q03_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q03_counter_cell[0]_lut_out = FE1_i2252 $ Q03_counter_cell[0];
Q03_counter_cell[0]_sload_eqn = (FE1_i2241 & Q03_sset_path[0]) # (!FE1_i2241 & Q03_counter_cell[0]_lut_out);
Q03_counter_cell[0] = DFFE(Q03_counter_cell[0]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q03L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q03L3 = CARRY(!Q03_counter_cell[0]);


--Q63_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

Q63_counter_cell[9]_lut_out = Q63_counter_cell[9] $ (FE2_i2252 & Q63L12);
Q63_counter_cell[9]_sload_eqn = (FE2_i2241 & Q63_sset_path[9]) # (!FE2_i2241 & Q63_counter_cell[9]_lut_out);
Q63_counter_cell[9] = DFFE(Q63_counter_cell[9]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--Q63_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

Q63_counter_cell[8]_lut_out = Q63_counter_cell[8] $ (FE2_i2252 & !Q63L71);
Q63_counter_cell[8]_sload_eqn = (FE2_i2241 & Q63_sset_path[8]) # (!FE2_i2241 & Q63_counter_cell[8]_lut_out);
Q63_counter_cell[8] = DFFE(Q63_counter_cell[8]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L12 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

Q63L12 = CARRY(!Q63_counter_cell[8] & !Q63L71);


--Q63_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

Q63_counter_cell[7]_lut_out = Q63_counter_cell[7] $ (FE2_i2252 & Q63L51);
Q63_counter_cell[7]_sload_eqn = (FE2_i2241 & Q63_sset_path[7]) # (!FE2_i2241 & Q63_counter_cell[7]_lut_out);
Q63_counter_cell[7] = DFFE(Q63_counter_cell[7]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

Q63L71 = CARRY(Q63_counter_cell[7] # !Q63L51);


--Q63_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

Q63_counter_cell[6]_lut_out = Q63_counter_cell[6] $ (FE2_i2252 & !Q63L31);
Q63_counter_cell[6]_sload_eqn = (FE2_i2241 & Q63_sset_path[6]) # (!FE2_i2241 & Q63_counter_cell[6]_lut_out);
Q63_counter_cell[6] = DFFE(Q63_counter_cell[6]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

Q63L51 = CARRY(!Q63_counter_cell[6] & !Q63L31);


--Q63_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

Q63_counter_cell[5]_lut_out = Q63_counter_cell[5] $ (FE2_i2252 & Q63L11);
Q63_counter_cell[5]_sload_eqn = (FE2_i2241 & Q63_sset_path[5]) # (!FE2_i2241 & Q63_counter_cell[5]_lut_out);
Q63_counter_cell[5] = DFFE(Q63_counter_cell[5]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

Q63L31 = CARRY(Q63_counter_cell[5] # !Q63L11);


--Q63_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

Q63_counter_cell[4]_lut_out = Q63_counter_cell[4] $ (FE2_i2252 & !Q63L9);
Q63_counter_cell[4]_sload_eqn = (FE2_i2241 & Q63_sset_path[4]) # (!FE2_i2241 & Q63_counter_cell[4]_lut_out);
Q63_counter_cell[4] = DFFE(Q63_counter_cell[4]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

Q63L11 = CARRY(!Q63_counter_cell[4] & !Q63L9);


--Q63_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

Q63_counter_cell[3]_lut_out = Q63_counter_cell[3] $ (FE2_i2252 & Q63L7);
Q63_counter_cell[3]_sload_eqn = (FE2_i2241 & Q63_sset_path[3]) # (!FE2_i2241 & Q63_counter_cell[3]_lut_out);
Q63_counter_cell[3] = DFFE(Q63_counter_cell[3]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q63L9 = CARRY(Q63_counter_cell[3] # !Q63L7);


--Q63_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

Q63_counter_cell[2]_lut_out = Q63_counter_cell[2] $ (FE2_i2252 & !Q63L5);
Q63_counter_cell[2]_sload_eqn = (FE2_i2241 & Q63_sset_path[2]) # (!FE2_i2241 & Q63_counter_cell[2]_lut_out);
Q63_counter_cell[2] = DFFE(Q63_counter_cell[2]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q63L7 = CARRY(!Q63_counter_cell[2] & !Q63L5);


--Q63_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

Q63_counter_cell[1]_lut_out = Q63_counter_cell[1] $ (FE2_i2252 & Q63L3);
Q63_counter_cell[1]_sload_eqn = (FE2_i2241 & Q63_sset_path[1]) # (!FE2_i2241 & Q63_counter_cell[1]_lut_out);
Q63_counter_cell[1] = DFFE(Q63_counter_cell[1]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q63L5 = CARRY(Q63_counter_cell[1] # !Q63L3);


--Q63_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

Q63_counter_cell[0]_lut_out = FE2_i2252 $ Q63_counter_cell[0];
Q63_counter_cell[0]_sload_eqn = (FE2_i2241 & Q63_sset_path[0]) # (!FE2_i2241 & Q63_counter_cell[0]_lut_out);
Q63_counter_cell[0] = DFFE(Q63_counter_cell[0]_sload_eqn, !GLOBAL(TE1_outclock0), !L1L4Q, , );

--Q63L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q63L3 = CARRY(!Q63_counter_cell[0]);


--Q1_sload_path[31] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is normal

Q1_sload_path[31]_lut_out = Q1_sload_path[31] $ Q1L36;
Q1_sload_path[31] = DFFE(Q1_sload_path[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);


--Q1_sload_path[30] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

Q1_sload_path[30]_lut_out = Q1_sload_path[30] $ !Q1L16;
Q1_sload_path[30] = DFFE(Q1_sload_path[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L36 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

Q1L36 = CARRY(Q1_sload_path[30] & !Q1L16);


--Q1_sload_path[29] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

Q1_sload_path[29]_lut_out = Q1_sload_path[29] $ Q1L95;
Q1_sload_path[29] = DFFE(Q1_sload_path[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L16 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

Q1L16 = CARRY(!Q1L95 # !Q1_sload_path[29]);


--Q1_sload_path[28] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

Q1_sload_path[28]_lut_out = Q1_sload_path[28] $ !Q1L75;
Q1_sload_path[28] = DFFE(Q1_sload_path[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L95 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Q1L95 = CARRY(Q1_sload_path[28] & !Q1L75);


--Q1_sload_path[27] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

Q1_sload_path[27]_lut_out = Q1_sload_path[27] $ Q1L55;
Q1_sload_path[27] = DFFE(Q1_sload_path[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L75 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Q1L75 = CARRY(!Q1L55 # !Q1_sload_path[27]);


--Q1_sload_path[26] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

Q1_sload_path[26]_lut_out = Q1_sload_path[26] $ !Q1L35;
Q1_sload_path[26] = DFFE(Q1_sload_path[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L55 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Q1L55 = CARRY(Q1_sload_path[26] & !Q1L35);


--Q1_sload_path[25] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

Q1_sload_path[25]_lut_out = Q1_sload_path[25] $ Q1L15;
Q1_sload_path[25] = DFFE(Q1_sload_path[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L35 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Q1L35 = CARRY(!Q1L15 # !Q1_sload_path[25]);


--Q1_sload_path[24] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

Q1_sload_path[24]_lut_out = Q1_sload_path[24] $ !Q1L94;
Q1_sload_path[24] = DFFE(Q1_sload_path[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L15 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Q1L15 = CARRY(Q1_sload_path[24] & !Q1L94);


--Q1_sload_path[23] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

Q1_sload_path[23]_lut_out = Q1_sload_path[23] $ Q1L74;
Q1_sload_path[23] = DFFE(Q1_sload_path[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L94 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Q1L94 = CARRY(!Q1L74 # !Q1_sload_path[23]);


--Q1_sload_path[22] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

Q1_sload_path[22]_lut_out = Q1_sload_path[22] $ !Q1L54;
Q1_sload_path[22] = DFFE(Q1_sload_path[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L74 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Q1L74 = CARRY(Q1_sload_path[22] & !Q1L54);


--Q1_sload_path[21] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

Q1_sload_path[21]_lut_out = Q1_sload_path[21] $ Q1L34;
Q1_sload_path[21] = DFFE(Q1_sload_path[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L54 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Q1L54 = CARRY(!Q1L34 # !Q1_sload_path[21]);


--Q1_sload_path[20] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

Q1_sload_path[20]_lut_out = Q1_sload_path[20] $ !Q1L14;
Q1_sload_path[20] = DFFE(Q1_sload_path[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L34 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Q1L34 = CARRY(Q1_sload_path[20] & !Q1L14);


--Q1_sload_path[19] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

Q1_sload_path[19]_lut_out = Q1_sload_path[19] $ Q1L93;
Q1_sload_path[19] = DFFE(Q1_sload_path[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L14 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Q1L14 = CARRY(!Q1L93 # !Q1_sload_path[19]);


--Q1_sload_path[18] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

Q1_sload_path[18]_lut_out = Q1_sload_path[18] $ !Q1L73;
Q1_sload_path[18] = DFFE(Q1_sload_path[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L93 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Q1L93 = CARRY(Q1_sload_path[18] & !Q1L73);


--Q1_sload_path[17] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

Q1_sload_path[17]_lut_out = Q1_sload_path[17] $ Q1L53;
Q1_sload_path[17] = DFFE(Q1_sload_path[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L73 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Q1L73 = CARRY(!Q1L53 # !Q1_sload_path[17]);


--Q1_sload_path[16] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

Q1_sload_path[16]_lut_out = Q1_sload_path[16] $ !Q1L33;
Q1_sload_path[16] = DFFE(Q1_sload_path[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L53 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Q1L53 = CARRY(Q1_sload_path[16] & !Q1L33);


--Q1_sload_path[15] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

Q1_sload_path[15]_lut_out = Q1_sload_path[15] $ Q1L13;
Q1_sload_path[15] = DFFE(Q1_sload_path[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L33 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Q1L33 = CARRY(!Q1L13 # !Q1_sload_path[15]);


--Q1_sload_path[14] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

Q1_sload_path[14]_lut_out = Q1_sload_path[14] $ !Q1L92;
Q1_sload_path[14] = DFFE(Q1_sload_path[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L13 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Q1L13 = CARRY(Q1_sload_path[14] & !Q1L92);


--Q1_sload_path[13] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

Q1_sload_path[13]_lut_out = Q1_sload_path[13] $ Q1L72;
Q1_sload_path[13] = DFFE(Q1_sload_path[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L92 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Q1L92 = CARRY(!Q1L72 # !Q1_sload_path[13]);


--Q1_sload_path[12] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

Q1_sload_path[12]_lut_out = Q1_sload_path[12] $ !Q1L52;
Q1_sload_path[12] = DFFE(Q1_sload_path[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L72 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Q1L72 = CARRY(Q1_sload_path[12] & !Q1L52);


--Q1_sload_path[11] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

Q1_sload_path[11]_lut_out = Q1_sload_path[11] $ Q1L32;
Q1_sload_path[11] = DFFE(Q1_sload_path[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L52 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Q1L52 = CARRY(!Q1L32 # !Q1_sload_path[11]);


--Q1_sload_path[10] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

Q1_sload_path[10]_lut_out = Q1_sload_path[10] $ !Q1L12;
Q1_sload_path[10] = DFFE(Q1_sload_path[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L32 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Q1L32 = CARRY(Q1_sload_path[10] & !Q1L12);


--Q1_sload_path[9] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

Q1_sload_path[9]_lut_out = Q1_sload_path[9] $ Q1L91;
Q1_sload_path[9] = DFFE(Q1_sload_path[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L12 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Q1L12 = CARRY(!Q1L91 # !Q1_sload_path[9]);


--Q1_sload_path[8] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

Q1_sload_path[8]_lut_out = Q1_sload_path[8] $ !Q1L71;
Q1_sload_path[8] = DFFE(Q1_sload_path[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L91 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Q1L91 = CARRY(Q1_sload_path[8] & !Q1L71);


--Q1_sload_path[7] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

Q1_sload_path[7]_lut_out = Q1_sload_path[7] $ Q1L51;
Q1_sload_path[7] = DFFE(Q1_sload_path[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L71 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Q1L71 = CARRY(!Q1L51 # !Q1_sload_path[7]);


--Q1_sload_path[6] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

Q1_sload_path[6]_lut_out = Q1_sload_path[6] $ !Q1L31;
Q1_sload_path[6] = DFFE(Q1_sload_path[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L51 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Q1L51 = CARRY(Q1_sload_path[6] & !Q1L31);


--Q1_sload_path[5] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

Q1_sload_path[5]_lut_out = Q1_sload_path[5] $ Q1L11;
Q1_sload_path[5] = DFFE(Q1_sload_path[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L31 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Q1L31 = CARRY(!Q1L11 # !Q1_sload_path[5]);


--Q1_sload_path[4] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

Q1_sload_path[4]_lut_out = Q1_sload_path[4] $ !Q1L9;
Q1_sload_path[4] = DFFE(Q1_sload_path[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L11 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q1L11 = CARRY(Q1_sload_path[4] & !Q1L9);


--Q1_sload_path[3] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q1_sload_path[3]_lut_out = Q1_sload_path[3] $ Q1L7;
Q1_sload_path[3] = DFFE(Q1_sload_path[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L9 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q1L9 = CARRY(!Q1L7 # !Q1_sload_path[3]);


--Q1_sload_path[2] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q1_sload_path[2]_lut_out = Q1_sload_path[2] $ !Q1L5;
Q1_sload_path[2] = DFFE(Q1_sload_path[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L7 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q1L7 = CARRY(Q1_sload_path[2] & !Q1L5);


--Q1_sload_path[1] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q1_sload_path[1]_lut_out = Q1_sload_path[1] $ Q1L3;
Q1_sload_path[1] = DFFE(Q1_sload_path[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L5 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q1L5 = CARRY(!Q1L3 # !Q1_sload_path[1]);


--Q1_sload_path[0] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q1_sload_path[0]_lut_out = !Q1_sload_path[0];
Q1_sload_path[0] = DFFE(Q1_sload_path[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , i131);

--Q1L3 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q1L3 = CARRY(Q1_sload_path[0]);


--Q44_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

Q44_sload_path[47]_lut_out = Q44_sload_path[47] $ Q44L59;
Q44_sload_path[47] = DFFE(Q44_sload_path[47]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--Q44_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

Q44_sload_path[46]_lut_out = Q44_sload_path[46] $ !Q44L39;
Q44_sload_path[46] = DFFE(Q44_sload_path[46]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

Q44L59 = CARRY(Q44_sload_path[46] & !Q44L39);


--Q44_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

Q44_sload_path[45]_lut_out = Q44_sload_path[45] $ Q44L19;
Q44_sload_path[45] = DFFE(Q44_sload_path[45]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

Q44L39 = CARRY(!Q44L19 # !Q44_sload_path[45]);


--Q44_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

Q44_sload_path[44]_lut_out = Q44_sload_path[44] $ !Q44L98;
Q44_sload_path[44] = DFFE(Q44_sload_path[44]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

Q44L19 = CARRY(Q44_sload_path[44] & !Q44L98);


--Q44_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

Q44_sload_path[43]_lut_out = Q44_sload_path[43] $ Q44L78;
Q44_sload_path[43] = DFFE(Q44_sload_path[43]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

Q44L98 = CARRY(!Q44L78 # !Q44_sload_path[43]);


--Q44_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

Q44_sload_path[42]_lut_out = Q44_sload_path[42] $ !Q44L58;
Q44_sload_path[42] = DFFE(Q44_sload_path[42]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

Q44L78 = CARRY(Q44_sload_path[42] & !Q44L58);


--Q44_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

Q44_sload_path[41]_lut_out = Q44_sload_path[41] $ Q44L38;
Q44_sload_path[41] = DFFE(Q44_sload_path[41]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

Q44L58 = CARRY(!Q44L38 # !Q44_sload_path[41]);


--Q44_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

Q44_sload_path[40]_lut_out = Q44_sload_path[40] $ !Q44L18;
Q44_sload_path[40] = DFFE(Q44_sload_path[40]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

Q44L38 = CARRY(Q44_sload_path[40] & !Q44L18);


--Q44_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

Q44_sload_path[39]_lut_out = Q44_sload_path[39] $ Q44L97;
Q44_sload_path[39] = DFFE(Q44_sload_path[39]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

Q44L18 = CARRY(!Q44L97 # !Q44_sload_path[39]);


--Q44_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

Q44_sload_path[38]_lut_out = Q44_sload_path[38] $ !Q44L77;
Q44_sload_path[38] = DFFE(Q44_sload_path[38]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

Q44L97 = CARRY(Q44_sload_path[38] & !Q44L77);


--Q44_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

Q44_sload_path[37]_lut_out = Q44_sload_path[37] $ Q44L57;
Q44_sload_path[37] = DFFE(Q44_sload_path[37]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

Q44L77 = CARRY(!Q44L57 # !Q44_sload_path[37]);


--Q44_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

Q44_sload_path[36]_lut_out = Q44_sload_path[36] $ !Q44L37;
Q44_sload_path[36] = DFFE(Q44_sload_path[36]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

Q44L57 = CARRY(Q44_sload_path[36] & !Q44L37);


--Q44_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

Q44_sload_path[35]_lut_out = Q44_sload_path[35] $ Q44L17;
Q44_sload_path[35] = DFFE(Q44_sload_path[35]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

Q44L37 = CARRY(!Q44L17 # !Q44_sload_path[35]);


--Q44_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

Q44_sload_path[34]_lut_out = Q44_sload_path[34] $ !Q44L96;
Q44_sload_path[34] = DFFE(Q44_sload_path[34]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

Q44L17 = CARRY(Q44_sload_path[34] & !Q44L96);


--Q44_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

Q44_sload_path[33]_lut_out = Q44_sload_path[33] $ Q44L76;
Q44_sload_path[33] = DFFE(Q44_sload_path[33]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

Q44L96 = CARRY(!Q44L76 # !Q44_sload_path[33]);


--Q44_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

Q44_sload_path[32]_lut_out = Q44_sload_path[32] $ !Q44L56;
Q44_sload_path[32] = DFFE(Q44_sload_path[32]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

Q44L76 = CARRY(Q44_sload_path[32] & !Q44L56);


--Q44_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

Q44_sload_path[31]_lut_out = Q44_sload_path[31] $ Q44L36;
Q44_sload_path[31] = DFFE(Q44_sload_path[31]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

Q44L56 = CARRY(!Q44L36 # !Q44_sload_path[31]);


--Q44_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

Q44_sload_path[30]_lut_out = Q44_sload_path[30] $ !Q44L16;
Q44_sload_path[30] = DFFE(Q44_sload_path[30]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

Q44L36 = CARRY(Q44_sload_path[30] & !Q44L16);


--Q44_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

Q44_sload_path[29]_lut_out = Q44_sload_path[29] $ Q44L95;
Q44_sload_path[29] = DFFE(Q44_sload_path[29]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

Q44L16 = CARRY(!Q44L95 # !Q44_sload_path[29]);


--Q44_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

Q44_sload_path[28]_lut_out = Q44_sload_path[28] $ !Q44L75;
Q44_sload_path[28] = DFFE(Q44_sload_path[28]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Q44L95 = CARRY(Q44_sload_path[28] & !Q44L75);


--Q44_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

Q44_sload_path[27]_lut_out = Q44_sload_path[27] $ Q44L55;
Q44_sload_path[27] = DFFE(Q44_sload_path[27]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Q44L75 = CARRY(!Q44L55 # !Q44_sload_path[27]);


--Q44_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

Q44_sload_path[26]_lut_out = Q44_sload_path[26] $ !Q44L35;
Q44_sload_path[26] = DFFE(Q44_sload_path[26]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Q44L55 = CARRY(Q44_sload_path[26] & !Q44L35);


--Q44_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

Q44_sload_path[25]_lut_out = Q44_sload_path[25] $ Q44L15;
Q44_sload_path[25] = DFFE(Q44_sload_path[25]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Q44L35 = CARRY(!Q44L15 # !Q44_sload_path[25]);


--Q44_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

Q44_sload_path[24]_lut_out = Q44_sload_path[24] $ !Q44L94;
Q44_sload_path[24] = DFFE(Q44_sload_path[24]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Q44L15 = CARRY(Q44_sload_path[24] & !Q44L94);


--Q44_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

Q44_sload_path[23]_lut_out = Q44_sload_path[23] $ Q44L74;
Q44_sload_path[23] = DFFE(Q44_sload_path[23]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Q44L94 = CARRY(!Q44L74 # !Q44_sload_path[23]);


--Q44_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

Q44_sload_path[22]_lut_out = Q44_sload_path[22] $ !Q44L54;
Q44_sload_path[22] = DFFE(Q44_sload_path[22]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Q44L74 = CARRY(Q44_sload_path[22] & !Q44L54);


--Q44_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

Q44_sload_path[21]_lut_out = Q44_sload_path[21] $ Q44L34;
Q44_sload_path[21] = DFFE(Q44_sload_path[21]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Q44L54 = CARRY(!Q44L34 # !Q44_sload_path[21]);


--Q44_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

Q44_sload_path[20]_lut_out = Q44_sload_path[20] $ !Q44L14;
Q44_sload_path[20] = DFFE(Q44_sload_path[20]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Q44L34 = CARRY(Q44_sload_path[20] & !Q44L14);


--Q44_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

Q44_sload_path[19]_lut_out = Q44_sload_path[19] $ Q44L93;
Q44_sload_path[19] = DFFE(Q44_sload_path[19]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Q44L14 = CARRY(!Q44L93 # !Q44_sload_path[19]);


--Q44_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

Q44_sload_path[18]_lut_out = Q44_sload_path[18] $ !Q44L73;
Q44_sload_path[18] = DFFE(Q44_sload_path[18]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Q44L93 = CARRY(Q44_sload_path[18] & !Q44L73);


--Q44_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

Q44_sload_path[17]_lut_out = Q44_sload_path[17] $ Q44L53;
Q44_sload_path[17] = DFFE(Q44_sload_path[17]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Q44L73 = CARRY(!Q44L53 # !Q44_sload_path[17]);


--Q44_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

Q44_sload_path[16]_lut_out = Q44_sload_path[16] $ !Q44L33;
Q44_sload_path[16] = DFFE(Q44_sload_path[16]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Q44L53 = CARRY(Q44_sload_path[16] & !Q44L33);


--Q44_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

Q44_sload_path[15]_lut_out = Q44_sload_path[15] $ Q44L13;
Q44_sload_path[15] = DFFE(Q44_sload_path[15]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Q44L33 = CARRY(!Q44L13 # !Q44_sload_path[15]);


--Q44_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

Q44_sload_path[14]_lut_out = Q44_sload_path[14] $ !Q44L92;
Q44_sload_path[14] = DFFE(Q44_sload_path[14]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Q44L13 = CARRY(Q44_sload_path[14] & !Q44L92);


--Q44_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

Q44_sload_path[13]_lut_out = Q44_sload_path[13] $ Q44L72;
Q44_sload_path[13] = DFFE(Q44_sload_path[13]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Q44L92 = CARRY(!Q44L72 # !Q44_sload_path[13]);


--Q44_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

Q44_sload_path[12]_lut_out = Q44_sload_path[12] $ !Q44L52;
Q44_sload_path[12] = DFFE(Q44_sload_path[12]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Q44L72 = CARRY(Q44_sload_path[12] & !Q44L52);


--Q44_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

Q44_sload_path[11]_lut_out = Q44_sload_path[11] $ Q44L32;
Q44_sload_path[11] = DFFE(Q44_sload_path[11]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Q44L52 = CARRY(!Q44L32 # !Q44_sload_path[11]);


--Q44_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

Q44_sload_path[10]_lut_out = Q44_sload_path[10] $ !Q44L12;
Q44_sload_path[10] = DFFE(Q44_sload_path[10]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Q44L32 = CARRY(Q44_sload_path[10] & !Q44L12);


--Q44_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

Q44_sload_path[9]_lut_out = Q44_sload_path[9] $ Q44L91;
Q44_sload_path[9] = DFFE(Q44_sload_path[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Q44L12 = CARRY(!Q44L91 # !Q44_sload_path[9]);


--Q44_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

Q44_sload_path[8]_lut_out = Q44_sload_path[8] $ !Q44L71;
Q44_sload_path[8] = DFFE(Q44_sload_path[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Q44L91 = CARRY(Q44_sload_path[8] & !Q44L71);


--Q44_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

Q44_sload_path[7]_lut_out = Q44_sload_path[7] $ Q44L51;
Q44_sload_path[7] = DFFE(Q44_sload_path[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Q44L71 = CARRY(!Q44L51 # !Q44_sload_path[7]);


--Q44_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

Q44_sload_path[6]_lut_out = Q44_sload_path[6] $ !Q44L31;
Q44_sload_path[6] = DFFE(Q44_sload_path[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Q44L51 = CARRY(Q44_sload_path[6] & !Q44L31);


--Q44_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

Q44_sload_path[5]_lut_out = Q44_sload_path[5] $ Q44L11;
Q44_sload_path[5] = DFFE(Q44_sload_path[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Q44L31 = CARRY(!Q44L11 # !Q44_sload_path[5]);


--Q44_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

Q44_sload_path[4]_lut_out = Q44_sload_path[4] $ !Q44L9;
Q44_sload_path[4] = DFFE(Q44_sload_path[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Q44L11 = CARRY(Q44_sload_path[4] & !Q44L9);


--Q44_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

Q44_sload_path[3]_lut_out = Q44_sload_path[3] $ Q44L7;
Q44_sload_path[3] = DFFE(Q44_sload_path[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Q44L9 = CARRY(!Q44L7 # !Q44_sload_path[3]);


--Q44_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

Q44_sload_path[2]_lut_out = Q44_sload_path[2] $ !Q44L5;
Q44_sload_path[2] = DFFE(Q44_sload_path[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Q44L7 = CARRY(Q44_sload_path[2] & !Q44L5);


--Q44_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

Q44_sload_path[1]_lut_out = Q44_sload_path[1] $ Q44L3;
Q44_sload_path[1] = DFFE(Q44_sload_path[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Q44L5 = CARRY(!Q44L3 # !Q44_sload_path[1]);


--Q44_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q44_sload_path[0]_lut_out = !Q44_sload_path[0];
Q44_sload_path[0] = DFFE(Q44_sload_path[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q44L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q44L3 = CARRY(Q44_sload_path[0]);


--Q3_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

Q3_sload_path[4]_lut_out = Q3_sload_path[4] $ !Q3L9;
Q3_sload_path[4]_reg_input = !C1L79 & Q3_sload_path[4]_lut_out;
Q3_sload_path[4] = DFFE(Q3_sload_path[4]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );


--Q3_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

Q3_sload_path[3]_lut_out = Q3_sload_path[3] $ Q3L7;
Q3_sload_path[3]_reg_input = !C1L79 & Q3_sload_path[3]_lut_out;
Q3_sload_path[3] = DFFE(Q3_sload_path[3]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q3L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

Q3L9 = CARRY(!Q3L7 # !Q3_sload_path[3]);


--Q3_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

Q3_sload_path[2]_lut_out = Q3_sload_path[2] $ !Q3L5;
Q3_sload_path[2]_reg_input = !C1L79 & Q3_sload_path[2]_lut_out;
Q3_sload_path[2] = DFFE(Q3_sload_path[2]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q3L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

Q3L7 = CARRY(Q3_sload_path[2] & !Q3L5);


--Q3_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

Q3_sload_path[1]_lut_out = Q3_sload_path[1] $ Q3L3;
Q3_sload_path[1]_reg_input = !C1L79 & Q3_sload_path[1]_lut_out;
Q3_sload_path[1] = DFFE(Q3_sload_path[1]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q3L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

Q3L5 = CARRY(!Q3L3 # !Q3_sload_path[1]);


--Q3_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

Q3_sload_path[0]_lut_out = !Q3_sload_path[0];
Q3_sload_path[0]_reg_input = !C1L79 & Q3_sload_path[0]_lut_out;
Q3_sload_path[0] = DFFE(Q3_sload_path[0]_reg_input, GLOBAL(TE1_outclock1), !L1L4Q, , );

--Q3L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

Q3L3 = CARRY(Q3_sload_path[0]);


--XB2L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

XB2L61 = Q32_pre_out[13] # Q32_pre_out[12] # !XB2_or_node[0][5];

--XB2_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

XB2_or_node[0][6] = CARRY(Q32_pre_out[13] # Q32_pre_out[12] # !XB2_or_node[0][5]);


--XB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

XB1L61 = Q8_pre_out[13] # Q8_pre_out[12] # !XB1_or_node[0][5];

--XB1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

XB1_or_node[0][6] = CARRY(Q8_pre_out[13] # Q8_pre_out[12] # !XB1_or_node[0][5]);


--AC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138
--operation mode is arithmetic

AC1L51 = Q8_pre_out[13] & Q8_pre_out[12] & !AC1_and_node[0][5];

--AC1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]
--operation mode is arithmetic

AC1_and_node[0][6] = CARRY(Q8_pre_out[13] & Q8_pre_out[12] & !AC1_and_node[0][5]);


--XB2L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

XB2L41 = Q32_pre_out[11] # Q32_pre_out[10] # XB2_or_node[0][4];

--XB2_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

XB2_or_node[0][5] = CARRY(!Q32_pre_out[11] & !Q32_pre_out[10] & !XB2_or_node[0][4]);


--XB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

XB1L41 = Q8_pre_out[11] # Q8_pre_out[10] # XB1_or_node[0][4];

--XB1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

XB1_or_node[0][5] = CARRY(!Q8_pre_out[11] & !Q8_pre_out[10] & !XB1_or_node[0][4]);


--AC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139
--operation mode is arithmetic

AC1L31 = Q8_pre_out[11] & Q8_pre_out[10] & AC1_and_node[0][4];

--AC1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]
--operation mode is arithmetic

AC1_and_node[0][5] = CARRY(!AC1_and_node[0][4] # !Q8_pre_out[10] # !Q8_pre_out[11]);


--XB2L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

XB2L21 = Q32_pre_out[9] # Q32_pre_out[8] # !XB2_or_node[0][3];

--XB2_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

XB2_or_node[0][4] = CARRY(Q32_pre_out[9] # Q32_pre_out[8] # !XB2_or_node[0][3]);


--XB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

XB1L21 = Q8_pre_out[9] # Q8_pre_out[8] # !XB1_or_node[0][3];

--XB1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

XB1_or_node[0][4] = CARRY(Q8_pre_out[9] # Q8_pre_out[8] # !XB1_or_node[0][3]);


--WB6L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400
--operation mode is arithmetic

WB6L12 = KB1_inst10[8] & (!WB6_lcarry[7] # !COM_AD_D[10]) # !KB1_inst10[8] & !COM_AD_D[10] & !WB6_lcarry[7];

--WB6_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

WB6_lcarry[8] = CARRY(KB1_inst10[8] & (!WB6_lcarry[7] # !COM_AD_D[10]) # !KB1_inst10[8] & !COM_AD_D[10] & !WB6_lcarry[7]);


--AC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140
--operation mode is arithmetic

AC1L11 = Q8_pre_out[9] & Q8_pre_out[8] & !AC1_and_node[0][3];

--AC1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]
--operation mode is arithmetic

AC1_and_node[0][4] = CARRY(Q8_pre_out[9] & Q8_pre_out[8] & !AC1_and_node[0][3]);


--XB2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

XB2L01 = Q32_pre_out[7] # Q32_pre_out[6] # XB2_or_node[0][2];

--XB2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

XB2_or_node[0][3] = CARRY(!Q32_pre_out[7] & !Q32_pre_out[6] & !XB2_or_node[0][2]);


--XB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

XB1L01 = Q8_pre_out[7] # Q8_pre_out[6] # XB1_or_node[0][2];

--XB1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

XB1_or_node[0][3] = CARRY(!Q8_pre_out[7] & !Q8_pre_out[6] & !XB1_or_node[0][2]);


--WB6L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401
--operation mode is arithmetic

WB6L91 = KB1_inst10[7] & (WB6_lcarry[6] # !COM_AD_D[9]) # !KB1_inst10[7] & !COM_AD_D[9] & WB6_lcarry[6];

--WB6_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

WB6_lcarry[7] = CARRY(KB1_inst10[7] & COM_AD_D[9] & !WB6_lcarry[6] # !KB1_inst10[7] & (COM_AD_D[9] # !WB6_lcarry[6]));


--AC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141
--operation mode is arithmetic

AC1L9 = Q8_pre_out[7] & Q8_pre_out[6] & AC1_and_node[0][2];

--AC1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]
--operation mode is arithmetic

AC1_and_node[0][3] = CARRY(!AC1_and_node[0][2] # !Q8_pre_out[6] # !Q8_pre_out[7]);


--XB2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

XB2L8 = Q32_pre_out[5] # Q32_pre_out[4] # !XB2_or_node[0][1];

--XB2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

XB2_or_node[0][2] = CARRY(Q32_pre_out[5] # Q32_pre_out[4] # !XB2_or_node[0][1]);


--XB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

XB1L8 = Q8_pre_out[5] # Q8_pre_out[4] # !XB1_or_node[0][1];

--XB1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

XB1_or_node[0][2] = CARRY(Q8_pre_out[5] # Q8_pre_out[4] # !XB1_or_node[0][1]);


--WB6L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402
--operation mode is arithmetic

WB6L71 = KB1_inst10[6] & (!WB6_lcarry[5] # !COM_AD_D[8]) # !KB1_inst10[6] & !COM_AD_D[8] & !WB6_lcarry[5];

--WB6_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

WB6_lcarry[6] = CARRY(KB1_inst10[6] & (!WB6_lcarry[5] # !COM_AD_D[8]) # !KB1_inst10[6] & !COM_AD_D[8] & !WB6_lcarry[5]);


--AC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142
--operation mode is arithmetic

AC1L7 = Q8_pre_out[5] & Q8_pre_out[4] & !AC1_and_node[0][1];

--AC1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]
--operation mode is arithmetic

AC1_and_node[0][2] = CARRY(Q8_pre_out[5] & Q8_pre_out[4] & !AC1_and_node[0][1]);


--XB2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

XB2L6 = Q32_pre_out[3] # Q32_pre_out[2] # XB2_or_node[0][0];

--XB2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

XB2_or_node[0][1] = CARRY(!Q32_pre_out[3] & !Q32_pre_out[2] & !XB2_or_node[0][0]);


--XB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

XB1L6 = Q8_pre_out[3] # Q8_pre_out[2] # XB1_or_node[0][0];

--XB1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

XB1_or_node[0][1] = CARRY(!Q8_pre_out[3] & !Q8_pre_out[2] & !XB1_or_node[0][0]);


--WB6L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403
--operation mode is arithmetic

WB6L51 = KB1_inst10[5] & (WB6_lcarry[4] # !COM_AD_D[7]) # !KB1_inst10[5] & !COM_AD_D[7] & WB6_lcarry[4];

--WB6_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

WB6_lcarry[5] = CARRY(KB1_inst10[5] & COM_AD_D[7] & !WB6_lcarry[4] # !KB1_inst10[5] & (COM_AD_D[7] # !WB6_lcarry[4]));


--AC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143
--operation mode is arithmetic

AC1L5 = Q8_pre_out[3] & Q8_pre_out[2] & AC1_and_node[0][0];

--AC1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]
--operation mode is arithmetic

AC1_and_node[0][1] = CARRY(!AC1_and_node[0][0] # !Q8_pre_out[2] # !Q8_pre_out[3]);


--XB2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

XB2L4 = Q32_pre_out[1] # Q32_sload_path[0];

--XB2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

XB2_or_node[0][0] = CARRY(Q32_pre_out[1] # Q32_sload_path[0]);


--XB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

XB1L4 = Q8_pre_out[1] # Q8_sload_path[0];

--XB1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

XB1_or_node[0][0] = CARRY(Q8_pre_out[1] # Q8_sload_path[0]);


--WB6L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404
--operation mode is arithmetic

WB6L31 = KB1_inst10[4] & (!WB6_lcarry[3] # !COM_AD_D[6]) # !KB1_inst10[4] & !COM_AD_D[6] & !WB6_lcarry[3];

--WB6_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

WB6_lcarry[4] = CARRY(KB1_inst10[4] & (!WB6_lcarry[3] # !COM_AD_D[6]) # !KB1_inst10[4] & !COM_AD_D[6] & !WB6_lcarry[3]);


--AC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144
--operation mode is arithmetic

AC1L3 = Q8_pre_out[1] & Q8_sload_path[0];

--AC1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]
--operation mode is arithmetic

AC1_and_node[0][0] = CARRY(Q8_pre_out[1] & Q8_sload_path[0]);


--WB6L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405
--operation mode is arithmetic

WB6L11 = KB1_inst10[3] & (WB6_lcarry[2] # !COM_AD_D[5]) # !KB1_inst10[3] & !COM_AD_D[5] & WB6_lcarry[2];

--WB6_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

WB6_lcarry[3] = CARRY(KB1_inst10[3] & COM_AD_D[5] & !WB6_lcarry[2] # !KB1_inst10[3] & (COM_AD_D[5] # !WB6_lcarry[2]));


--WB6L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406
--operation mode is arithmetic

WB6L9 = KB1_inst10[2] & (!WB6_lcarry[1] # !COM_AD_D[4]) # !KB1_inst10[2] & !COM_AD_D[4] & !WB6_lcarry[1];

--WB6_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

WB6_lcarry[2] = CARRY(KB1_inst10[2] & (!WB6_lcarry[1] # !COM_AD_D[4]) # !KB1_inst10[2] & !COM_AD_D[4] & !WB6_lcarry[1]);


--WB6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407
--operation mode is arithmetic

WB6L7 = KB1_inst10[1] & (WB6_lcarry[0] # !COM_AD_D[3]) # !KB1_inst10[1] & !COM_AD_D[3] & WB6_lcarry[0];

--WB6_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

WB6_lcarry[1] = CARRY(KB1_inst10[1] & COM_AD_D[3] & !WB6_lcarry[0] # !KB1_inst10[1] & (COM_AD_D[3] # !WB6_lcarry[0]));


--WB6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408
--operation mode is arithmetic

WB6L5 = KB1_inst10[0] & !COM_AD_D[2];

--WB6_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

WB6_lcarry[0] = CARRY(KB1_inst10[0] & !COM_AD_D[2]);


--DF2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0]
DF2_portadataout[0] = INPUT();


--DF1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
DF1_portadataout[0] = INPUT();

--DF1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1]
DF1_portadataout[1] = INPUT();

--DF1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2]
DF1_portadataout[2] = INPUT();

--DF1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3]
DF1_portadataout[3] = INPUT();

--DF1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4]
DF1_portadataout[4] = INPUT();

--DF1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5]
DF1_portadataout[5] = INPUT();

--DF1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6]
DF1_portadataout[6] = INPUT();

--DF1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7]
DF1_portadataout[7] = INPUT();

--DF1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8]
DF1_portadataout[8] = INPUT();

--DF1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9]
DF1_portadataout[9] = INPUT();

--DF1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10]
DF1_portadataout[10] = INPUT();

--DF1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11]
DF1_portadataout[11] = INPUT();

--DF1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12]
DF1_portadataout[12] = INPUT();

--DF1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13]
DF1_portadataout[13] = INPUT();

--DF1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14]
DF1_portadataout[14] = INPUT();

--DF1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15]
DF1_portadataout[15] = INPUT();

--DF1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16]
DF1_portadataout[16] = INPUT();

--DF1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17]
DF1_portadataout[17] = INPUT();

--DF1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18]
DF1_portadataout[18] = INPUT();

--DF1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19]
DF1_portadataout[19] = INPUT();

--DF1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20]
DF1_portadataout[20] = INPUT();

--DF1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21]
DF1_portadataout[21] = INPUT();

--DF1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22]
DF1_portadataout[22] = INPUT();

--DF1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23]
DF1_portadataout[23] = INPUT();

--DF1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24]
DF1_portadataout[24] = INPUT();

--DF1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25]
DF1_portadataout[25] = INPUT();

--DF1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26]
DF1_portadataout[26] = INPUT();

--DF1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27]
DF1_portadataout[27] = INPUT();

--DF1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28]
DF1_portadataout[28] = INPUT();

--DF1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29]
DF1_portadataout[29] = INPUT();

--DF1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30]
DF1_portadataout[30] = INPUT();

--DF1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31]
DF1_portadataout[31] = INPUT();


--CF1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
CF1_core = INPUT();

--CF1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
CF1_MASTERHWRITE = INPUT();

--CF1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
CF1_SLAVEHREADYO = INPUT();

--CF1_SLAVEBUSERRINT is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEBUSERRINT
CF1_SLAVEBUSERRINT = INPUT();

--CF1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
CF1L37 = INPUT();

--CF1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
CF1L57 = INPUT();

--CF1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
CF1L47 = INPUT();

--CF1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
CF1L421 = INPUT();

--CF1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
CF1L27 = INPUT();

--CF1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
CF1L321 = INPUT();

--CF1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
CF1L811 = INPUT();

--CF1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
CF1L25 = INPUT();

--CF1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
CF1L15 = INPUT();

--CF1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
CF1L92 = INPUT();

--CF1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
CF1L43 = INPUT();

--CF1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
CF1L941 = INPUT();

--CF1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
CF1L641 = INPUT();

--CF1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
CF1L741 = INPUT();

--CF1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
CF1L151 = INPUT();

--CF1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
CF1L051 = INPUT();

--CF1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
CF1L841 = INPUT();

--CF1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
CF1_MASTERHADDR[2] = INPUT();

--CF1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
CF1_MASTERHADDR[3] = INPUT();

--CF1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
CF1_MASTERHADDR[4] = INPUT();

--CF1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
CF1_MASTERHADDR[5] = INPUT();

--CF1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
CF1_MASTERHADDR[6] = INPUT();

--CF1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
CF1_MASTERHADDR[7] = INPUT();

--CF1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
CF1_MASTERHADDR[8] = INPUT();

--CF1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
CF1_MASTERHADDR[9] = INPUT();

--CF1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
CF1_MASTERHADDR[10] = INPUT();

--CF1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11]
CF1_MASTERHADDR[11] = INPUT();

--CF1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
CF1_MASTERHADDR[12] = INPUT();

--CF1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
CF1_MASTERHADDR[13] = INPUT();

--CF1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
CF1_MASTERHTRANS[0] = INPUT();

--CF1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
CF1_MASTERHTRANS[1] = INPUT();

--CF1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
CF1_MASTERHSIZE[0] = INPUT();

--CF1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
CF1_MASTERHSIZE[1] = INPUT();

--CF1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
CF1_MASTERHBURST[0] = INPUT();

--CF1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
CF1_MASTERHBURST[1] = INPUT();

--CF1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
CF1_MASTERHBURST[2] = INPUT();

--CF1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
CF1_MASTERHWDATA[0] = INPUT();

--CF1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
CF1_MASTERHWDATA[1] = INPUT();

--CF1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
CF1_MASTERHWDATA[2] = INPUT();

--CF1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
CF1_MASTERHWDATA[3] = INPUT();

--CF1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
CF1_MASTERHWDATA[4] = INPUT();

--CF1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
CF1_MASTERHWDATA[5] = INPUT();

--CF1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
CF1_MASTERHWDATA[6] = INPUT();

--CF1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
CF1_MASTERHWDATA[7] = INPUT();

--CF1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
CF1_MASTERHWDATA[8] = INPUT();

--CF1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
CF1_MASTERHWDATA[9] = INPUT();

--CF1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
CF1_MASTERHWDATA[10] = INPUT();

--CF1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
CF1_MASTERHWDATA[11] = INPUT();

--CF1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
CF1_MASTERHWDATA[12] = INPUT();

--CF1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
CF1_MASTERHWDATA[13] = INPUT();

--CF1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
CF1_MASTERHWDATA[14] = INPUT();

--CF1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
CF1_MASTERHWDATA[15] = INPUT();

--CF1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
CF1_MASTERHWDATA[16] = INPUT();

--CF1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
CF1_MASTERHWDATA[17] = INPUT();

--CF1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
CF1_MASTERHWDATA[18] = INPUT();

--CF1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
CF1_MASTERHWDATA[19] = INPUT();

--CF1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
CF1_MASTERHWDATA[20] = INPUT();

--CF1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
CF1_MASTERHWDATA[21] = INPUT();

--CF1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
CF1_MASTERHWDATA[22] = INPUT();

--CF1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
CF1_MASTERHWDATA[23] = INPUT();

--CF1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
CF1_MASTERHWDATA[24] = INPUT();

--CF1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
CF1_MASTERHWDATA[25] = INPUT();

--CF1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
CF1_MASTERHWDATA[26] = INPUT();

--CF1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
CF1_MASTERHWDATA[27] = INPUT();

--CF1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
CF1_MASTERHWDATA[28] = INPUT();

--CF1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
CF1_MASTERHWDATA[29] = INPUT();

--CF1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
CF1_MASTERHWDATA[30] = INPUT();

--CF1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
CF1_MASTERHWDATA[31] = INPUT();

--CF1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0]
CF1_SLAVEHRESP[0] = INPUT();

--CF1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1]
CF1_SLAVEHRESP[1] = INPUT();

--CF1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
CF1L87 = INPUT();

--CF1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
CF1L97 = INPUT();

--CF1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
CF1L08 = INPUT();

--CF1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
CF1L18 = INPUT();

--CF1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
CF1L75 = INPUT();

--CF1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
CF1L85 = INPUT();

--CF1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
CF1L95 = INPUT();

--CF1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
CF1L06 = INPUT();

--CF1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
CF1L16 = INPUT();

--CF1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
CF1L26 = INPUT();

--CF1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
CF1L36 = INPUT();

--CF1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
CF1L46 = INPUT();

--CF1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
CF1L56 = INPUT();

--CF1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
CF1L66 = INPUT();

--CF1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
CF1L76 = INPUT();

--CF1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
CF1L86 = INPUT();

--CF1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
CF1L96 = INPUT();

--CF1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
CF1L07 = INPUT();

--CF1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
CF1L17 = INPUT();

--CF1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
CF1L67 = INPUT();

--CF1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
CF1L77 = INPUT();

--CF1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
CF1L68 = INPUT();

--CF1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
CF1L78 = INPUT();

--CF1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
CF1L88 = INPUT();

--CF1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
CF1L98 = INPUT();

--CF1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
CF1L09 = INPUT();

--CF1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
CF1L19 = INPUT();

--CF1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
CF1L29 = INPUT();

--CF1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
CF1L39 = INPUT();

--CF1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
CF1L49 = INPUT();

--CF1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
CF1L59 = INPUT();

--CF1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
CF1L69 = INPUT();

--CF1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
CF1L79 = INPUT();

--CF1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
CF1L89 = INPUT();

--CF1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
CF1L99 = INPUT();

--CF1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
CF1L001 = INPUT();

--CF1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
CF1L101 = INPUT();

--CF1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
CF1L201 = INPUT();

--CF1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
CF1L301 = INPUT();

--CF1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
CF1L401 = INPUT();

--CF1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
CF1L501 = INPUT();

--CF1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
CF1L601 = INPUT();

--CF1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
CF1L701 = INPUT();

--CF1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
CF1L801 = INPUT();

--CF1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
CF1L901 = INPUT();

--CF1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
CF1L011 = INPUT();

--CF1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
CF1L111 = INPUT();

--CF1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
CF1L211 = INPUT();

--CF1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
CF1L311 = INPUT();

--CF1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
CF1L411 = INPUT();

--CF1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
CF1L511 = INPUT();

--CF1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
CF1L611 = INPUT();

--CF1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
CF1L711 = INPUT();

--CF1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
CF1L911 = INPUT();

--CF1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
CF1L021 = INPUT();

--CF1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
CF1L121 = INPUT();

--CF1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
CF1L221 = INPUT();

--CF1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
CF1L28 = INPUT();

--CF1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
CF1L38 = INPUT();

--CF1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
CF1L48 = INPUT();

--CF1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
CF1L58 = INPUT();

--CF1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
CF1L53 = INPUT();

--CF1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
CF1L63 = INPUT();

--CF1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
CF1L73 = INPUT();

--CF1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
CF1L83 = INPUT();

--CF1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
CF1L93 = INPUT();

--CF1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
CF1L04 = INPUT();

--CF1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
CF1L14 = INPUT();

--CF1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
CF1L24 = INPUT();

--CF1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
CF1L34 = INPUT();

--CF1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
CF1L44 = INPUT();

--CF1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
CF1L54 = INPUT();

--CF1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
CF1L64 = INPUT();

--CF1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
CF1L74 = INPUT();

--CF1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
CF1L84 = INPUT();

--CF1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
CF1L94 = INPUT();

--CF1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
CF1L05 = INPUT();

--CF1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
CF1L72 = INPUT();

--CF1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
CF1L82 = INPUT();

--CF1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
CF1L03 = INPUT();

--CF1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
CF1L13 = INPUT();

--CF1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
CF1L23 = INPUT();

--CF1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
CF1L33 = INPUT();

--CF1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
CF1L2 = INPUT();

--CF1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
CF1L3 = INPUT();

--CF1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
CF1L4 = INPUT();

--CF1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
CF1L5 = INPUT();

--CF1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
CF1L6 = INPUT();

--CF1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
CF1L7 = INPUT();

--CF1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
CF1L8 = INPUT();

--CF1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
CF1L9 = INPUT();

--CF1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
CF1L01 = INPUT();

--CF1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
CF1L11 = INPUT();

--CF1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
CF1L21 = INPUT();

--CF1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
CF1L31 = INPUT();

--CF1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
CF1L41 = INPUT();

--CF1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
CF1L51 = INPUT();

--CF1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
CF1L61 = INPUT();

--CF1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
CF1L71 = INPUT();

--CF1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
CF1L81 = INPUT();

--CF1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
CF1L91 = INPUT();

--CF1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
CF1L02 = INPUT();

--CF1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
CF1L12 = INPUT();

--CF1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
CF1L22 = INPUT();

--CF1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
CF1L32 = INPUT();

--CF1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
CF1L42 = INPUT();

--CF1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
CF1L52 = INPUT();

--CF1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
CF1L62 = INPUT();


--S1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SYS_RESET
--operation mode is normal

S1_SYS_RESET_lut_out = !V1L81Q & (S1_SYS_RESET # AB1L32Q & S1_CMD_WAIT);
S1_SYS_RESET = DFFE(S1_SYS_RESET_lut_out, GLOBAL(TE1_outclock0), , , );


--QC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~36
--operation mode is normal

QC1L71 = !Q61_sload_path[1] & !Q61_sload_path[2] # !Q61_sload_path[3];


--RB4_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

RB4_dffs[0]_lut_out = RB4_dffs[1] # FD1L9Q;
RB4_dffs[0] = DFFE(RB4_dffs[0]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--QC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2222
--operation mode is normal

QC1L21 = Q51_pre_out[7] $ (Q61_sload_path[4] # !QC1L71) # !RB4_dffs[0];


--V1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg
--operation mode is normal

V1L41Q_lut_out = V1L5 # V1L41Q & (!V1L1 # !V1L01);
V1L41Q = DFFE(V1L41Q_lut_out, GLOBAL(TE1_outclock0), !S1L25, , );


--V1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg
--operation mode is normal

V1L51Q_lut_out = S1_SND_PULSE & (V1L2 # V1L51Q & !V1L6) # !S1_SND_PULSE & V1L51Q & !V1L6;
V1L51Q = DFFE(V1L51Q_lut_out, GLOBAL(TE1_outclock0), !S1L25, , );


--QC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2223
--operation mode is normal

QC1L31 = V1L41Q & Q51_pre_out[7] & !V1L51Q # !V1L41Q & (V1L51Q & !Q51_pre_out[7] # !V1L51Q & QC1L21);


--QC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~37
--operation mode is normal

QC1L81 = !Q61_sload_path[4] & (!Q61_sload_path[1] & !Q61_sload_path[2] # !Q61_sload_path[3]);


--QC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2224
--operation mode is normal

QC1L8 = !V1L51Q & (V1L41Q # RB4_dffs[0] & QC1L81);


--QC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2225
--operation mode is normal

QC1L9 = !V1L41Q & (V1L51Q # RB4_dffs[0] & !QC1L81);


--QC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[6]~2226
--operation mode is normal

QC1L11 = QC1L8 & (QC1L9 # Q51_pre_out[6]) # !QC1L8 & QC1L9 & !Q51_pre_out[6];


--QC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2227
--operation mode is normal

QC1L01 = QC1L8 & (QC1L9 # Q51_pre_out[5]) # !QC1L8 & QC1L9 & !Q51_pre_out[5];


--QC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[4]~2228
--operation mode is normal

QC1L7 = QC1L8 & (QC1L9 # Q51_pre_out[4]) # !QC1L8 & QC1L9 & !Q51_pre_out[4];


--QC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[3]~2229
--operation mode is normal

QC1L6 = QC1L8 & (QC1L9 # Q51_pre_out[3]) # !QC1L8 & QC1L9 & !Q51_pre_out[3];


--QC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[2]~2230
--operation mode is normal

QC1L5 = QC1L8 & (QC1L9 # Q51_pre_out[2]) # !QC1L8 & QC1L9 & !Q51_pre_out[2];


--QC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[1]~2231
--operation mode is normal

QC1L4 = QC1L8 & (QC1L9 # Q51_pre_out[1]) # !QC1L8 & QC1L9 & !Q51_pre_out[1];


--QC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[0]~2232
--operation mode is normal

QC1L3 = QC1L8 & (QC1L9 # Q51_q[0]) # !QC1L8 & QC1L9 & !Q51_q[0];


--SD1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig
--operation mode is normal

SD1_ATWDTrigger_A_sig_lut_out = SD1_launch_mode_A[1] & (SD1_launch_mode_A[0] # SD1_discSPE) # !SD1_launch_mode_A[1] & SD1_launch_mode_A[0] & SD1_discMPE;
SD1_ATWDTrigger_A_sig = DFFE(SD1_ATWDTrigger_A_sig_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L452Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0
--operation mode is normal

BE1L452Q_lut_out = BE1L452Q & (BE1L613Q # !BE1L032) # !BE1L132;
BE1L452Q = DFFE(BE1L452Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0
--operation mode is normal

BE1L32Q_lut_out = BE1_counterclk_high # !BE1_counterclk_low & !BE1_counter_clock_cclk;
BE1L32Q = DFFE(BE1L32Q_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );


--BE1L113Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0
--operation mode is normal

BE1L113Q_lut_out = BE1L123Q # BE1L023Q # BE1L332 & BE1L113Q;
BE1L113Q = DFFE(BE1L113Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L652Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0
--operation mode is normal

BE1L652Q_lut_out = BE1L652Q & !BE1L032 # !BE1L213Q # !BE1L432;
BE1L652Q = DFFE(BE1L652Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1]
--operation mode is normal

BE1_channel[1]_lut_out = BE1L47 # BE1_channel[1] & (!BE1L532 # !BE1L432);
BE1_channel[1] = DFFE(BE1_channel[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0]
--operation mode is normal

BE1_channel[0]_lut_out = BE1_channel[0] & (!BE1L532 # !BE1L432) # !BE1_channel[0] & BE1L513Q;
BE1_channel[0] = DFFE(BE1_channel[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L862Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0
--operation mode is normal

BE1L862Q_lut_out = BE1L323Q # BE1L862Q & (BE1L423Q # !BE1L832);
BE1L862Q = DFFE(BE1L862Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0
--operation mode is normal

BE1L1Q_lut_out = BE1L513Q # BE1L932 & BE1L1Q # !BE1L042;
BE1L1Q = DFFE(BE1L1Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0
--operation mode is normal

BE1L42Q_lut_out = BE1L07 # BE1L42Q & (!BE1L922 # !BE1L632);
BE1L42Q = DFFE(BE1L42Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0
--operation mode is normal

BE1L52Q_lut_out = BE1L223Q # BE1L52Q & !BE1L532 # !BE1L132;
BE1L52Q = DFFE(BE1L52Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--SD1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig
--operation mode is normal

SD1_ATWDTrigger_B_sig_lut_out = SD1_launch_mode_B[0] & (SD1_launch_mode_B[1] # SD1_discMPE) # !SD1_launch_mode_B[0] & SD1_launch_mode_B[1] & SD1_discSPE;
SD1_ATWDTrigger_B_sig = DFFE(SD1_ATWDTrigger_B_sig_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L652Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0
--operation mode is normal

BE2L652Q_lut_out = BE2L652Q & (BE2L713Q # !BE2L032) # !BE2L132;
BE2L652Q = DFFE(BE2L652Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0
--operation mode is normal

BE2L32Q_lut_out = BE2_counterclk_high # !BE2_counterclk_low & !BE2_counter_clock_cclk;
BE2L32Q = DFFE(BE2L32Q_lut_out, GLOBAL(TE2_outclock1), !L1L4Q, , );


--BE2L313Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0
--operation mode is normal

BE2L313Q_lut_out = BE2L023Q # BE2L123Q # BE2L522 & BE2L313Q;
BE2L313Q = DFFE(BE2L313Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L852Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0
--operation mode is normal

BE2L852Q_lut_out = BE2L852Q & !BE2L032 # !BE1L213Q # !BE2L232;
BE2L852Q = DFFE(BE2L852Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1]
--operation mode is normal

BE2_channel[1]_lut_out = BE2_channel[1] & (BE2L17 # BE2L613Q & !BE2_channel[0]) # !BE2_channel[1] & BE2L613Q & BE2_channel[0];
BE2_channel[1] = DFFE(BE2_channel[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0]
--operation mode is normal

BE2_channel[0]_lut_out = BE2_channel[0] & (!BE2L532 # !BE2L232) # !BE2_channel[0] & BE2L613Q;
BE2_channel[0] = DFFE(BE2_channel[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L072Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0
--operation mode is normal

BE2L072Q_lut_out = BE2L323Q # BE2L072Q & (!BE2L432 # !BE2L452);
BE2L072Q = DFFE(BE2L072Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0
--operation mode is normal

BE2L1Q_lut_out = BE2L613Q # BE2L732 # !BE1L213Q # !BE2L232;
BE2L1Q = DFFE(BE2L1Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0
--operation mode is normal

BE2L42Q_lut_out = BE2L07 & BE2L42Q # !BE1L213Q # !BE2L922;
BE2L42Q = DFFE(BE2L42Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0
--operation mode is normal

BE2L52Q_lut_out = BE2L52Q & (!BE2L832 # !BE2L332) # !BE2L232;
BE2L52Q = DFFE(BE2L52Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--C1L86Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0
--operation mode is normal

C1L86Q_lut_out = M1_CS_ctrl_local.CS_enable[1] & (C1_now_action # C1L86Q & !C1L421) # !M1_CS_ctrl_local.CS_enable[1] & C1L86Q & !C1L421;
C1L86Q = DFFE(C1L86Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1_led_out is calibration_sources:inst_calibration_sources|led_out
--operation mode is normal

C1_led_out_lut_out = M1_CS_ctrl_local.CS_enable[2] & (C1_now_action # C1_led_out & !C1L421) # !M1_CS_ctrl_local.CS_enable[2] & C1_led_out & !C1L421;
C1_led_out = DFFE(C1_led_out_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out
--operation mode is normal

C1_flasher_board_out_lut_out = M1_CS_ctrl_local.CS_enable[3] & (C1_now_action # C1L89 & C1_flasher_board_out) # !M1_CS_ctrl_local.CS_enable[3] & C1L89 & C1_flasher_board_out;
C1_flasher_board_out = DFFE(C1_flasher_board_out_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--M1_CS_FL_aux_reset_local is slaveregister:inst_slaveregister|CS_FL_aux_reset_local
--operation mode is normal

M1_CS_FL_aux_reset_local_lut_out = CF1_MASTERHWDATA[0];
M1_CS_FL_aux_reset_local = DFFE(M1_CS_FL_aux_reset_local_lut_out, GLOBAL(TE1_outclock0), , , M1L262);


--CB1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR
--operation mode is normal

CB1_DPR_DAT_WR_lut_out = MB1L01Q & CB1_DAT_MSG & CB1_BYTE0 & !MB1L92Q;
CB1_DPR_DAT_WR = DFFE(CB1_DPR_DAT_WR_lut_out, GLOBAL(TE1_outclock0), , , );


--T1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0]
--operation mode is normal

T1_inst46[0]_lut_out = T1_inst45[0];
T1_inst46[0] = DFFE(T1_inst46[0]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1]
--operation mode is normal

T1_inst46[1]_lut_out = T1_inst45[1];
T1_inst46[1] = DFFE(T1_inst46[1]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2]
--operation mode is normal

T1_inst46[2]_lut_out = T1_inst45[2];
T1_inst46[2] = DFFE(T1_inst46[2]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3]
--operation mode is normal

T1_inst46[3]_lut_out = T1_inst45[3];
T1_inst46[3] = DFFE(T1_inst46[3]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4]
--operation mode is normal

T1_inst46[4]_lut_out = T1_inst45[4];
T1_inst46[4] = DFFE(T1_inst46[4]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5]
--operation mode is normal

T1_inst46[5]_lut_out = T1_inst45[5];
T1_inst46[5] = DFFE(T1_inst46[5]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6]
--operation mode is normal

T1_inst46[6]_lut_out = T1_inst45[6];
T1_inst46[6] = DFFE(T1_inst46[6]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7]
--operation mode is normal

T1_inst46[7]_lut_out = T1_inst45[7];
T1_inst46[7] = DFFE(T1_inst46[7]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0]
--operation mode is normal

T1_inst43[0]_lut_out = RB1_dffs[0];
T1_inst43[0] = DFFE(T1_inst43[0]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1]
--operation mode is normal

T1_inst43[1]_lut_out = RB1_dffs[1];
T1_inst43[1] = DFFE(T1_inst43[1]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2]
--operation mode is normal

T1_inst43[2]_lut_out = RB1_dffs[2];
T1_inst43[2] = DFFE(T1_inst43[2]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3]
--operation mode is normal

T1_inst43[3]_lut_out = RB1_dffs[3];
T1_inst43[3] = DFFE(T1_inst43[3]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4]
--operation mode is normal

T1_inst43[4]_lut_out = RB1_dffs[4];
T1_inst43[4] = DFFE(T1_inst43[4]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5]
--operation mode is normal

T1_inst43[5]_lut_out = RB1_dffs[5];
T1_inst43[5] = DFFE(T1_inst43[5]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6]
--operation mode is normal

T1_inst43[6]_lut_out = RB1_dffs[6];
T1_inst43[6] = DFFE(T1_inst43[6]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7]
--operation mode is normal

T1_inst43[7]_lut_out = RB1_dffs[7];
T1_inst43[7] = DFFE(T1_inst43[7]_lut_out, GLOBAL(TE1_outclock0), , , CB1L11);


--T1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0]
--operation mode is normal

T1_inst41[0]_lut_out = RB1_dffs[0];
T1_inst41[0] = DFFE(T1_inst41[0]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1]
--operation mode is normal

T1_inst41[1]_lut_out = RB1_dffs[1];
T1_inst41[1] = DFFE(T1_inst41[1]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2]
--operation mode is normal

T1_inst41[2]_lut_out = RB1_dffs[2];
T1_inst41[2] = DFFE(T1_inst41[2]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3]
--operation mode is normal

T1_inst41[3]_lut_out = RB1_dffs[3];
T1_inst41[3] = DFFE(T1_inst41[3]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4]
--operation mode is normal

T1_inst41[4]_lut_out = RB1_dffs[4];
T1_inst41[4] = DFFE(T1_inst41[4]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5]
--operation mode is normal

T1_inst41[5]_lut_out = RB1_dffs[5];
T1_inst41[5] = DFFE(T1_inst41[5]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6]
--operation mode is normal

T1_inst41[6]_lut_out = RB1_dffs[6];
T1_inst41[6] = DFFE(T1_inst41[6]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7]
--operation mode is normal

T1_inst41[7]_lut_out = RB1_dffs[7];
T1_inst41[7] = DFFE(T1_inst41[7]_lut_out, GLOBAL(TE1_outclock0), , , CB1L21);


--T1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0]
--operation mode is normal

T1_inst38[0]_lut_out = RB1_dffs[0];
T1_inst38[0] = DFFE(T1_inst38[0]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1]
--operation mode is normal

T1_inst38[1]_lut_out = RB1_dffs[1];
T1_inst38[1] = DFFE(T1_inst38[1]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2]
--operation mode is normal

T1_inst38[2]_lut_out = RB1_dffs[2];
T1_inst38[2] = DFFE(T1_inst38[2]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3]
--operation mode is normal

T1_inst38[3]_lut_out = RB1_dffs[3];
T1_inst38[3] = DFFE(T1_inst38[3]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4]
--operation mode is normal

T1_inst38[4]_lut_out = RB1_dffs[4];
T1_inst38[4] = DFFE(T1_inst38[4]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5]
--operation mode is normal

T1_inst38[5]_lut_out = RB1_dffs[5];
T1_inst38[5] = DFFE(T1_inst38[5]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6]
--operation mode is normal

T1_inst38[6]_lut_out = RB1_dffs[6];
T1_inst38[6] = DFFE(T1_inst38[6]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--T1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7]
--operation mode is normal

T1_inst38[7]_lut_out = RB1_dffs[7];
T1_inst38[7] = DFFE(T1_inst38[7]_lut_out, GLOBAL(TE1_outclock0), , , CB1L31);


--PD1L282Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0
--operation mode is normal

PD1L282Q_lut_out = PD1L261 & (PD1L361 # RD1L814Q & !PD1L612Q) # !PD1L261 & RD1L814Q & !PD1L612Q;
PD1L282Q = DFFE(PD1L282Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0
--operation mode is normal

UE1L33Q_lut_out = !UE1L35Q & !UE1L9 & (UE1L94Q # !UE1L01);
UE1L33Q = DFFE(UE1L33Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--BF1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0
--operation mode is normal

BF1L1 = DF2_portadataout[0] & DF1_portadataout[0];


--PD1L912Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[2]~reg0
--operation mode is normal

PD1L912Q_lut_out = PD1L261 & (PD1L561 # PD1L461 & PD1_haddr[2]) # !PD1L261 & PD1L461 & PD1_haddr[2];
PD1L912Q = DFFE(PD1L912Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L022Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[3]~reg0
--operation mode is normal

PD1L022Q_lut_out = PD1L412 # PD1_haddr[3] & (PD1L101 # PD1L812Q);
PD1L022Q = DFFE(PD1L022Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L122Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[4]~reg0
--operation mode is normal

PD1L122Q_lut_out = PD1L261 & (PD1L661 # PD1L461 & PD1_haddr[4]) # !PD1L261 & PD1L461 & PD1_haddr[4];
PD1L122Q = DFFE(PD1L122Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L222Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[5]~reg0
--operation mode is normal

PD1L222Q_lut_out = PD1L261 & (PD1L761 # PD1L461 & PD1_haddr[5]) # !PD1L261 & PD1L461 & PD1_haddr[5];
PD1L222Q = DFFE(PD1L222Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L322Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[6]~reg0
--operation mode is normal

PD1L322Q_lut_out = PD1L261 & (PD1L861 # PD1L461 & PD1_haddr[6]) # !PD1L261 & PD1L461 & PD1_haddr[6];
PD1L322Q = DFFE(PD1L322Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L422Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[7]~reg0
--operation mode is normal

PD1L422Q_lut_out = PD1L261 & (PD1L961 # PD1L461 & PD1_haddr[7]) # !PD1L261 & PD1L461 & PD1_haddr[7];
PD1L422Q = DFFE(PD1L422Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L522Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[8]~reg0
--operation mode is normal

PD1L522Q_lut_out = PD1L261 & (PD1L071 # PD1L461 & PD1_haddr[8]) # !PD1L261 & PD1L461 & PD1_haddr[8];
PD1L522Q = DFFE(PD1L522Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L622Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[9]~reg0
--operation mode is normal

PD1L622Q_lut_out = PD1L261 & (PD1L171 # PD1L461 & PD1_haddr[9]) # !PD1L261 & PD1L461 & PD1_haddr[9];
PD1L622Q = DFFE(PD1L622Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L722Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[10]~reg0
--operation mode is normal

PD1L722Q_lut_out = PD1L261 & (PD1L271 # PD1L461 & PD1_haddr[10]) # !PD1L261 & PD1L461 & PD1_haddr[10];
PD1L722Q = DFFE(PD1L722Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L822Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[11]~reg0
--operation mode is normal

PD1L822Q_lut_out = PD1L371 # PD1L471 # PD1L461 & PD1_haddr[11];
PD1L822Q = DFFE(PD1L822Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L922Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[12]~reg0
--operation mode is normal

PD1L922Q_lut_out = PD1L571 # PD1L671 # PD1L461 & PD1_haddr[12];
PD1L922Q = DFFE(PD1L922Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L032Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[13]~reg0
--operation mode is normal

PD1L032Q_lut_out = PD1L771 # PD1L871 # PD1L461 & PD1_haddr[13];
PD1L032Q = DFFE(PD1L032Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L132Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[14]~reg0
--operation mode is normal

PD1L132Q_lut_out = PD1L971 # PD1L081 # PD1L461 & PD1_haddr[14];
PD1L132Q = DFFE(PD1L132Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L232Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[15]~reg0
--operation mode is normal

PD1L232Q_lut_out = PD1L181 # PD1L281 # PD1L461 & PD1_haddr[15];
PD1L232Q = DFFE(PD1L232Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L332Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[16]~reg0
--operation mode is normal

PD1L332Q_lut_out = PD1L381 # PD1L481 # PD1L461 & PD1_haddr[16];
PD1L332Q = DFFE(PD1L332Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L432Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[17]~reg0
--operation mode is normal

PD1L432Q_lut_out = PD1L581 # PD1L681 # PD1L461 & PD1_haddr[17];
PD1L432Q = DFFE(PD1L432Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L532Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[18]~reg0
--operation mode is normal

PD1L532Q_lut_out = PD1L781 # PD1L881 # PD1L461 & PD1_haddr[18];
PD1L532Q = DFFE(PD1L532Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L632Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[19]~reg0
--operation mode is normal

PD1L632Q_lut_out = PD1L981 # PD1L091 # PD1L461 & PD1_haddr[19];
PD1L632Q = DFFE(PD1L632Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L732Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[20]~reg0
--operation mode is normal

PD1L732Q_lut_out = PD1L191 # PD1L291 # PD1L461 & PD1_haddr[20];
PD1L732Q = DFFE(PD1L732Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L832Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[21]~reg0
--operation mode is normal

PD1L832Q_lut_out = PD1L391 # PD1L491 # PD1L461 & PD1_haddr[21];
PD1L832Q = DFFE(PD1L832Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L932Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[22]~reg0
--operation mode is normal

PD1L932Q_lut_out = PD1L591 # PD1L691 # PD1L461 & PD1_haddr[22];
PD1L932Q = DFFE(PD1L932Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L042Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[23]~reg0
--operation mode is normal

PD1L042Q_lut_out = PD1L791 # PD1L891 # PD1L461 & PD1_haddr[23];
PD1L042Q = DFFE(PD1L042Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L142Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[24]~reg0
--operation mode is normal

PD1L142Q_lut_out = PD1L201 # PD1L002 # PD1L102 & PD1L712Q;
PD1L142Q = DFFE(PD1L142Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L242Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[25]~reg0
--operation mode is normal

PD1L242Q_lut_out = PD1L261 & (PD1L202 # PD1L461 & PD1_haddr[25]) # !PD1L261 & PD1L461 & PD1_haddr[25];
PD1L242Q = DFFE(PD1L242Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L342Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[26]~reg0
--operation mode is normal

PD1L342Q_lut_out = PD1L261 & (PD1L302 # PD1L461 & PD1_haddr[26]) # !PD1L261 & PD1L461 & PD1_haddr[26];
PD1L342Q = DFFE(PD1L342Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L442Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[27]~reg0
--operation mode is normal

PD1L442Q_lut_out = PD1L261 & (PD1L402 # PD1L461 & PD1_haddr[27]) # !PD1L261 & PD1L461 & PD1_haddr[27];
PD1L442Q = DFFE(PD1L442Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L542Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[28]~reg0
--operation mode is normal

PD1L542Q_lut_out = PD1L261 & (PD1L502 # PD1L461 & PD1_haddr[28]) # !PD1L261 & PD1L461 & PD1_haddr[28];
PD1L542Q = DFFE(PD1L542Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L642Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[29]~reg0
--operation mode is normal

PD1L642Q_lut_out = PD1L261 & (PD1L602 # PD1L461 & PD1_haddr[29]) # !PD1L261 & PD1L461 & PD1_haddr[29];
PD1L642Q = DFFE(PD1L642Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L742Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[30]~reg0
--operation mode is normal

PD1L742Q_lut_out = PD1L261 & (PD1L702 # PD1L461 & PD1_haddr[30]) # !PD1L261 & PD1L461 & PD1_haddr[30];
PD1L742Q = DFFE(PD1L742Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L842Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[31]~reg0
--operation mode is normal

PD1L842Q_lut_out = PD1L261 & (PD1L802 # PD1L461 & PD1_haddr[31]) # !PD1L261 & PD1L461 & PD1_haddr[31];
PD1L842Q = DFFE(PD1L842Q_lut_out, !GLOBAL(TE1_outclock0), , , !L1L4Q);


--PD1L942Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0
--operation mode is normal

PD1L942Q_lut_out = PD1L001 & PD1L712Q & (PD1L63 # PD1L53);
PD1L942Q = DFFE(PD1L942Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L052Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

PD1L052Q_lut_out = PD1L49 & PD1L052Q # !PD1L49 & (RD1L303 # RD1L603);
PD1L052Q = DFFE(PD1L052Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L152Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

PD1L152Q_lut_out = PD1L49 & PD1L152Q # !PD1L49 & (RD1L792 # RD1L003);
PD1L152Q = DFFE(PD1L152Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L252Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

PD1L252Q_lut_out = PD1L49 & PD1L252Q # !PD1L49 & (RD1L292 # RD1L592);
PD1L252Q = DFFE(PD1L252Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L352Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

PD1L352Q_lut_out = PD1L49 & PD1L352Q # !PD1L49 & (RD1L782 # RD1L092);
PD1L352Q = DFFE(PD1L352Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L452Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

PD1L452Q_lut_out = PD1L49 & PD1L452Q # !PD1L49 & (RD1L282 # RD1L582);
PD1L452Q = DFFE(PD1L452Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L552Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

PD1L552Q_lut_out = PD1L49 & PD1L552Q # !PD1L49 & (RD1L772 # RD1L082);
PD1L552Q = DFFE(PD1L552Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L652Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

PD1L652Q_lut_out = PD1L49 & PD1L652Q # !PD1L49 & (RD1L272 # RD1L572);
PD1L652Q = DFFE(PD1L652Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L752Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

PD1L752Q_lut_out = PD1L49 & PD1L752Q # !PD1L49 & (RD1L762 # RD1L072);
PD1L752Q = DFFE(PD1L752Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L852Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

PD1L852Q_lut_out = PD1L49 & PD1L852Q # !PD1L49 & (RD1L262 # RD1L562);
PD1L852Q = DFFE(PD1L852Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L952Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

PD1L952Q_lut_out = PD1L49 & PD1L952Q # !PD1L49 & (RD1L752 # RD1L062);
PD1L952Q = DFFE(PD1L952Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L062Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

PD1L062Q_lut_out = PD1L49 & PD1L062Q # !PD1L49 & (PD1L79 # PD1L89);
PD1L062Q = DFFE(PD1L062Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L162Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

PD1L162Q_lut_out = PD1L49 & PD1L162Q # !PD1L49 & (PD1L29 # PD1L39);
PD1L162Q = DFFE(PD1L162Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L262Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

PD1L262Q_lut_out = PD1L49 & PD1L262Q # !PD1L49 & (PD1L98 # PD1L09);
PD1L262Q = DFFE(PD1L262Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L362Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

PD1L362Q_lut_out = PD1L49 & PD1L362Q # !PD1L49 & (PD1L68 # PD1L78);
PD1L362Q = DFFE(PD1L362Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L462Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

PD1L462Q_lut_out = PD1L49 & PD1L462Q # !PD1L49 & (PD1L38 # PD1L48);
PD1L462Q = DFFE(PD1L462Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L562Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

PD1L562Q_lut_out = PD1L261 & (CF1_SLAVEHREADYO & PD1L08 # !CF1_SLAVEHREADYO & PD1L562Q) # !PD1L261 & PD1L08;
PD1L562Q = DFFE(PD1L562Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L662Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

PD1L662Q_lut_out = PD1L49 & PD1L662Q # !PD1L49 & (PD1L67 # PD1L77);
PD1L662Q = DFFE(PD1L662Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L762Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

PD1L762Q_lut_out = PD1L49 & PD1L762Q # !PD1L49 & RD1L552 & !RD1L914Q;
PD1L762Q = DFFE(PD1L762Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L862Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

PD1L862Q_lut_out = PD1L49 & PD1L862Q # !PD1L49 & PD1L07 & !RD1L914Q;
PD1L862Q = DFFE(PD1L862Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L962Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

PD1L962Q_lut_out = PD1L49 & PD1L962Q # !PD1L49 & PD1L66 & !RD1L914Q;
PD1L962Q = DFFE(PD1L962Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L072Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

PD1L072Q_lut_out = PD1L49 & PD1L072Q # !PD1L49 & PD1L26 & !RD1L914Q;
PD1L072Q = DFFE(PD1L072Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L172Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

PD1L172Q_lut_out = PD1L49 & PD1L172Q # !PD1L49 & PD1L85 & !RD1L914Q;
PD1L172Q = DFFE(PD1L172Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L272Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

PD1L272Q_lut_out = PD1L49 & PD1L272Q # !PD1L49 & PD1L65 & !RD1L914Q;
PD1L272Q = DFFE(PD1L272Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L372Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

PD1L372Q_lut_out = PD1L49 & PD1L372Q # !PD1L49 & PD1L45 & !RD1L914Q;
PD1L372Q = DFFE(PD1L372Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L472Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

PD1L472Q_lut_out = PD1L49 & PD1L472Q # !PD1L49 & PD1L25 & !RD1L914Q;
PD1L472Q = DFFE(PD1L472Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L572Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

PD1L572Q_lut_out = PD1L49 & PD1L572Q # !PD1L49 & PD1L05 & !RD1L914Q;
PD1L572Q = DFFE(PD1L572Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L672Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

PD1L672Q_lut_out = PD1L49 & PD1L672Q # !PD1L49 & PD1L84 & !RD1L914Q;
PD1L672Q = DFFE(PD1L672Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L772Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

PD1L772Q_lut_out = PD1L49 & PD1L772Q # !PD1L49 & PD1L64 & !RD1L914Q;
PD1L772Q = DFFE(PD1L772Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L872Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

PD1L872Q_lut_out = PD1L49 & PD1L872Q # !PD1L49 & PD1L44 & !RD1L914Q;
PD1L872Q = DFFE(PD1L872Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L972Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

PD1L972Q_lut_out = PD1L49 & PD1L972Q # !PD1L49 & PD1L24 & !RD1L914Q;
PD1L972Q = DFFE(PD1L972Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L082Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

PD1L082Q_lut_out = PD1L49 & PD1L082Q # !PD1L49 & PD1L04 & !RD1L914Q;
PD1L082Q = DFFE(PD1L082Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L182Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

PD1L182Q_lut_out = PD1L83 # PD1L261 & PD1L182Q & !CF1_SLAVEHREADYO;
PD1L182Q = DFFE(PD1L182Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0]
--operation mode is normal

M1_reg_rdata[0]_lut_out = M1L7031 # M1L502 & M1L8031 & M1L0001;
M1_reg_rdata[0] = DFFE(M1_reg_rdata[0]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1]
--operation mode is normal

M1_reg_rdata[1]_lut_out = M1L3031 # M1L502 & M1L8031 & M1L989;
M1_reg_rdata[1] = DFFE(M1_reg_rdata[1]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2]
--operation mode is normal

M1_reg_rdata[2]_lut_out = M1L0031 # M1L9031 & (M1L579 # M1L189);
M1_reg_rdata[2] = DFFE(M1_reg_rdata[2]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3]
--operation mode is normal

M1_reg_rdata[3]_lut_out = M1L5921 # M1L502 & M1L8031 & M1L479;
M1_reg_rdata[3] = DFFE(M1_reg_rdata[3]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4]
--operation mode is normal

M1_reg_rdata[4]_lut_out = M1L2921 # M1L502 & M1L8031 & M1L769;
M1_reg_rdata[4] = DFFE(M1_reg_rdata[4]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5]
--operation mode is normal

M1_reg_rdata[5]_lut_out = M1L9821 # M1L9031 & (M1L069 # M1L959);
M1_reg_rdata[5] = DFFE(M1_reg_rdata[5]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6]
--operation mode is normal

M1_reg_rdata[6]_lut_out = M1L6821 # M1L9031 & (M1L159 # M1L849);
M1_reg_rdata[6] = DFFE(M1_reg_rdata[6]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7]
--operation mode is normal

M1_reg_rdata[7]_lut_out = M1L3821 # M1L9031 & (M1L349 # M1L049);
M1_reg_rdata[7] = DFFE(M1_reg_rdata[7]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8]
--operation mode is normal

M1_reg_rdata[8]_lut_out = M1L0821 # M1_i38 & M1_i150 & M1L5401;
M1_reg_rdata[8] = DFFE(M1_reg_rdata[8]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9]
--operation mode is normal

M1_reg_rdata[9]_lut_out = M1L9721 # M1L502 & (M1L6301 # M1L5301);
M1_reg_rdata[9] = DFFE(M1_reg_rdata[9]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10]
--operation mode is normal

M1_reg_rdata[10]_lut_out = M1L8721 # M1L502 & M1_i334 & M1L3201;
M1_reg_rdata[10] = DFFE(M1_reg_rdata[10]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11]
--operation mode is normal

M1_reg_rdata[11]_lut_out = M1L7721 # M1L502 & M1L8031 & M1L439;
M1_reg_rdata[11] = DFFE(M1_reg_rdata[11]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12]
--operation mode is normal

M1_reg_rdata[12]_lut_out = M1L4721 # M1L6621 & M1L929;
M1_reg_rdata[12] = DFFE(M1_reg_rdata[12]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13]
--operation mode is normal

M1_reg_rdata[13]_lut_out = M1L7621 # M1L5621 # M1_DAQ_ctrl_local.ATWD_mode[1] & M1L0321;
M1_reg_rdata[13] = DFFE(M1_reg_rdata[13]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14]
--operation mode is normal

M1_reg_rdata[14]_lut_out = M1L3621 # M1L2621 # RD1_start_address[14] & M1L9921;
M1_reg_rdata[14] = DFFE(M1_reg_rdata[14]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15]
--operation mode is normal

M1_reg_rdata[15]_lut_out = M1L9521 # M1L602 & (M1L1621 # M1L0621);
M1_reg_rdata[15] = DFFE(M1_reg_rdata[15]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16]
--operation mode is normal

M1_reg_rdata[16]_lut_out = M1L1321 # M1L602 & (M1L8421 # M1L9221);
M1_reg_rdata[16] = DFFE(M1_reg_rdata[16]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17]
--operation mode is normal

M1_reg_rdata[17]_lut_out = M1L502 & (M1L6221 # M1L7221 & M1L009);
M1_reg_rdata[17] = DFFE(M1_reg_rdata[17]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18]
--operation mode is normal

M1_reg_rdata[18]_lut_out = M1L6121 & (M1L9121 # M1L0221 & M1L188);
M1_reg_rdata[18] = DFFE(M1_reg_rdata[18]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19]
--operation mode is normal

M1_reg_rdata[19]_lut_out = M1_i433 & M1L602 & (M1L4121 # M1L3121);
M1_reg_rdata[19] = DFFE(M1_reg_rdata[19]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20]
--operation mode is normal

M1_reg_rdata[20]_lut_out = M1_i38 & M1L9021 & (UE1L73Q # !M1L403);
M1_reg_rdata[20] = DFFE(M1_reg_rdata[20]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21]
--operation mode is normal

M1_reg_rdata[21]_lut_out = M1_i38 & M1L2811 & (UE1L73Q # !M1L403);
M1_reg_rdata[21] = DFFE(M1_reg_rdata[21]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22]
--operation mode is normal

M1_reg_rdata[22]_lut_out = M1_i433 & M1L602 & (M1L1611 # M1L0511);
M1_reg_rdata[22] = DFFE(M1_reg_rdata[22]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23]
--operation mode is normal

M1_reg_rdata[23]_lut_out = M1L4211 # M1L5211 & (M1L8211 # M1L7311);
M1_reg_rdata[23] = DFFE(M1_reg_rdata[23]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24]
--operation mode is normal

M1_reg_rdata[24]_lut_out = M1L502 & (M1L9111 # M1L8111);
M1_reg_rdata[24] = DFFE(M1_reg_rdata[24]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25]
--operation mode is normal

M1_reg_rdata[25]_lut_out = M1_i38 & M1_i150 & (M1L2111 # M1L5111);
M1_reg_rdata[25] = DFFE(M1_reg_rdata[25]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26]
--operation mode is normal

M1_reg_rdata[26]_lut_out = M1L9901 # M1L0011 & (M1L5011 # M1L8011);
M1_reg_rdata[26] = DFFE(M1_reg_rdata[26]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27]
--operation mode is normal

M1_reg_rdata[27]_lut_out = (M1L0801 # M1L1801 & (M1L9801 # M1L6801)) & CASCADE(M1L2221);
M1_reg_rdata[27] = DFFE(M1_reg_rdata[27]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28]
--operation mode is normal

M1_reg_rdata[28]_lut_out = M1L3701 & (M1L4701 # M1L149 & Q44_sload_path[28]);
M1_reg_rdata[28] = DFFE(M1_reg_rdata[28]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29]
--operation mode is normal

M1_reg_rdata[29]_lut_out = M1L0701 & (M1L2101 # M1L6001);
M1_reg_rdata[29] = DFFE(M1_reg_rdata[29]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30]
--operation mode is normal

M1_reg_rdata[30]_lut_out = (M1L9501 # M1L5121 & (M1L9601 # M1L3601)) & CASCADE(M1L1701);
M1_reg_rdata[30] = DFFE(M1_reg_rdata[30]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31]
--operation mode is normal

M1_reg_rdata[31]_lut_out = M1L0701 & (M1L8501 # M1L2501);
M1_reg_rdata[31] = DFFE(M1_reg_rdata[31]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--WE1L1Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[0]~reg0
--operation mode is normal

WE1L1Q_lut_out = M1_int_enable[0] & !M1_int_clr[0] & (C1_now_action # WE1L1Q);
WE1L1Q = DFFE(WE1L1Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--WE1L2Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[1]~reg0
--operation mode is normal

WE1L2Q_lut_out = M1_int_enable[1] & !M1_int_clr[1] & (K1_RM_rate_update # WE1L2Q);
WE1L2Q = DFFE(WE1L2Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--WE1L3Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[2]~reg0
--operation mode is normal

WE1L3Q_lut_out = M1_int_enable[2] & !M1_int_clr[2] & (K1_sn_rate_update # WE1L3Q);
WE1L3Q = DFFE(WE1L3Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--AB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg
--operation mode is normal

AB1L32Q_lut_out = AB1L2Q & AB1L6Q & AB1L61 & !AB1L3Q;
AB1L32Q = DFFE(AB1L32Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--S1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT
--operation mode is normal

S1_CMD_WAIT_lut_out = !V1L81Q & (S1L31 # S1L51);
S1_CMD_WAIT = DFFE(S1_CMD_WAIT_lut_out, GLOBAL(TE1_outclock0), , , );


--V1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg
--operation mode is normal

V1L81Q_lut_out = (Q42_sload_path[1] & Q42_sload_path[2] & Q42_sload_path[3] & !Q42_sload_path[0]) & CASCADE(V1L71);
V1L81Q = DFFE(V1L81Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FD1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg
--operation mode is normal

FD1L4Q_lut_out = !FD1L3 & (!FD1_TXSHFT & FD1L7Q # !FD1L5);
FD1L4Q = DFFE(FD1L4Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--FD1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg
--operation mode is normal

FD1L7Q_lut_out = FD1L7Q & (!FD1_TXSHFT # !Q71L11) # !FD1L5;
FD1L7Q = DFFE(FD1L7Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Q61_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

Q61_pre_sclr = WB11_aeb_out # !FD1L7Q;


--CB1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK
--operation mode is normal

CB1_CTRL_OK_lut_out = MB1L11Q & CB1_EOF_WAIT & !GB1L7 & !MB1L92Q;
CB1_CTRL_OK = DFFE(CB1_CTRL_OK_lut_out, GLOBAL(TE1_outclock0), , , );


--AB1_domlev_up_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_
--operation mode is normal

AB1_domlev_up_rq__lut_out = RB1_dffs[7];
AB1_domlev_up_rq_ = DFFE(AB1_domlev_up_rq__lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , CB1L1);


--QC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~72
--operation mode is normal

QC1L51 = !Q51_pre_out[4] # !Q51_pre_out[5] # !Q51_pre_out[6] # !Q51_pre_out[7];


--QC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~73
--operation mode is normal

QC1L61 = !Q51_q[0] # !Q51_pre_out[1] # !Q51_pre_out[2] # !Q51_pre_out[3];


--QC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~0
--operation mode is normal

QC1L41 = CB1_CTRL_OK & AB1_domlev_up_rq_ & (QC1L51 # QC1L61);


--S1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CLR_BUF
--operation mode is normal

S1_CLR_BUF_lut_out = AB1L7Q & !V1L81Q & (S1_CRES_WAIT # S1_CMD_WAIT);
S1_CLR_BUF = DFFE(S1_CLR_BUF_lut_out, GLOBAL(TE1_outclock0), , , );


--AB1_domlev_dn_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_
--operation mode is normal

AB1_domlev_dn_rq__lut_out = RB1_dffs[6];
AB1_domlev_dn_rq_ = DFFE(AB1_domlev_dn_rq__lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , CB1L1);


--QC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~237
--operation mode is normal

QC1L1 = CB1_CTRL_OK & Q51_pre_out[7] & (Q51_pre_out[6] # Q51_pre_out[5]);


--QC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~238
--operation mode is normal

QC1L2 = S1_CLR_BUF # QC1L41 # AB1_domlev_dn_rq_ & QC1L1;


--RB4_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

RB4_dffs[1]_lut_out = RC1L41 & (RB4_dffs[2] # FD1L9Q) # !RC1L41 & RB4_dffs[2] & !FD1L9Q;
RB4_dffs[1] = DFFE(RB4_dffs[1]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--FD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg
--operation mode is normal

FD1L9Q_lut_out = !FD1L5 & (Q71L11 & FD1_TXSHFT # !FD1L7Q);
FD1L9Q = DFFE(FD1L9Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--FD1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg
--operation mode is normal

FD1L8Q_lut_out = FD1L1 # FD1L6 & (WC1L63Q # WC1L15Q);
FD1L8Q = DFFE(FD1L8Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--V1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93
--operation mode is normal

V1L7 = !Q52_sload_path[11] & !Q52_sload_path[12] & !Q52_sload_path[13] & !Q52_sload_path[14];


--V1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94
--operation mode is normal

V1L8 = Q52_sload_path[8] & !Q52_sload_path[7] & !Q52_sload_path[9] & !Q52_sload_path[10];


--V1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95
--operation mode is normal

V1L9 = Q52_sload_path[3] & Q52_sload_path[5] & !Q52_sload_path[6];


--V1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96
--operation mode is normal

V1L01 = V1L7 & V1L8 & V1L9 & !Q52_sload_path[0];

--V1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104
--operation mode is normal

V1L21 = V1L7 & V1L8 & V1L9 & !Q52_sload_path[0];


--V1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~99
--operation mode is normal

V1L1 = Q52_sload_path[4] & !Q52_sload_path[1] & !Q52_sload_path[2];


--S1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT
--operation mode is normal

S1_SEND_WT_lut_out = !V1L81Q & (S1L83 # S1_SEND_WT & !V1L31Q);
S1_SEND_WT = DFFE(S1_SEND_WT_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT
--operation mode is normal

S1_REC_WT_lut_out = !V1L81Q & (S1L33 # S1_REC_WT & !V1L31Q);
S1_REC_WT = DFFE(S1_REC_WT_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE
--operation mode is normal

S1_SND_PULSE_lut_out = !V1L81Q & (S1L94 # V1L31Q & S1_SEND_WT);
S1_SND_PULSE = DFFE(S1_SND_PULSE_lut_out, GLOBAL(TE1_outclock0), , , );


--S1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|timer_clrn~21
--operation mode is normal

S1L25 = !S1_SEND_WT & !S1_REC_WT & !S1_SND_PULSE;


--V1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~100
--operation mode is normal

V1L2 = V1L01 & Q52_sload_path[4] & !Q52_sload_path[1] & !Q52_sload_path[2];


--SD1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1]
--operation mode is normal

SD1_launch_mode_A[1]_lut_out = SD1L72 & (SD1_ATWDTrigger_A_sig # !SD1L62 & SD1L51);
SD1_launch_mode_A[1] = DFFE(SD1_launch_mode_A[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0]
--operation mode is normal

SD1_launch_mode_A[0]_lut_out = (SD1_ATWDTrigger_A_sig # SD1L51 & (SD1L52 # SD1L82)) & CASCADE(SD1L92);
SD1_launch_mode_A[0] = DFFE(SD1_launch_mode_A[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE
--operation mode is normal

SD1_discMPE_lut_out = VCC;
SD1_discMPE = DFFE(SD1_discMPE_lut_out, MultiSPE, !SD1_rst_trigger_mpe, , );


--SD1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE
--operation mode is normal

SD1_discSPE_lut_out = VCC;
SD1_discSPE = DFFE(SD1_discSPE_lut_out, OneSPE, !SD1_rst_trigger_spe, , );


--L1L4Q is ROC:inst_ROC|RST~reg0
--operation mode is normal

L1L4Q_lut_out = !L1L3Q;
L1L4Q = DFFE(L1L4Q_lut_out, GLOBAL(TE1_outclock0), , , );


--BE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24
--operation mode is normal

BE1L613Q_lut_out = BE1L57 # XD1L07 & BE1L613Q & !BE1L82;
BE1L613Q = DFFE(BE1L613Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23
--operation mode is normal

BE1L513Q_lut_out = XD1L07 & BE1L223Q & (M1_DAQ_ctrl_local.ATWD_mode[1] # !BE1L86);
BE1L513Q = DFFE(BE1L513Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L313Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21
--operation mode is normal

BE1L313Q_lut_out = BE1L713Q # BE1L38 # BE1L313Q & !BE1L142;
BE1L313Q = DFFE(BE1L313Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6925
--operation mode is normal

BE1L822 = !BE1L513Q & !BE1L313Q;


--BE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28
--operation mode is normal

BE1L023Q_lut_out = BE1L913Q;
BE1L023Q = DFFE(BE1L023Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27
--operation mode is normal

BE1L913Q_lut_out = BE1L813Q;
BE1L913Q = DFFE(BE1L913Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32
--operation mode is normal

BE1L423Q_lut_out = BE1L142 & (BE1L313Q # BE1L423Q & !UD1_TriggerComplete_sync) # !BE1L142 & BE1L423Q & !UD1_TriggerComplete_sync;
BE1L423Q = DFFE(BE1L423Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31
--operation mode is normal

BE1L323Q_lut_out = BE1L413Q # XD1L07 & BE1L323Q & !BE1L172;
BE1L323Q = DFFE(BE1L323Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6926
--operation mode is normal

BE1L922 = !BE1L023Q & !BE1L913Q & !BE1L423Q & !BE1L323Q;


--BE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25
--operation mode is normal

BE1L713Q_lut_out = !BE1L213Q;
BE1L713Q = DFFE(BE1L713Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L413Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22
--operation mode is normal

BE1L413Q_lut_out = BE1L513Q # UD1_TriggerComplete_sync & BE1L423Q;
BE1L413Q = DFFE(BE1L413Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6927
--operation mode is normal

BE1L032 = BE1L822 & BE1L922 & !BE1L713Q & !BE1L413Q;


--BE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29
--operation mode is normal

BE1L123Q_lut_out = BE1L023Q;
BE1L123Q = DFFE(BE1L123Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26
--operation mode is normal

BE1L813Q_lut_out = BE1L67 # BE1L613Q & (BE1L82 # !XD1L07);
BE1L813Q = DFFE(BE1L813Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6928
--operation mode is normal

BE1L132 = !BE1L123Q & !BE1L813Q;


--BE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high
--operation mode is normal

BE1_counterclk_high_lut_out = BE1L442 # BE1L613Q & (BE1L82 # !XD1L07);
BE1_counterclk_high = DFFE(BE1_counterclk_high_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low
--operation mode is normal

BE1_counterclk_low_lut_out = BE1L542 # BE1_counterclk_low & (BE1L513Q # !BE1L342);
BE1_counterclk_low = DFFE(BE1_counterclk_low_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk
--operation mode is normal

BE1_counter_clock_cclk_lut_out = BE1_counterclk_high # !BE1_counterclk_low & !BE1_counter_clock_cclk;
BE1_counter_clock_cclk = DFFE(BE1_counter_clock_cclk_lut_out, GLOBAL(TE2_outclock1), , , !L1L4Q);


--BE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6929
--operation mode is normal

BE1L232 = !BE1L713Q & !BE1L513Q & !BE1L313Q & !BE1L613Q;


--BE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6930
--operation mode is normal

BE1L332 = BE1L423Q # BE1L323Q # BE1L413Q # !BE1L232;


--BE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30
--operation mode is normal

BE1L223Q_lut_out = BE1L123Q & (XD1L78Q # BE1L062 # !AE1L6);
BE1L223Q = DFFE(BE1L223Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6932
--operation mode is normal

BE1L432 = !BE1L223Q & !BE1L123Q & !BE1L813Q;


--BE1L213Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20
--operation mode is normal

BE1L213Q_lut_out = VCC;
BE1L213Q = DFFE(BE1L213Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245
--operation mode is normal

BE1L47 = BE1L513Q & (BE1_channel[0] $ BE1_channel[1]);


--BE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6933
--operation mode is normal

BE1L532 = BE1L922 & !BE1L713Q & !BE1L413Q & !BE1L613Q;


--BE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6935
--operation mode is normal

BE1L632 = !BE1L223Q & !BE1L123Q & !BE1L813Q & !BE1L413Q;

--BE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6959
--operation mode is normal

BE1L352 = !BE1L223Q & !BE1L123Q & !BE1L813Q & !BE1L413Q;


--BE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6936
--operation mode is normal

BE1L732 = !BE1L713Q & !BE1L613Q;


--BE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6937
--operation mode is normal

BE1L832 = BE1L632 & BE1L732 & !BE1L023Q & !BE1L913Q;


--BE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6938
--operation mode is normal

BE1L932 = BE1L713Q # BE1L313Q # BE1L613Q # !BE1L922;


--BE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6939
--operation mode is normal

BE1L042 = BE1L213Q & !BE1L223Q & !BE1L123Q & !BE1L813Q;


--BE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~42
--operation mode is normal

BE1L07 = BE1L513Q # BE1L313Q # !BE1L213Q;


--SD1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0]
--operation mode is normal

SD1_launch_mode_B[0]_lut_out = (SD1_ATWDTrigger_B_sig # SD1L81 & (SD1L52 # SD1L82)) & CASCADE(SD1L13);
SD1_launch_mode_B[0] = DFFE(SD1_launch_mode_B[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1]
--operation mode is normal

SD1_launch_mode_B[1]_lut_out = SD1L03 & (SD1_ATWDTrigger_B_sig # !SD1L62 & SD1L81);
SD1_launch_mode_B[1] = DFFE(SD1_launch_mode_B[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24
--operation mode is normal

BE2L713Q_lut_out = BE2L47 # XD2L96 & BE2L713Q & !BE2L82;
BE2L713Q = DFFE(BE2L713Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32
--operation mode is normal

BE2L423Q_lut_out = BE2L932 & (BE2L413Q # BE2L423Q & !UD2_TriggerComplete_sync) # !BE2L932 & BE2L423Q & !UD2_TriggerComplete_sync;
BE2L423Q = DFFE(BE2L423Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28
--operation mode is normal

BE2L023Q_lut_out = BE2L913Q;
BE2L023Q = DFFE(BE2L023Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27
--operation mode is normal

BE2L913Q_lut_out = BE2L813Q;
BE2L913Q = DFFE(BE2L913Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6972
--operation mode is normal

BE2L722 = !BE2L423Q & !BE2L023Q & !BE2L913Q;


--BE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31
--operation mode is normal

BE2L323Q_lut_out = BE2L513Q # XD2L96 & BE2L323Q & !BE2L372;
BE2L323Q = DFFE(BE2L323Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6973
--operation mode is normal

BE2L822 = !BE2L323Q & !BE1L713Q;


--BE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23
--operation mode is normal

BE2L613Q_lut_out = XD2L96 & BE2L223Q & (M1_DAQ_ctrl_local.ATWD_mode[1] # !BE2L86);
BE2L613Q = DFFE(BE2L613Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L413Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21
--operation mode is normal

BE2L413Q_lut_out = BE2L28 # BE1L713Q # BE2L413Q & !BE2L932;
BE2L413Q = DFFE(BE2L413Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6974
--operation mode is normal

BE2L922 = !BE2L613Q & !BE2L413Q;


--BE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22
--operation mode is normal

BE2L513Q_lut_out = BE2L613Q # UD2_TriggerComplete_sync & BE2L423Q;
BE2L513Q = DFFE(BE2L513Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6975
--operation mode is normal

BE2L032 = BE2L722 & BE2L822 & BE2L922 & !BE2L513Q;


--BE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29
--operation mode is normal

BE2L123Q_lut_out = BE2L023Q;
BE2L123Q = DFFE(BE2L123Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26
--operation mode is normal

BE2L813Q_lut_out = BE2L57 # BE2L713Q & (BE2L82 # !XD2L96);
BE2L813Q = DFFE(BE2L813Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6976
--operation mode is normal

BE2L132 = !BE2L123Q & !BE2L813Q;


--BE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high
--operation mode is normal

BE2_counterclk_high_lut_out = BE2L042 # BE2L713Q & (BE2L82 # !XD2L96);
BE2_counterclk_high = DFFE(BE2_counterclk_high_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low
--operation mode is normal

BE2_counterclk_low_lut_out = BE2L142 # BE2_counterclk_low & (BE2L613Q # !BE2L832);
BE2_counterclk_low = DFFE(BE2_counterclk_low_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk
--operation mode is normal

BE2_counter_clock_cclk_lut_out = BE2_counterclk_high # !BE2_counterclk_low & !BE2_counter_clock_cclk;
BE2_counter_clock_cclk = DFFE(BE2_counter_clock_cclk_lut_out, GLOBAL(TE2_outclock1), , , !L1L4Q);


--BE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30
--operation mode is normal

BE2L223Q_lut_out = BE2L123Q & (XD2L09Q # BE2L262 # !AE2L6);
BE2L223Q = DFFE(BE2L223Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6977
--operation mode is normal

BE2L232 = !BE2L223Q & !BE2L123Q & !BE2L813Q;


--BE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6978
--operation mode is normal

BE2L332 = !BE2L513Q & !BE2L713Q;


--BE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48
--operation mode is normal

BE2L17 = !BE2L822 # !BE2L722 # !BE2L332 # !BE2L232;


--BE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6979
--operation mode is normal

BE2L432 = !BE2L423Q & !BE2L023Q;


--BE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6980
--operation mode is normal

BE2L532 = BE2L332 & BE2L432 & BE2L822 & !BE2L913Q;


--BE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6982
--operation mode is normal

BE2L632 = BE2L413Q # BE2L713Q;


--BE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6983
--operation mode is normal

BE2L732 = BE2L1Q & (BE2L632 # !BE2L822 # !BE2L722);


--BE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37
--operation mode is normal

BE2L07 = BE2L513Q # BE2L323Q # !BE2L722 # !BE2L232;


--BE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6985
--operation mode is normal

BE2L832 = BE2L432 & !BE2L323Q & !BE2L913Q & !BE1L713Q;


--M1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_CS_ctrl_local.CS_enable[1] = DFFE(M1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--C1_now_action is calibration_sources:inst_calibration_sources|now_action
--operation mode is normal

C1_now_action_lut_out = !C1_now_cnt[4] & !C1_now_cnt[2] & C1L521 & C1_now_cnt[3];
C1_now_action = DFFE(C1_now_action_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1L321 is calibration_sources:inst_calibration_sources|i~586
--operation mode is normal

C1L321 = Q3_sload_path[0] & Q3_sload_path[1];


--C1L421 is calibration_sources:inst_calibration_sources|i~587
--operation mode is normal

C1L421 = Q3_sload_path[4] # Q3_sload_path[3] & (C1L321 # Q3_sload_path[2]);


--C1L66Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0
--operation mode is normal

C1L66Q_lut_out = C1L221 & (C1L99 & MC02_q[7] # !C1L99 & C1L001) # !C1L221 & C1L001;
C1L66Q = DFFE(C1L66Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1_i445 is calibration_sources:inst_calibration_sources|i445
--operation mode is normal

C1_i445_lut_out = C1L621 # C1L721 # !Q2_q[5] # !Q2_q[4];
C1_i445 = DFFE(C1_i445_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1L56Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0
--operation mode is normal

C1L56Q_lut_out = C1L221 & (C1L99 & MC02_q[6] # !C1L99 & C1L101) # !C1L221 & C1L101;
C1L56Q = DFFE(C1L56Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L46Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0
--operation mode is normal

C1L46Q_lut_out = C1L221 & (C1L99 & MC02_q[5] # !C1L99 & C1L201) # !C1L221 & C1L201;
C1L46Q = DFFE(C1L46Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L36Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0
--operation mode is normal

C1L36Q_lut_out = C1L221 & (C1L99 & MC02_q[4] # !C1L99 & C1L301) # !C1L221 & C1L301;
C1L36Q = DFFE(C1L36Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L26Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0
--operation mode is normal

C1L26Q_lut_out = C1L221 & (C1L99 & MC02_q[3] # !C1L99 & C1L401) # !C1L221 & C1L401;
C1L26Q = DFFE(C1L26Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L16Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0
--operation mode is normal

C1L16Q_lut_out = C1L221 & (C1L99 & MC02_q[2] # !C1L99 & C1L501) # !C1L221 & C1L501;
C1L16Q = DFFE(C1L16Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L06Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0
--operation mode is normal

C1L06Q_lut_out = C1L221 & (C1L99 & MC02_q[1] # !C1L99 & C1L601) # !C1L221 & C1L601;
C1L06Q = DFFE(C1L06Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L95Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0
--operation mode is normal

C1L95Q_lut_out = C1L221 & (C1L99 & MC02_q[0] # !C1L99 & C1L701) # !C1L221 & C1L701;
C1L95Q = DFFE(C1L95Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L551Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0
--operation mode is normal

C1L551Q_lut_out = C1L801 & MC02_q[7] # !C1L801 & (C1L551Q # !C1_i445);
C1L551Q = DFFE(C1L551Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L451Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0
--operation mode is normal

C1L451Q_lut_out = C1L801 & MC02_q[6] # !C1L801 & (C1L451Q # !C1_i445);
C1L451Q = DFFE(C1L451Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L351Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0
--operation mode is normal

C1L351Q_lut_out = C1L801 & MC02_q[5] # !C1L801 & (C1L351Q # !C1_i445);
C1L351Q = DFFE(C1L351Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L251Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0
--operation mode is normal

C1L251Q_lut_out = C1L801 & MC02_q[4] # !C1L801 & (C1L251Q # !C1_i445);
C1L251Q = DFFE(C1L251Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L151Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0
--operation mode is normal

C1L151Q_lut_out = C1L801 & MC02_q[3] # !C1L801 & (C1L151Q # !C1_i445);
C1L151Q = DFFE(C1L151Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L051Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0
--operation mode is normal

C1L051Q_lut_out = C1L801 & MC02_q[2] # !C1L801 & (C1L051Q # !C1_i445);
C1L051Q = DFFE(C1L051Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L941Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0
--operation mode is normal

C1L941Q_lut_out = C1L801 & MC02_q[1] # !C1L801 & (C1L941Q # !C1_i445);
C1L941Q = DFFE(C1L941Q_lut_out, GLOBAL(TE1_outclock1), , , );


--C1L841Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0
--operation mode is normal

C1L841Q_lut_out = C1L801 & MC02_q[0] # !C1L801 & (C1L841Q # !C1_i445);
C1L841Q = DFFE(C1L841Q_lut_out, GLOBAL(TE1_outclock1), , , );


--M1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[2]_lut_out = CF1_MASTERHWDATA[2];
M1_CS_ctrl_local.CS_enable[2] = DFFE(M1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[3]_lut_out = CF1_MASTERHWDATA[3];
M1_CS_ctrl_local.CS_enable[3] = DFFE(M1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--C1L29 is calibration_sources:inst_calibration_sources|i293~53
--operation mode is normal

C1L29 = !Q3_sload_path[0] & !Q3_sload_path[1];


--C1L89 is calibration_sources:inst_calibration_sources|i315~13
--operation mode is normal

C1L89 = !Q3_sload_path[3] & (C1L29 # !Q3_sload_path[2]) # !Q3_sload_path[4];


--UE1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0
--operation mode is normal

UE1L14Q_lut_out = UE1L31 & (CF1_MASTERHADDR[8] # UE1L14Q & !UE1L61) # !UE1L31 & UE1L14Q & !UE1L61;
UE1L14Q = DFFE(UE1L14Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0
--operation mode is normal

UE1L34Q_lut_out = UE1L31 & (CF1_MASTERHADDR[10] # UE1L34Q & !UE1L61) # !UE1L31 & UE1L34Q & !UE1L61;
UE1L34Q = DFFE(UE1L34Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0
--operation mode is normal

UE1L54Q_lut_out = UE1L31 & (CF1_MASTERHADDR[12] # UE1L54Q & !UE1L61) # !UE1L31 & UE1L54Q & !UE1L61;
UE1L54Q = DFFE(UE1L54Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0
--operation mode is normal

UE1L64Q_lut_out = UE1L31 & (CF1_MASTERHADDR[13] # UE1L64Q & !UE1L61) # !UE1L31 & UE1L64Q & !UE1L61;
UE1L64Q = DFFE(UE1L64Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0
--operation mode is normal

UE1L44Q_lut_out = UE1L31 & (CF1_MASTERHADDR[11] # UE1L44Q & !UE1L61) # !UE1L31 & UE1L44Q & !UE1L61;
UE1L44Q = DFFE(UE1L44Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L783 is slaveregister:inst_slaveregister|i4802~944
--operation mode is normal

M1L783 = UE1L34Q & !UE1L54Q & !UE1L64Q & !UE1L44Q;


--UE1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0
--operation mode is normal

UE1L93Q_lut_out = UE1L31 & (CF1_MASTERHADDR[6] # UE1L93Q & !UE1L61) # !UE1L31 & UE1L93Q & !UE1L61;
UE1L93Q = DFFE(UE1L93Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0
--operation mode is normal

UE1L24Q_lut_out = UE1L31 & (CF1_MASTERHADDR[9] # UE1L24Q & !UE1L61) # !UE1L31 & UE1L24Q & !UE1L61;
UE1L24Q = DFFE(UE1L24Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0
--operation mode is normal

UE1L04Q_lut_out = UE1L31 & (CF1_MASTERHADDR[7] # UE1L04Q & !UE1L61) # !UE1L31 & UE1L04Q & !UE1L61;
UE1L04Q = DFFE(UE1L04Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L913 is slaveregister:inst_slaveregister|i1162~31
--operation mode is normal

M1L913 = M1L783 & UE1L93Q & !UE1L24Q & !UE1L04Q;


--UE1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0
--operation mode is normal

UE1L83Q_lut_out = UE1L31 & (CF1_MASTERHADDR[5] # UE1L83Q & !UE1L61) # !UE1L31 & UE1L83Q & !UE1L61;
UE1L83Q = DFFE(UE1L83Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0
--operation mode is normal

UE1L73Q_lut_out = UE1L31 & (CF1_MASTERHADDR[4] # UE1L73Q & !UE1L61) # !UE1L31 & UE1L73Q & !UE1L61;
UE1L73Q = DFFE(UE1L73Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L123 is slaveregister:inst_slaveregister|i1176~113
--operation mode is normal

M1L123 = UE1L83Q & !UE1L73Q;


--UE1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0
--operation mode is normal

UE1L63Q_lut_out = UE1L31 & (CF1_MASTERHADDR[3] # UE1L63Q & !UE1L61) # !UE1L31 & UE1L63Q & !UE1L61;
UE1L63Q = DFFE(UE1L63Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0
--operation mode is normal

UE1L53Q_lut_out = UE1L31 & (CF1_MASTERHADDR[2] # UE1L53Q & !UE1L61) # !UE1L31 & UE1L53Q & !UE1L61;
UE1L53Q = DFFE(UE1L53Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L717 is slaveregister:inst_slaveregister|i5218~157
--operation mode is normal

M1L717 = UE1L63Q & !UE1L53Q;


--M1_i1408 is slaveregister:inst_slaveregister|i1408
--operation mode is normal

M1_i1408 = UE1L14Q # !M1L717 # !M1L123 # !M1L913;


--M1L343 is slaveregister:inst_slaveregister|i2341~25
--operation mode is normal

M1L343 = M1L783 & UE1L04Q & !UE1L24Q & !UE1L14Q;


--M1L633 is slaveregister:inst_slaveregister|i1924~30
--operation mode is normal

M1L633 = UE1L83Q & !UE1L63Q & !UE1L73Q;


--M1_i2284 is slaveregister:inst_slaveregister|i2284
--operation mode is normal

M1_i2284 = UE1L53Q # !UE1L93Q # !M1L633 # !M1L343;


--M1L262 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~0
--operation mode is normal

M1L262 = M1L362 & M1_i1408 & !M1_i2284 & !L1L4Q;


--SE2L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0
--operation mode is normal

SE2L1Q_lut_out = SE2L3 # SE2L4 # SE2L5 # SE2L6;
SE2L1Q = DFFE(SE2L1Q_lut_out, GLOBAL(TE1_outclock1), , , );


--SE2_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i68
--operation mode is normal

SE2_i68_lut_out = !SE2L91Q & !SE2L81Q & !SE2L02Q & !SE2L7;
SE2_i68 = DFFE(SE2_i68_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0
--operation mode is normal

SE1L1Q_lut_out = SE1L3 # SE1L4 # SE1L5 # SE1L6;
SE1L1Q = DFFE(SE1L1Q_lut_out, GLOBAL(TE1_outclock1), , , );


--SE1_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i68
--operation mode is normal

SE1_i68_lut_out = !SE1L91Q & !SE1L81Q & !SE1L02Q & !SE1L7;
SE1_i68 = DFFE(SE1_i68_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--MB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg
--operation mode is normal

MB1L01Q_lut_out = MB1_rxcteq5 & (MB1L12Q # ZB1L51Q & MB1L52Q);
MB1L01Q = DFFE(MB1L01Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--CB1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG
--operation mode is normal

CB1_DAT_MSG_lut_out = AB1L5 & (CB1L3 # CB1L2 & CB1_DAT_MSG) # !AB1L5 & CB1L2 & CB1_DAT_MSG;
CB1_DAT_MSG = DFFE(CB1_DAT_MSG_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--CB1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0
--operation mode is normal

CB1_BYTE0_lut_out = !MB1L92Q & (CB1L5 # MB1L01Q & CB1L6);
CB1_BYTE0 = DFFE(CB1_BYTE0_lut_out, GLOBAL(TE1_outclock0), , , );


--MB1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg
--operation mode is normal

MB1L92Q_lut_out = MB1L1 & MB1L2 & MB1L3 & !RB1_dffs[3];
MB1L92Q = DFFE(MB1L92Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--T1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0]
--operation mode is normal

T1_inst45[0]_lut_out = RB1_dffs[0];
T1_inst45[0] = DFFE(T1_inst45[0]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--CB1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1
--operation mode is normal

CB1_MTYPE_LEN1_lut_out = !MB1L92Q & (MB1L01Q & CB1_LEN0 # !MB1L01Q & CB1_MTYPE_LEN1);
CB1_MTYPE_LEN1 = DFFE(CB1_MTYPE_LEN1_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1
--operation mode is normal

CB1_BYTE1_lut_out = !MB1L92Q & (CB1_DPR_DAT_WR # CB1_BYTE1 & !MB1L01Q);
CB1_BYTE1 = DFFE(CB1_BYTE1_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0
--operation mode is normal

CB1L11 = CB1_MTYPE_LEN1 # CB1_BYTE1;


--T1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1]
--operation mode is normal

T1_inst45[1]_lut_out = RB1_dffs[1];
T1_inst45[1] = DFFE(T1_inst45[1]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2]
--operation mode is normal

T1_inst45[2]_lut_out = RB1_dffs[2];
T1_inst45[2] = DFFE(T1_inst45[2]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3]
--operation mode is normal

T1_inst45[3]_lut_out = RB1_dffs[3];
T1_inst45[3] = DFFE(T1_inst45[3]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4]
--operation mode is normal

T1_inst45[4]_lut_out = RB1_dffs[4];
T1_inst45[4] = DFFE(T1_inst45[4]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5]
--operation mode is normal

T1_inst45[5]_lut_out = RB1_dffs[5];
T1_inst45[5] = DFFE(T1_inst45[5]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6]
--operation mode is normal

T1_inst45[6]_lut_out = RB1_dffs[6];
T1_inst45[6] = DFFE(T1_inst45[6]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--T1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7]
--operation mode is normal

T1_inst45[7]_lut_out = RB1_dffs[7];
T1_inst45[7] = DFFE(T1_inst45[7]_lut_out, GLOBAL(TE1_outclock0), , , CB1L01);


--RB1_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

RB1_dffs[0]_lut_out = RB1_dffs[1];
RB1_dffs[0] = DFFE(RB1_dffs[0]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

RB1_dffs[1]_lut_out = RB1_dffs[2];
RB1_dffs[1] = DFFE(RB1_dffs[1]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

RB1_dffs[2]_lut_out = RB1_dffs[3];
RB1_dffs[2] = DFFE(RB1_dffs[2]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

RB1_dffs[3]_lut_out = RB1_dffs[4];
RB1_dffs[3] = DFFE(RB1_dffs[3]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

RB1_dffs[4]_lut_out = RB1_dffs[5];
RB1_dffs[4] = DFFE(RB1_dffs[4]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

RB1_dffs[5]_lut_out = RB1_dffs[6];
RB1_dffs[5] = DFFE(RB1_dffs[5]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

RB1_dffs[6]_lut_out = RB1_dffs[7];
RB1_dffs[6] = DFFE(RB1_dffs[6]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--RB1_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

RB1_dffs[7]_lut_out = MB1L91Q;
RB1_dffs[7] = DFFE(RB1_dffs[7]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , MB1L02Q);


--CB1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0
--operation mode is normal

CB1_PTYPE_SEQ0_lut_out = !MB1L92Q & (MB1L01Q & CB1_MTYPE_LEN1 # !MB1L01Q & CB1_PTYPE_SEQ0);
CB1_PTYPE_SEQ0 = DFFE(CB1_PTYPE_SEQ0_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2
--operation mode is normal

CB1_BYTE2_lut_out = !MB1L92Q & (MB1L01Q & CB1_BYTE1 # !MB1L01Q & CB1_BYTE2);
CB1_BYTE2 = DFFE(CB1_BYTE2_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0
--operation mode is normal

CB1L21 = CB1_PTYPE_SEQ0 # CB1_BYTE2;


--CB1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1
--operation mode is normal

CB1_DCMD_SEQ1_lut_out = !MB1L92Q & (MB1L01Q & CB1_PTYPE_SEQ0 # !MB1L01Q & CB1_DCMD_SEQ1);
CB1_DCMD_SEQ1 = DFFE(CB1_DCMD_SEQ1_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3
--operation mode is normal

CB1_BYTE3_lut_out = !MB1L92Q & (MB1L01Q & CB1_BYTE2 # !MB1L01Q & CB1_BYTE3);
CB1_BYTE3 = DFFE(CB1_BYTE3_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0
--operation mode is normal

CB1L31 = CB1_DCMD_SEQ1 # CB1_BYTE3;


--T1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0]
--operation mode is normal

T1_inst40[0]_lut_out = Q9_q[0];
T1_inst40[0] = DFFE(T1_inst40[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--CB1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR
--operation mode is normal

CB1_CRC_ERR_lut_out = CB1_DAT_MSG & (MB1L92Q # MB1L11Q & CB1L51);
CB1_CRC_ERR = DFFE(CB1_CRC_ERR_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--T1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5
--operation mode is normal

T1_inst5 = CB1_CRC_ERR # CB1_DPR_DAT_WR;


--T1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1]
--operation mode is normal

T1_inst40[1]_lut_out = Q9_q[1];
T1_inst40[1] = DFFE(T1_inst40[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2]
--operation mode is normal

T1_inst40[2]_lut_out = Q9_q[2];
T1_inst40[2] = DFFE(T1_inst40[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3]
--operation mode is normal

T1_inst40[3]_lut_out = Q9_q[3];
T1_inst40[3] = DFFE(T1_inst40[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4]
--operation mode is normal

T1_inst40[4]_lut_out = Q9_q[4];
T1_inst40[4] = DFFE(T1_inst40[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5]
--operation mode is normal

T1_inst40[5]_lut_out = Q9_q[5];
T1_inst40[5] = DFFE(T1_inst40[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6]
--operation mode is normal

T1_inst40[6]_lut_out = Q9_q[6];
T1_inst40[6] = DFFE(T1_inst40[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7]
--operation mode is normal

T1_inst40[7]_lut_out = Q9_q[7];
T1_inst40[7] = DFFE(T1_inst40[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8]
--operation mode is normal

T1_inst40[8]_lut_out = Q9_q[8];
T1_inst40[8] = DFFE(T1_inst40[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9]
--operation mode is normal

T1_inst40[9]_lut_out = Q9_q[9];
T1_inst40[9] = DFFE(T1_inst40[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10]
--operation mode is normal

T1_inst40[10]_lut_out = Q9_q[10];
T1_inst40[10] = DFFE(T1_inst40[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11]
--operation mode is normal

T1_inst40[11]_lut_out = Q9_q[11];
T1_inst40[11] = DFFE(T1_inst40[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12]
--operation mode is normal

T1_inst40[12]_lut_out = Q9_q[12];
T1_inst40[12] = DFFE(T1_inst40[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--WC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg
--operation mode is normal

WC1L55Q_lut_out = WC1_BYT3 & FD1L9Q;
WC1L55Q = DFFE(WC1L55Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--PD1L712Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21
--operation mode is normal

PD1L712Q_lut_out = PD1L101 # PD1L261 & (!CF1_SLAVEHREADYO # !RD1L1Q);
PD1L712Q = DFFE(PD1L712Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L261 is daq:inst_daq|ahb_master:inst_ahb_master|i~9604
--operation mode is normal

PD1L261 = PD1L712Q & (CF1_SLAVEHRESP[1] # !CF1_SLAVEHRESP[0]);

--PD1L512 is daq:inst_daq|ahb_master:inst_ahb_master|i~9725
--operation mode is normal

PD1L512 = PD1L712Q & (CF1_SLAVEHRESP[1] # !CF1_SLAVEHRESP[0]);


--RD1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0
--operation mode is normal

RD1L1Q_lut_out = RD1L734Q # RD1L434Q # RD1L834Q # RD1L273;
RD1L1Q = DFFE(RD1L1Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L361 is daq:inst_daq|ahb_master:inst_ahb_master|i~9605
--operation mode is normal

PD1L361 = !CF1_SLAVEHREADYO # !RD1L1Q;


--RD1L814Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0
--operation mode is normal

RD1L814Q_lut_out = RD1L373 # RD1L53 & RD1L32 & RD1L534Q;
RD1L814Q = DFFE(RD1L814Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L612Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20
--operation mode is normal

PD1L612Q_lut_out = !PD1L201 & (!PD1L812Q & !PD1L112 # !CF1_SLAVEHREADYO);
PD1L612Q = DFFE(PD1L612Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24
--operation mode is normal

UE1L35Q_lut_out = !CF1_MASTERHWRITE & (UE1L71 # UE1L7 & UE1L81);
UE1L35Q = DFFE(UE1L35Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23
--operation mode is normal

UE1L25Q_lut_out = !UE1L1 & !UE1L94Q & (CF1_MASTERHTRANS[0] # CF1_MASTERHTRANS[1]);
UE1L25Q = DFFE(UE1L25Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22
--operation mode is normal

UE1L15Q_lut_out = UE1L02 # CF1_MASTERHWRITE & (UE1L5 # UE1L12);
UE1L15Q = DFFE(UE1L15Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583
--operation mode is normal

UE1L8 = UE1L25Q # UE1L15Q & (CF1_MASTERHWRITE # !CF1_MASTERHTRANS[1]);


--UE1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21
--operation mode is normal

UE1L05Q_lut_out = (UE1L32 # UE1L52 & UE1L1 & CF1_MASTERHWRITE) & CASCADE(UE1L23);
UE1L05Q = DFFE(UE1L05Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0
--operation mode is normal

UE1L3 = CF1_MASTERHBURST[1] # CF1_MASTERHBURST[2] # !CF1_MASTERHBURST[0] # !CF1_MASTERHTRANS[1];


--UE1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584
--operation mode is normal

UE1L9 = UE1L8 # UE1L05Q & (UE1L3 # CF1_MASTERHWRITE);


--UE1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6585
--operation mode is normal

UE1L01 = UE1L13 # !CF1_MASTERHTRANS[0] & !CF1_MASTERHTRANS[1];


--UE1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20
--operation mode is normal

UE1L94Q_lut_out = !UE1L25Q & !UE1L22 & (UE1L7 # !UE1L42);
UE1L94Q = DFFE(UE1L94Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L812Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22
--operation mode is normal

PD1L812Q_lut_out = PD1L712Q & (PD1L812Q & !CF1_SLAVEHREADYO # !PD1L001) # !PD1L712Q & PD1L812Q & !CF1_SLAVEHREADYO;
PD1L812Q = DFFE(PD1L812Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L461 is daq:inst_daq|ahb_master:inst_ahb_master|i~9607
--operation mode is normal

PD1L461 = PD1L812Q # RD1L814Q & CF1_SLAVEHREADYO & !PD1L612Q;


--PD1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2]
--operation mode is normal

PD1_haddr[2]_lut_out = PD1L261 & (PD1L561 # PD1L461 & PD1_haddr[2]) # !PD1L261 & PD1L461 & PD1_haddr[2];
PD1_haddr[2] = DFFE(PD1_haddr[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L561 is daq:inst_daq|ahb_master:inst_ahb_master|i~9608
--operation mode is normal

PD1L561 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[2] # !RD1L1Q & PD1L301) # !CF1_SLAVEHREADYO & PD1_haddr[2];


--PD1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3]
--operation mode is normal

PD1_haddr[3]_lut_out = PD1L412 # PD1_haddr[3] & (PD1L101 # PD1L812Q);
PD1_haddr[3] = DFFE(PD1_haddr[3]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~45
--operation mode is normal

PD1L101 = RD1L814Q & CF1_SLAVEHREADYO & !PD1L612Q;


--PD1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4]
--operation mode is normal

PD1_haddr[4]_lut_out = PD1L261 & (PD1L661 # PD1L461 & PD1_haddr[4]) # !PD1L261 & PD1L461 & PD1_haddr[4];
PD1_haddr[4] = DFFE(PD1_haddr[4]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L661 is daq:inst_daq|ahb_master:inst_ahb_master|i~9611
--operation mode is normal

PD1L661 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[4] # !RD1L1Q & PD1L701) # !CF1_SLAVEHREADYO & PD1_haddr[4];


--PD1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5]
--operation mode is normal

PD1_haddr[5]_lut_out = PD1L261 & (PD1L761 # PD1L461 & PD1_haddr[5]) # !PD1L261 & PD1L461 & PD1_haddr[5];
PD1_haddr[5] = DFFE(PD1_haddr[5]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L761 is daq:inst_daq|ahb_master:inst_ahb_master|i~9613
--operation mode is normal

PD1L761 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[5] # !RD1L1Q & PD1L901) # !CF1_SLAVEHREADYO & PD1_haddr[5];


--PD1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6]
--operation mode is normal

PD1_haddr[6]_lut_out = PD1L261 & (PD1L861 # PD1L461 & PD1_haddr[6]) # !PD1L261 & PD1L461 & PD1_haddr[6];
PD1_haddr[6] = DFFE(PD1_haddr[6]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L861 is daq:inst_daq|ahb_master:inst_ahb_master|i~9615
--operation mode is normal

PD1L861 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[6] # !RD1L1Q & PD1L111) # !CF1_SLAVEHREADYO & PD1_haddr[6];


--PD1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7]
--operation mode is normal

PD1_haddr[7]_lut_out = PD1L261 & (PD1L961 # PD1L461 & PD1_haddr[7]) # !PD1L261 & PD1L461 & PD1_haddr[7];
PD1_haddr[7] = DFFE(PD1_haddr[7]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L961 is daq:inst_daq|ahb_master:inst_ahb_master|i~9617
--operation mode is normal

PD1L961 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[7] # !RD1L1Q & PD1L311) # !CF1_SLAVEHREADYO & PD1_haddr[7];


--PD1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8]
--operation mode is normal

PD1_haddr[8]_lut_out = PD1L261 & (PD1L071 # PD1L461 & PD1_haddr[8]) # !PD1L261 & PD1L461 & PD1_haddr[8];
PD1_haddr[8] = DFFE(PD1_haddr[8]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L071 is daq:inst_daq|ahb_master:inst_ahb_master|i~9619
--operation mode is normal

PD1L071 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[8] # !RD1L1Q & PD1L511) # !CF1_SLAVEHREADYO & PD1_haddr[8];


--PD1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9]
--operation mode is normal

PD1_haddr[9]_lut_out = PD1L261 & (PD1L171 # PD1L461 & PD1_haddr[9]) # !PD1L261 & PD1L461 & PD1_haddr[9];
PD1_haddr[9] = DFFE(PD1_haddr[9]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L171 is daq:inst_daq|ahb_master:inst_ahb_master|i~9621
--operation mode is normal

PD1L171 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[9] # !RD1L1Q & PD1L711) # !CF1_SLAVEHREADYO & PD1_haddr[9];


--PD1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10]
--operation mode is normal

PD1_haddr[10]_lut_out = PD1L261 & (PD1L271 # PD1L461 & PD1_haddr[10]) # !PD1L261 & PD1L461 & PD1_haddr[10];
PD1_haddr[10] = DFFE(PD1_haddr[10]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L271 is daq:inst_daq|ahb_master:inst_ahb_master|i~9623
--operation mode is normal

PD1L271 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[10] # !RD1L1Q & PD1L911) # !CF1_SLAVEHREADYO & PD1_haddr[10];


--RD1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11]
--operation mode is normal

RD1_start_address[11]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L25 # RD1L113 & !RD1L673);
RD1_start_address[11] = DFFE(RD1_start_address[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~56
--operation mode is normal

PD1L201 = !PD1L612Q & (!CF1_SLAVEHREADYO # !RD1L814Q);


--PD1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~0
--operation mode is normal

PD1L001 = CF1_SLAVEHRESP[1] # !CF1_SLAVEHRESP[0];


--PD1L371 is daq:inst_daq|ahb_master:inst_ahb_master|i~9625
--operation mode is normal

PD1L371 = RD1_start_address[11] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11]
--operation mode is normal

PD1_haddr[11]_lut_out = PD1L371 # PD1L471 # PD1L461 & PD1_haddr[11];
PD1_haddr[11] = DFFE(PD1_haddr[11]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i134~19
--operation mode is normal

PD1L33 = CF1_SLAVEHREADYO & !RD1L1Q;

--PD1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i134~21
--operation mode is normal

PD1L43 = CF1_SLAVEHREADYO & !RD1L1Q;


--PD1L471 is daq:inst_daq|ahb_master:inst_ahb_master|i~9626
--operation mode is normal

PD1L471 = PD1L261 & (PD1L33 & PD1L121 # !PD1L33 & PD1_haddr[11]);


--RD1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12]
--operation mode is normal

RD1_start_address[12]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L15 # RD1L313 & !RD1L673);
RD1_start_address[12] = DFFE(RD1_start_address[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L571 is daq:inst_daq|ahb_master:inst_ahb_master|i~9628
--operation mode is normal

PD1L571 = RD1_start_address[12] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12]
--operation mode is normal

PD1_haddr[12]_lut_out = PD1L571 # PD1L671 # PD1L461 & PD1_haddr[12];
PD1_haddr[12] = DFFE(PD1_haddr[12]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L671 is daq:inst_daq|ahb_master:inst_ahb_master|i~9629
--operation mode is normal

PD1L671 = PD1L261 & (PD1L33 & PD1L321 # !PD1L33 & PD1_haddr[12]);


--RD1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13]
--operation mode is normal

RD1_start_address[13]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L05 # RD1L513 & !RD1L673);
RD1_start_address[13] = DFFE(RD1_start_address[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L771 is daq:inst_daq|ahb_master:inst_ahb_master|i~9631
--operation mode is normal

PD1L771 = RD1_start_address[13] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13]
--operation mode is normal

PD1_haddr[13]_lut_out = PD1L771 # PD1L871 # PD1L461 & PD1_haddr[13];
PD1_haddr[13] = DFFE(PD1_haddr[13]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L871 is daq:inst_daq|ahb_master:inst_ahb_master|i~9632
--operation mode is normal

PD1L871 = PD1L261 & (PD1L33 & PD1L521 # !PD1L33 & PD1_haddr[13]);


--RD1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14]
--operation mode is normal

RD1_start_address[14]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L94 # RD1L713 & !RD1L673);
RD1_start_address[14] = DFFE(RD1_start_address[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L971 is daq:inst_daq|ahb_master:inst_ahb_master|i~9634
--operation mode is normal

PD1L971 = RD1_start_address[14] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14]
--operation mode is normal

PD1_haddr[14]_lut_out = PD1L971 # PD1L081 # PD1L461 & PD1_haddr[14];
PD1_haddr[14] = DFFE(PD1_haddr[14]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L081 is daq:inst_daq|ahb_master:inst_ahb_master|i~9635
--operation mode is normal

PD1L081 = PD1L261 & (PD1L33 & PD1L721 # !PD1L33 & PD1_haddr[14]);


--RD1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15]
--operation mode is normal

RD1_start_address[15]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L84 # RD1L913 & !RD1L673);
RD1_start_address[15] = DFFE(RD1_start_address[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L181 is daq:inst_daq|ahb_master:inst_ahb_master|i~9637
--operation mode is normal

PD1L181 = RD1_start_address[15] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15]
--operation mode is normal

PD1_haddr[15]_lut_out = PD1L181 # PD1L281 # PD1L461 & PD1_haddr[15];
PD1_haddr[15] = DFFE(PD1_haddr[15]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L281 is daq:inst_daq|ahb_master:inst_ahb_master|i~9638
--operation mode is normal

PD1L281 = PD1L261 & (PD1L33 & PD1L921 # !PD1L33 & PD1_haddr[15]);


--RD1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16]
--operation mode is normal

RD1_start_address[16]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L74 # RD1L123 & !RD1L673);
RD1_start_address[16] = DFFE(RD1_start_address[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L381 is daq:inst_daq|ahb_master:inst_ahb_master|i~9640
--operation mode is normal

PD1L381 = RD1_start_address[16] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16]
--operation mode is normal

PD1_haddr[16]_lut_out = PD1L381 # PD1L481 # PD1L461 & PD1_haddr[16];
PD1_haddr[16] = DFFE(PD1_haddr[16]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L481 is daq:inst_daq|ahb_master:inst_ahb_master|i~9641
--operation mode is normal

PD1L481 = PD1L261 & (PD1L33 & PD1L131 # !PD1L33 & PD1_haddr[16]);


--RD1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17]
--operation mode is normal

RD1_start_address[17]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L64 # RD1L323 & !RD1L673);
RD1_start_address[17] = DFFE(RD1_start_address[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L581 is daq:inst_daq|ahb_master:inst_ahb_master|i~9643
--operation mode is normal

PD1L581 = RD1_start_address[17] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17]
--operation mode is normal

PD1_haddr[17]_lut_out = PD1L581 # PD1L681 # PD1L461 & PD1_haddr[17];
PD1_haddr[17] = DFFE(PD1_haddr[17]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L681 is daq:inst_daq|ahb_master:inst_ahb_master|i~9644
--operation mode is normal

PD1L681 = PD1L261 & (PD1L33 & PD1L331 # !PD1L33 & PD1_haddr[17]);


--RD1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18]
--operation mode is normal

RD1_start_address[18]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L54 # RD1L523 & !RD1L673);
RD1_start_address[18] = DFFE(RD1_start_address[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L781 is daq:inst_daq|ahb_master:inst_ahb_master|i~9646
--operation mode is normal

PD1L781 = RD1_start_address[18] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18]
--operation mode is normal

PD1_haddr[18]_lut_out = PD1L781 # PD1L881 # PD1L461 & PD1_haddr[18];
PD1_haddr[18] = DFFE(PD1_haddr[18]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L881 is daq:inst_daq|ahb_master:inst_ahb_master|i~9647
--operation mode is normal

PD1L881 = PD1L261 & (PD1L33 & PD1L531 # !PD1L33 & PD1_haddr[18]);


--RD1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19]
--operation mode is normal

RD1_start_address[19]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L44 # RD1L723 & !RD1L673);
RD1_start_address[19] = DFFE(RD1_start_address[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L981 is daq:inst_daq|ahb_master:inst_ahb_master|i~9649
--operation mode is normal

PD1L981 = RD1_start_address[19] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19]
--operation mode is normal

PD1_haddr[19]_lut_out = PD1L981 # PD1L091 # PD1L461 & PD1_haddr[19];
PD1_haddr[19] = DFFE(PD1_haddr[19]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L091 is daq:inst_daq|ahb_master:inst_ahb_master|i~9650
--operation mode is normal

PD1L091 = PD1L261 & (PD1L33 & PD1L731 # !PD1L33 & PD1_haddr[19]);


--RD1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20]
--operation mode is normal

RD1_start_address[20]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L34 # RD1L923 & !RD1L673);
RD1_start_address[20] = DFFE(RD1_start_address[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L191 is daq:inst_daq|ahb_master:inst_ahb_master|i~9652
--operation mode is normal

PD1L191 = RD1_start_address[20] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20]
--operation mode is normal

PD1_haddr[20]_lut_out = PD1L191 # PD1L291 # PD1L461 & PD1_haddr[20];
PD1_haddr[20] = DFFE(PD1_haddr[20]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L291 is daq:inst_daq|ahb_master:inst_ahb_master|i~9653
--operation mode is normal

PD1L291 = PD1L261 & (PD1L33 & PD1L931 # !PD1L33 & PD1_haddr[20]);


--RD1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21]
--operation mode is normal

RD1_start_address[21]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L24 # RD1L133 & !RD1L673);
RD1_start_address[21] = DFFE(RD1_start_address[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L391 is daq:inst_daq|ahb_master:inst_ahb_master|i~9655
--operation mode is normal

PD1L391 = RD1_start_address[21] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21]
--operation mode is normal

PD1_haddr[21]_lut_out = PD1L391 # PD1L491 # PD1L461 & PD1_haddr[21];
PD1_haddr[21] = DFFE(PD1_haddr[21]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L491 is daq:inst_daq|ahb_master:inst_ahb_master|i~9656
--operation mode is normal

PD1L491 = PD1L261 & (PD1L33 & PD1L141 # !PD1L33 & PD1_haddr[21]);


--RD1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22]
--operation mode is normal

RD1_start_address[22]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L14 # RD1L333 & !RD1L673);
RD1_start_address[22] = DFFE(RD1_start_address[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L591 is daq:inst_daq|ahb_master:inst_ahb_master|i~9658
--operation mode is normal

PD1L591 = RD1_start_address[22] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22]
--operation mode is normal

PD1_haddr[22]_lut_out = PD1L591 # PD1L691 # PD1L461 & PD1_haddr[22];
PD1_haddr[22] = DFFE(PD1_haddr[22]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L691 is daq:inst_daq|ahb_master:inst_ahb_master|i~9659
--operation mode is normal

PD1L691 = PD1L261 & (PD1L33 & PD1L341 # !PD1L33 & PD1_haddr[22]);


--RD1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23]
--operation mode is normal

RD1_start_address[23]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L04 # RD1L533 & !RD1L673);
RD1_start_address[23] = DFFE(RD1_start_address[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L791 is daq:inst_daq|ahb_master:inst_ahb_master|i~9661
--operation mode is normal

PD1L791 = RD1_start_address[23] & (PD1L201 # PD1L712Q & !PD1L001);


--PD1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23]
--operation mode is normal

PD1_haddr[23]_lut_out = PD1L791 # PD1L891 # PD1L461 & PD1_haddr[23];
PD1_haddr[23] = DFFE(PD1_haddr[23]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L891 is daq:inst_daq|ahb_master:inst_ahb_master|i~9662
--operation mode is normal

PD1L891 = PD1L261 & (PD1L33 & PD1L541 # !PD1L33 & PD1_haddr[23]);


--PD1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24]
--operation mode is normal

PD1_haddr[24]_lut_out = PD1L201 # PD1L002 # PD1L102 & PD1L712Q;
PD1_haddr[24] = DFFE(PD1_haddr[24]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L991 is daq:inst_daq|ahb_master:inst_ahb_master|i~9664
--operation mode is normal

PD1L991 = PD1L712Q & (RD1L1Q # !CF1_SLAVEHREADYO);


--PD1L002 is daq:inst_daq|ahb_master:inst_ahb_master|i~9665
--operation mode is normal

PD1L002 = PD1_haddr[24] & (PD1L991 # PD1L812Q # !PD1L612Q);


--PD1L102 is daq:inst_daq|ahb_master:inst_ahb_master|i~9666
--operation mode is normal

PD1L102 = PD1L741 & CF1_SLAVEHREADYO & !RD1L1Q # !PD1L001;


--PD1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25]
--operation mode is normal

PD1_haddr[25]_lut_out = PD1L261 & (PD1L202 # PD1L461 & PD1_haddr[25]) # !PD1L261 & PD1L461 & PD1_haddr[25];
PD1_haddr[25] = DFFE(PD1_haddr[25]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L202 is daq:inst_daq|ahb_master:inst_ahb_master|i~9668
--operation mode is normal

PD1L202 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[25] # !RD1L1Q & PD1L941) # !CF1_SLAVEHREADYO & PD1_haddr[25];


--PD1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26]
--operation mode is normal

PD1_haddr[26]_lut_out = PD1L261 & (PD1L302 # PD1L461 & PD1_haddr[26]) # !PD1L261 & PD1L461 & PD1_haddr[26];
PD1_haddr[26] = DFFE(PD1_haddr[26]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L302 is daq:inst_daq|ahb_master:inst_ahb_master|i~9670
--operation mode is normal

PD1L302 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[26] # !RD1L1Q & PD1L151) # !CF1_SLAVEHREADYO & PD1_haddr[26];


--PD1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27]
--operation mode is normal

PD1_haddr[27]_lut_out = PD1L261 & (PD1L402 # PD1L461 & PD1_haddr[27]) # !PD1L261 & PD1L461 & PD1_haddr[27];
PD1_haddr[27] = DFFE(PD1_haddr[27]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L402 is daq:inst_daq|ahb_master:inst_ahb_master|i~9672
--operation mode is normal

PD1L402 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[27] # !RD1L1Q & PD1L351) # !CF1_SLAVEHREADYO & PD1_haddr[27];


--PD1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28]
--operation mode is normal

PD1_haddr[28]_lut_out = PD1L261 & (PD1L502 # PD1L461 & PD1_haddr[28]) # !PD1L261 & PD1L461 & PD1_haddr[28];
PD1_haddr[28] = DFFE(PD1_haddr[28]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L502 is daq:inst_daq|ahb_master:inst_ahb_master|i~9674
--operation mode is normal

PD1L502 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[28] # !RD1L1Q & PD1L551) # !CF1_SLAVEHREADYO & PD1_haddr[28];


--PD1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29]
--operation mode is normal

PD1_haddr[29]_lut_out = PD1L261 & (PD1L602 # PD1L461 & PD1_haddr[29]) # !PD1L261 & PD1L461 & PD1_haddr[29];
PD1_haddr[29] = DFFE(PD1_haddr[29]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L602 is daq:inst_daq|ahb_master:inst_ahb_master|i~9676
--operation mode is normal

PD1L602 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[29] # !RD1L1Q & PD1L751) # !CF1_SLAVEHREADYO & PD1_haddr[29];


--PD1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30]
--operation mode is normal

PD1_haddr[30]_lut_out = PD1L261 & (PD1L702 # PD1L461 & PD1_haddr[30]) # !PD1L261 & PD1L461 & PD1_haddr[30];
PD1_haddr[30] = DFFE(PD1_haddr[30]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L702 is daq:inst_daq|ahb_master:inst_ahb_master|i~9678
--operation mode is normal

PD1L702 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[30] # !RD1L1Q & PD1L951) # !CF1_SLAVEHREADYO & PD1_haddr[30];


--PD1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31]
--operation mode is normal

PD1_haddr[31]_lut_out = PD1L261 & (PD1L802 # PD1L461 & PD1_haddr[31]) # !PD1L261 & PD1L461 & PD1_haddr[31];
PD1_haddr[31] = DFFE(PD1_haddr[31]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--PD1L802 is daq:inst_daq|ahb_master:inst_ahb_master|i~9680
--operation mode is normal

PD1L802 = CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[31] # !RD1L1Q & PD1L161) # !CF1_SLAVEHREADYO & PD1_haddr[31];


--PD1L902 is daq:inst_daq|ahb_master:inst_ahb_master|i~9682
--operation mode is normal

PD1L902 = PD1_haddr[5] # PD1_haddr[4] # PD1_haddr[3] # PD1_haddr[2];


--PD1L012 is daq:inst_daq|ahb_master:inst_ahb_master|i~9683
--operation mode is normal

PD1L012 = PD1_haddr[9] # PD1_haddr[8] # PD1_haddr[7] # PD1_haddr[6];


--PD1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i247~233
--operation mode is normal

PD1L53 = !CF1_SLAVEHREADYO & (PD1L902 # PD1L012);


--RD1L914Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~23
--operation mode is normal

RD1L914Q_lut_out = RD1L824Q;
RD1L914Q = DFFE(RD1L914Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L024Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~24
--operation mode is normal

RD1L024Q_lut_out = RD1L924Q;
RD1L024Q = DFFE(RD1L024Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1356
--operation mode is normal

RD1L103 = !RD1L914Q & !RD1L024Q;


--WD1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0]
--operation mode is normal

WD1_header_1.trigger_word[0]_lut_out = XD1_HEADER_data.trigger_word[0]~reg0;
WD1_header_1.trigger_word[0] = DFFE(WD1_header_1.trigger_word[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0]
--operation mode is normal

WD1_header_0.trigger_word[0]_lut_out = XD1_HEADER_data.trigger_word[0]~reg0;
WD1_header_0.trigger_word[0] = DFFE(WD1_header_0.trigger_word[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0]
--operation mode is normal

WD1_rd_ptr[0]_lut_out = !WD1_rd_ptr[0];
WD1_rd_ptr[0] = DFFE(WD1_rd_ptr[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , FE1L727);


--WD1L482 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1070~8
--operation mode is normal

WD1L482 = WD1_header_1.trigger_word[0] & (WD1_header_0.trigger_word[0] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[0] & WD1_header_0.trigger_word[0] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0]
--operation mode is normal

WD2_header_1.trigger_word[0]_lut_out = XD2_HEADER_data.trigger_word[0]~reg0;
WD2_header_1.trigger_word[0] = DFFE(WD2_header_1.trigger_word[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0]
--operation mode is normal

WD2_header_0.trigger_word[0]_lut_out = XD2_HEADER_data.trigger_word[0]~reg0;
WD2_header_0.trigger_word[0] = DFFE(WD2_header_0.trigger_word[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0]
--operation mode is normal

WD2_rd_ptr[0]_lut_out = !WD2_rd_ptr[0];
WD2_rd_ptr[0] = DFFE(WD2_rd_ptr[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , FE2L727);


--WD2L382 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1070~8
--operation mode is normal

WD2L382 = WD2_header_1.trigger_word[0] & (WD2_header_0.trigger_word[0] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[0] & WD2_header_0.trigger_word[0] & !WD2_rd_ptr[0];


--RD1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB
--operation mode is normal

RD1_AnB_lut_out = RD1_AnB & (GE2_lbm_read_done # !GE2_bfr_dav_out) # !RD1_AnB & GE1_i1454;
RD1_AnB = DFFE(RD1_AnB_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , RD1L624Q);


--RD1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1357
--operation mode is normal

RD1L203 = WD1L482 & (WD2L382 # RD1_AnB) # !WD1L482 & WD2L382 & !RD1_AnB;


--WD1_header_1.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[0]
--operation mode is normal

WD1_header_1.deadtime[0]_lut_out = Q62_sload_path[0];
WD1_header_1.deadtime[0] = DFFE(WD1_header_1.deadtime[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[0]
--operation mode is normal

WD1_header_0.deadtime[0]_lut_out = Q62_sload_path[0];
WD1_header_0.deadtime[0] = DFFE(WD1_header_0.deadtime[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1028
--operation mode is normal

RD1L342 = WD1_header_1.deadtime[0] & (WD1_header_0.deadtime[0] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[0] & WD1_header_0.deadtime[0] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[0]
--operation mode is normal

WD2_header_1.deadtime[0]_lut_out = Q23_sload_path[0];
WD2_header_1.deadtime[0] = DFFE(WD2_header_1.deadtime[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[0]
--operation mode is normal

WD2_header_0.deadtime[0]_lut_out = Q23_sload_path[0];
WD2_header_0.deadtime[0] = DFFE(WD2_header_0.deadtime[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1029
--operation mode is normal

RD1L442 = WD2_header_1.deadtime[0] & (WD2_header_0.deadtime[0] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[0] & WD2_header_0.deadtime[0] & !WD2_rd_ptr[0];


--RD1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1030
--operation mode is normal

RD1L542 = RD1L342 & (RD1L442 # RD1_AnB) # !RD1L342 & RD1L442 & !RD1_AnB;


--MC6_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0]
MC6_q[0]_data_in = DE1L93;
MC6_q[0]_write_enable = WD1_i1250;
MC6_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[0]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[0]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[0] = MEMORY_SEGMENT(MC6_q[0]_data_in, MC6_q[0]_write_enable, MC6_q[0]_clock_0, , , , , , VCC, MC6_q[0]_write_address, MC6_q[0]_read_address);


--MC41_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0]
MC41_q[0]_data_in = DE2L93;
MC41_q[0]_write_enable = WD2_i1250;
MC41_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[0]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[0]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[0] = MEMORY_SEGMENT(MC41_q[0]_data_in, MC41_q[0]_write_enable, MC41_q[0]_clock_0, , , , , , VCC, MC41_q[0]_write_address, MC41_q[0]_read_address);


--RD1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1031
--operation mode is normal

RD1L642 = MC6_q[0] & (MC41_q[0] # RD1_AnB) # !MC6_q[0] & MC41_q[0] & !RD1_AnB;


--MC5_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0]
MC5_q[0]_data_in = GE1_ram_data_in[0];
MC5_q[0]_write_enable = GE1_ram_we3;
MC5_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[0]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[0] = MEMORY_SEGMENT(MC5_q[0]_data_in, MC5_q[0]_write_enable, MC5_q[0]_clock_0, , , , , , VCC, MC5_q[0]_write_address, MC5_q[0]_read_address);


--MC31_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0]
MC31_q[0]_data_in = GE2_ram_data_in[0];
MC31_q[0]_write_enable = GE2_ram_we3;
MC31_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[0]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[0] = MEMORY_SEGMENT(MC31_q[0]_data_in, MC31_q[0]_write_enable, MC31_q[0]_clock_0, , , , , , VCC, MC31_q[0]_write_address, MC31_q[0]_read_address);


--RD1L634Q is daq:inst_daq|mem_interface:inst_mem_interface|state~32
--operation mode is normal

RD1L634Q_lut_out = RD1L873 # RD1L634Q & (RD1L973 # PD1L612Q);
RD1L634Q = DFFE(RD1L634Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1032
--operation mode is normal

RD1L742 = RD1_AnB & MC5_q[0] # !RD1_AnB & MC31_q[0] # !RD1L634Q;


--RD1L424Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~28
--operation mode is normal

RD1L424Q_lut_out = RD1L334Q;
RD1L424Q = DFFE(RD1L424Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L324Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~27
--operation mode is normal

RD1L324Q_lut_out = RD1L234Q;
RD1L324Q = DFFE(RD1L324Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1033
--operation mode is normal

RD1L842 = !RD1L324Q & (RD1L424Q & RD1L642 # !RD1L424Q & RD1L742);


--MC8_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0]
MC8_q[0]_data_in = QD1L1Q;
MC8_q[0]_write_enable = WD1_i1271;
MC8_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[0]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[0]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[0] = MEMORY_SEGMENT(MC8_q[0]_data_in, MC8_q[0]_write_enable, MC8_q[0]_clock_0, , , , , , VCC, MC8_q[0]_write_address, MC8_q[0]_read_address);


--MC61_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0]
MC61_q[0]_data_in = QD1L1Q;
MC61_q[0]_write_enable = WD2_i1271;
MC61_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[0]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[0]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[0] = MEMORY_SEGMENT(MC61_q[0]_data_in, MC61_q[0]_write_enable, MC61_q[0]_clock_0, , , , , , VCC, MC61_q[0]_write_address, MC61_q[0]_read_address);


--RD1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1034
--operation mode is normal

RD1L942 = RD1L324Q & (RD1_AnB & MC8_q[0] # !RD1_AnB & MC61_q[0]);


--RD1L224Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~26
--operation mode is normal

RD1L224Q_lut_out = RD1L134Q;
RD1L224Q = DFFE(RD1L224Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1035
--operation mode is normal

RD1L052 = RD1L224Q & RD1L542 # !RD1L224Q & (RD1L842 # RD1L942);


--RD1L124Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~25
--operation mode is normal

RD1L124Q_lut_out = RD1L034Q;
RD1L124Q = DFFE(RD1L124Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1358
--operation mode is normal

RD1L303 = RD1L103 & (RD1L124Q & RD1L203 # !RD1L124Q & RD1L052);


--WD1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0]
--operation mode is normal

WD1_header_1.timestamp[0]_lut_out = XD1_HEADER_data.timestamp[0]~reg0;
WD1_header_1.timestamp[0] = DFFE(WD1_header_1.timestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0]
--operation mode is normal

WD1_header_0.timestamp[0]_lut_out = XD1_HEADER_data.timestamp[0]~reg0;
WD1_header_0.timestamp[0] = DFFE(WD1_header_0.timestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L472 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1054~8
--operation mode is normal

WD1L472 = WD1_header_1.timestamp[0] & (WD1_header_0.timestamp[0] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[0] & WD1_header_0.timestamp[0] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0]
--operation mode is normal

WD2_header_1.timestamp[0]_lut_out = XD2_HEADER_data.timestamp[0]~reg0;
WD2_header_1.timestamp[0] = DFFE(WD2_header_1.timestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0]
--operation mode is normal

WD2_header_0.timestamp[0]_lut_out = XD2_HEADER_data.timestamp[0]~reg0;
WD2_header_0.timestamp[0] = DFFE(WD2_header_0.timestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L372 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1054~8
--operation mode is normal

WD2L372 = WD2_header_1.timestamp[0] & (WD2_header_0.timestamp[0] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[0] & WD2_header_0.timestamp[0] & !WD2_rd_ptr[0];


--RD1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1359
--operation mode is normal

RD1L403 = WD1L472 & (WD2L372 # RD1_AnB) # !WD1L472 & WD2L372 & !RD1_AnB;


--WD1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16]
--operation mode is normal

WD1_header_1.timestamp[16]_lut_out = XD1_HEADER_data.timestamp[16]~reg0;
WD1_header_1.timestamp[16] = DFFE(WD1_header_1.timestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16]
--operation mode is normal

WD1_header_0.timestamp[16]_lut_out = XD1_HEADER_data.timestamp[16]~reg0;
WD1_header_0.timestamp[16] = DFFE(WD1_header_0.timestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L852 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1038~8
--operation mode is normal

WD1L852 = WD1_header_1.timestamp[16] & (WD1_header_0.timestamp[16] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[16] & WD1_header_0.timestamp[16] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16]
--operation mode is normal

WD2_header_1.timestamp[16]_lut_out = XD2_HEADER_data.timestamp[16]~reg0;
WD2_header_1.timestamp[16] = DFFE(WD2_header_1.timestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16]
--operation mode is normal

WD2_header_0.timestamp[16]_lut_out = XD2_HEADER_data.timestamp[16]~reg0;
WD2_header_0.timestamp[16] = DFFE(WD2_header_0.timestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L752 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1038~8
--operation mode is normal

WD2L752 = WD2_header_1.timestamp[16] & (WD2_header_0.timestamp[16] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[16] & WD2_header_0.timestamp[16] & !WD2_rd_ptr[0];


--RD1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1360
--operation mode is normal

RD1L503 = WD1L852 & (WD2L752 # RD1_AnB) # !WD1L852 & WD2L752 & !RD1_AnB;


--RD1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i1625~1361
--operation mode is normal

RD1L603 = RD1L914Q & RD1L403 # !RD1L914Q & RD1L024Q & RD1L503;


--PD1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1609
--operation mode is normal

PD1L49 = PD1L712Q & !CF1_SLAVEHREADYO & (CF1_SLAVEHRESP[1] # !CF1_SLAVEHRESP[0]);


--WD1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1]
--operation mode is normal

WD1_header_1.trigger_word[1]_lut_out = XD1_HEADER_data.trigger_word[1]~reg0;
WD1_header_1.trigger_word[1] = DFFE(WD1_header_1.trigger_word[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1]
--operation mode is normal

WD1_header_0.trigger_word[1]_lut_out = XD1_HEADER_data.trigger_word[1]~reg0;
WD1_header_0.trigger_word[1] = DFFE(WD1_header_0.trigger_word[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L382 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1069~8
--operation mode is normal

WD1L382 = WD1_header_1.trigger_word[1] & (WD1_header_0.trigger_word[1] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[1] & WD1_header_0.trigger_word[1] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1]
--operation mode is normal

WD2_header_1.trigger_word[1]_lut_out = XD2_HEADER_data.trigger_word[1]~reg0;
WD2_header_1.trigger_word[1] = DFFE(WD2_header_1.trigger_word[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1]
--operation mode is normal

WD2_header_0.trigger_word[1]_lut_out = XD2_HEADER_data.trigger_word[1]~reg0;
WD2_header_0.trigger_word[1] = DFFE(WD2_header_0.trigger_word[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L282 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1069~8
--operation mode is normal

WD2L282 = WD2_header_1.trigger_word[1] & (WD2_header_0.trigger_word[1] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[1] & WD2_header_0.trigger_word[1] & !WD2_rd_ptr[0];


--RD1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1624~1354
--operation mode is normal

RD1L692 = WD1L382 & (WD2L282 # RD1_AnB) # !WD1L382 & WD2L282 & !RD1_AnB;


--WD1_header_1.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[1]
--operation mode is normal

WD1_header_1.deadtime[1]_lut_out = Q62_sload_path[1];
WD1_header_1.deadtime[1] = DFFE(WD1_header_1.deadtime[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[1]
--operation mode is normal

WD1_header_0.deadtime[1]_lut_out = Q62_sload_path[1];
WD1_header_0.deadtime[1] = DFFE(WD1_header_0.deadtime[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1028
--operation mode is normal

RD1L532 = WD1_header_1.deadtime[1] & (WD1_header_0.deadtime[1] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[1] & WD1_header_0.deadtime[1] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[1]
--operation mode is normal

WD2_header_1.deadtime[1]_lut_out = Q23_sload_path[1];
WD2_header_1.deadtime[1] = DFFE(WD2_header_1.deadtime[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[1]
--operation mode is normal

WD2_header_0.deadtime[1]_lut_out = Q23_sload_path[1];
WD2_header_0.deadtime[1] = DFFE(WD2_header_0.deadtime[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1029
--operation mode is normal

RD1L632 = WD2_header_1.deadtime[1] & (WD2_header_0.deadtime[1] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[1] & WD2_header_0.deadtime[1] & !WD2_rd_ptr[0];


--RD1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1030
--operation mode is normal

RD1L732 = RD1L532 & (RD1L632 # RD1_AnB) # !RD1L532 & RD1L632 & !RD1_AnB;


--MC6_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1]
MC6_q[1]_data_in = DE1L04;
MC6_q[1]_write_enable = WD1_i1250;
MC6_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[1]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[1]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[1] = MEMORY_SEGMENT(MC6_q[1]_data_in, MC6_q[1]_write_enable, MC6_q[1]_clock_0, , , , , , VCC, MC6_q[1]_write_address, MC6_q[1]_read_address);


--MC41_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1]
MC41_q[1]_data_in = DE2L04;
MC41_q[1]_write_enable = WD2_i1250;
MC41_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[1]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[1]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[1] = MEMORY_SEGMENT(MC41_q[1]_data_in, MC41_q[1]_write_enable, MC41_q[1]_clock_0, , , , , , VCC, MC41_q[1]_write_address, MC41_q[1]_read_address);


--RD1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1031
--operation mode is normal

RD1L832 = MC6_q[1] & (MC41_q[1] # RD1_AnB) # !MC6_q[1] & MC41_q[1] & !RD1_AnB;


--MC5_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1]
MC5_q[1]_data_in = GE1_ram_data_in[1];
MC5_q[1]_write_enable = GE1_ram_we3;
MC5_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[1]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[1] = MEMORY_SEGMENT(MC5_q[1]_data_in, MC5_q[1]_write_enable, MC5_q[1]_clock_0, , , , , , VCC, MC5_q[1]_write_address, MC5_q[1]_read_address);


--MC31_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1]
MC31_q[1]_data_in = GE2_ram_data_in[1];
MC31_q[1]_write_enable = GE2_ram_we3;
MC31_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[1]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[1] = MEMORY_SEGMENT(MC31_q[1]_data_in, MC31_q[1]_write_enable, MC31_q[1]_clock_0, , , , , , VCC, MC31_q[1]_write_address, MC31_q[1]_read_address);


--RD1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1032
--operation mode is normal

RD1L932 = RD1_AnB & MC5_q[1] # !RD1_AnB & MC31_q[1] # !RD1L634Q;


--RD1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1033
--operation mode is normal

RD1L042 = !RD1L324Q & (RD1L424Q & RD1L832 # !RD1L424Q & RD1L932);


--MC8_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1]
MC8_q[1]_data_in = QD1L2Q;
MC8_q[1]_write_enable = WD1_i1271;
MC8_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[1]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[1]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[1] = MEMORY_SEGMENT(MC8_q[1]_data_in, MC8_q[1]_write_enable, MC8_q[1]_clock_0, , , , , , VCC, MC8_q[1]_write_address, MC8_q[1]_read_address);


--MC61_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1]
MC61_q[1]_data_in = QD1L2Q;
MC61_q[1]_write_enable = WD2_i1271;
MC61_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[1]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[1]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[1] = MEMORY_SEGMENT(MC61_q[1]_data_in, MC61_q[1]_write_enable, MC61_q[1]_clock_0, , , , , , VCC, MC61_q[1]_write_address, MC61_q[1]_read_address);


--RD1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1034
--operation mode is normal

RD1L142 = RD1L324Q & (RD1_AnB & MC8_q[1] # !RD1_AnB & MC61_q[1]);


--RD1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1035
--operation mode is normal

RD1L242 = RD1L224Q & RD1L732 # !RD1L224Q & (RD1L042 # RD1L142);


--RD1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1624~1355
--operation mode is normal

RD1L792 = RD1L103 & (RD1L124Q & RD1L692 # !RD1L124Q & RD1L242);


--WD1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1]
--operation mode is normal

WD1_header_1.timestamp[1]_lut_out = XD1_HEADER_data.timestamp[1]~reg0;
WD1_header_1.timestamp[1] = DFFE(WD1_header_1.timestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1]
--operation mode is normal

WD1_header_0.timestamp[1]_lut_out = XD1_HEADER_data.timestamp[1]~reg0;
WD1_header_0.timestamp[1] = DFFE(WD1_header_0.timestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L372 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1053~8
--operation mode is normal

WD1L372 = WD1_header_1.timestamp[1] & (WD1_header_0.timestamp[1] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[1] & WD1_header_0.timestamp[1] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1]
--operation mode is normal

WD2_header_1.timestamp[1]_lut_out = XD2_HEADER_data.timestamp[1]~reg0;
WD2_header_1.timestamp[1] = DFFE(WD2_header_1.timestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1]
--operation mode is normal

WD2_header_0.timestamp[1]_lut_out = XD2_HEADER_data.timestamp[1]~reg0;
WD2_header_0.timestamp[1] = DFFE(WD2_header_0.timestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L272 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1053~8
--operation mode is normal

WD2L272 = WD2_header_1.timestamp[1] & (WD2_header_0.timestamp[1] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[1] & WD2_header_0.timestamp[1] & !WD2_rd_ptr[0];


--RD1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1624~1356
--operation mode is normal

RD1L892 = WD1L372 & (WD2L272 # RD1_AnB) # !WD1L372 & WD2L272 & !RD1_AnB;


--WD1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17]
--operation mode is normal

WD1_header_1.timestamp[17]_lut_out = XD1_HEADER_data.timestamp[17]~reg0;
WD1_header_1.timestamp[17] = DFFE(WD1_header_1.timestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17]
--operation mode is normal

WD1_header_0.timestamp[17]_lut_out = XD1_HEADER_data.timestamp[17]~reg0;
WD1_header_0.timestamp[17] = DFFE(WD1_header_0.timestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L752 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1037~8
--operation mode is normal

WD1L752 = WD1_header_1.timestamp[17] & (WD1_header_0.timestamp[17] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[17] & WD1_header_0.timestamp[17] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17]
--operation mode is normal

WD2_header_1.timestamp[17]_lut_out = XD2_HEADER_data.timestamp[17]~reg0;
WD2_header_1.timestamp[17] = DFFE(WD2_header_1.timestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17]
--operation mode is normal

WD2_header_0.timestamp[17]_lut_out = XD2_HEADER_data.timestamp[17]~reg0;
WD2_header_0.timestamp[17] = DFFE(WD2_header_0.timestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L652 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1037~8
--operation mode is normal

WD2L652 = WD2_header_1.timestamp[17] & (WD2_header_0.timestamp[17] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[17] & WD2_header_0.timestamp[17] & !WD2_rd_ptr[0];


--RD1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1624~1357
--operation mode is normal

RD1L992 = WD1L752 & (WD2L652 # RD1_AnB) # !WD1L752 & WD2L652 & !RD1_AnB;


--RD1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1624~1358
--operation mode is normal

RD1L003 = RD1L914Q & RD1L892 # !RD1L914Q & RD1L024Q & RD1L992;


--WD1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2]
--operation mode is normal

WD1_header_1.trigger_word[2]_lut_out = XD1_HEADER_data.trigger_word[2]~reg0;
WD1_header_1.trigger_word[2] = DFFE(WD1_header_1.trigger_word[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2]
--operation mode is normal

WD1_header_0.trigger_word[2]_lut_out = XD1_HEADER_data.trigger_word[2]~reg0;
WD1_header_0.trigger_word[2] = DFFE(WD1_header_0.trigger_word[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L282 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1068~8
--operation mode is normal

WD1L282 = WD1_header_1.trigger_word[2] & (WD1_header_0.trigger_word[2] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[2] & WD1_header_0.trigger_word[2] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2]
--operation mode is normal

WD2_header_1.trigger_word[2]_lut_out = XD2_HEADER_data.trigger_word[2]~reg0;
WD2_header_1.trigger_word[2] = DFFE(WD2_header_1.trigger_word[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2]
--operation mode is normal

WD2_header_0.trigger_word[2]_lut_out = XD2_HEADER_data.trigger_word[2]~reg0;
WD2_header_0.trigger_word[2] = DFFE(WD2_header_0.trigger_word[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L182 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1068~8
--operation mode is normal

WD2L182 = WD2_header_1.trigger_word[2] & (WD2_header_0.trigger_word[2] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[2] & WD2_header_0.trigger_word[2] & !WD2_rd_ptr[0];


--RD1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1623~1354
--operation mode is normal

RD1L192 = WD1L282 & (WD2L182 # RD1_AnB) # !WD1L282 & WD2L182 & !RD1_AnB;


--WD1_header_1.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[2]
--operation mode is normal

WD1_header_1.deadtime[2]_lut_out = Q62_sload_path[2];
WD1_header_1.deadtime[2] = DFFE(WD1_header_1.deadtime[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[2]
--operation mode is normal

WD1_header_0.deadtime[2]_lut_out = Q62_sload_path[2];
WD1_header_0.deadtime[2] = DFFE(WD1_header_0.deadtime[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1028
--operation mode is normal

RD1L722 = WD1_header_1.deadtime[2] & (WD1_header_0.deadtime[2] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[2] & WD1_header_0.deadtime[2] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[2]
--operation mode is normal

WD2_header_1.deadtime[2]_lut_out = Q23_sload_path[2];
WD2_header_1.deadtime[2] = DFFE(WD2_header_1.deadtime[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[2]
--operation mode is normal

WD2_header_0.deadtime[2]_lut_out = Q23_sload_path[2];
WD2_header_0.deadtime[2] = DFFE(WD2_header_0.deadtime[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1029
--operation mode is normal

RD1L822 = WD2_header_1.deadtime[2] & (WD2_header_0.deadtime[2] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[2] & WD2_header_0.deadtime[2] & !WD2_rd_ptr[0];


--RD1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1030
--operation mode is normal

RD1L922 = RD1L722 & (RD1L822 # RD1_AnB) # !RD1L722 & RD1L822 & !RD1_AnB;


--MC6_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2]
MC6_q[2]_data_in = DE1L14;
MC6_q[2]_write_enable = WD1_i1250;
MC6_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[2]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[2]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[2] = MEMORY_SEGMENT(MC6_q[2]_data_in, MC6_q[2]_write_enable, MC6_q[2]_clock_0, , , , , , VCC, MC6_q[2]_write_address, MC6_q[2]_read_address);


--MC41_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2]
MC41_q[2]_data_in = DE2L14;
MC41_q[2]_write_enable = WD2_i1250;
MC41_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[2]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[2]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[2] = MEMORY_SEGMENT(MC41_q[2]_data_in, MC41_q[2]_write_enable, MC41_q[2]_clock_0, , , , , , VCC, MC41_q[2]_write_address, MC41_q[2]_read_address);


--RD1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1031
--operation mode is normal

RD1L032 = MC6_q[2] & (MC41_q[2] # RD1_AnB) # !MC6_q[2] & MC41_q[2] & !RD1_AnB;


--MC5_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2]
MC5_q[2]_data_in = GE1_ram_data_in[2];
MC5_q[2]_write_enable = GE1_ram_we3;
MC5_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[2]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[2] = MEMORY_SEGMENT(MC5_q[2]_data_in, MC5_q[2]_write_enable, MC5_q[2]_clock_0, , , , , , VCC, MC5_q[2]_write_address, MC5_q[2]_read_address);


--MC31_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2]
MC31_q[2]_data_in = GE2_ram_data_in[2];
MC31_q[2]_write_enable = GE2_ram_we3;
MC31_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[2]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[2] = MEMORY_SEGMENT(MC31_q[2]_data_in, MC31_q[2]_write_enable, MC31_q[2]_clock_0, , , , , , VCC, MC31_q[2]_write_address, MC31_q[2]_read_address);


--RD1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1032
--operation mode is normal

RD1L132 = RD1_AnB & MC5_q[2] # !RD1_AnB & MC31_q[2] # !RD1L634Q;


--RD1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1033
--operation mode is normal

RD1L232 = !RD1L324Q & (RD1L424Q & RD1L032 # !RD1L424Q & RD1L132);


--MC8_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2]
MC8_q[2]_data_in = QD1L3Q;
MC8_q[2]_write_enable = WD1_i1271;
MC8_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[2]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[2]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[2] = MEMORY_SEGMENT(MC8_q[2]_data_in, MC8_q[2]_write_enable, MC8_q[2]_clock_0, , , , , , VCC, MC8_q[2]_write_address, MC8_q[2]_read_address);


--MC61_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2]
MC61_q[2]_data_in = QD1L3Q;
MC61_q[2]_write_enable = WD2_i1271;
MC61_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[2]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[2]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[2] = MEMORY_SEGMENT(MC61_q[2]_data_in, MC61_q[2]_write_enable, MC61_q[2]_clock_0, , , , , , VCC, MC61_q[2]_write_address, MC61_q[2]_read_address);


--RD1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1034
--operation mode is normal

RD1L332 = RD1L324Q & (RD1_AnB & MC8_q[2] # !RD1_AnB & MC61_q[2]);


--RD1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1035
--operation mode is normal

RD1L432 = RD1L224Q & RD1L922 # !RD1L224Q & (RD1L232 # RD1L332);


--RD1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1623~1355
--operation mode is normal

RD1L292 = RD1L103 & (RD1L124Q & RD1L192 # !RD1L124Q & RD1L432);


--WD1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2]
--operation mode is normal

WD1_header_1.timestamp[2]_lut_out = XD1_HEADER_data.timestamp[2]~reg0;
WD1_header_1.timestamp[2] = DFFE(WD1_header_1.timestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2]
--operation mode is normal

WD1_header_0.timestamp[2]_lut_out = XD1_HEADER_data.timestamp[2]~reg0;
WD1_header_0.timestamp[2] = DFFE(WD1_header_0.timestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L272 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1052~8
--operation mode is normal

WD1L272 = WD1_header_1.timestamp[2] & (WD1_header_0.timestamp[2] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[2] & WD1_header_0.timestamp[2] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2]
--operation mode is normal

WD2_header_1.timestamp[2]_lut_out = XD2_HEADER_data.timestamp[2]~reg0;
WD2_header_1.timestamp[2] = DFFE(WD2_header_1.timestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2]
--operation mode is normal

WD2_header_0.timestamp[2]_lut_out = XD2_HEADER_data.timestamp[2]~reg0;
WD2_header_0.timestamp[2] = DFFE(WD2_header_0.timestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L172 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1052~8
--operation mode is normal

WD2L172 = WD2_header_1.timestamp[2] & (WD2_header_0.timestamp[2] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[2] & WD2_header_0.timestamp[2] & !WD2_rd_ptr[0];


--RD1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1623~1356
--operation mode is normal

RD1L392 = WD1L272 & (WD2L172 # RD1_AnB) # !WD1L272 & WD2L172 & !RD1_AnB;


--WD1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18]
--operation mode is normal

WD1_header_1.timestamp[18]_lut_out = XD1_HEADER_data.timestamp[18]~reg0;
WD1_header_1.timestamp[18] = DFFE(WD1_header_1.timestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18]
--operation mode is normal

WD1_header_0.timestamp[18]_lut_out = XD1_HEADER_data.timestamp[18]~reg0;
WD1_header_0.timestamp[18] = DFFE(WD1_header_0.timestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L652 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1036~8
--operation mode is normal

WD1L652 = WD1_header_1.timestamp[18] & (WD1_header_0.timestamp[18] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[18] & WD1_header_0.timestamp[18] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18]
--operation mode is normal

WD2_header_1.timestamp[18]_lut_out = XD2_HEADER_data.timestamp[18]~reg0;
WD2_header_1.timestamp[18] = DFFE(WD2_header_1.timestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18]
--operation mode is normal

WD2_header_0.timestamp[18]_lut_out = XD2_HEADER_data.timestamp[18]~reg0;
WD2_header_0.timestamp[18] = DFFE(WD2_header_0.timestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L552 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1036~8
--operation mode is normal

WD2L552 = WD2_header_1.timestamp[18] & (WD2_header_0.timestamp[18] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[18] & WD2_header_0.timestamp[18] & !WD2_rd_ptr[0];


--RD1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1623~1357
--operation mode is normal

RD1L492 = WD1L652 & (WD2L552 # RD1_AnB) # !WD1L652 & WD2L552 & !RD1_AnB;


--RD1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1623~1358
--operation mode is normal

RD1L592 = RD1L914Q & RD1L392 # !RD1L914Q & RD1L024Q & RD1L492;


--WD1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3]
--operation mode is normal

WD1_header_1.trigger_word[3]_lut_out = XD1_HEADER_data.trigger_word[3]~reg0;
WD1_header_1.trigger_word[3] = DFFE(WD1_header_1.trigger_word[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3]
--operation mode is normal

WD1_header_0.trigger_word[3]_lut_out = XD1_HEADER_data.trigger_word[3]~reg0;
WD1_header_0.trigger_word[3] = DFFE(WD1_header_0.trigger_word[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L182 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1067~8
--operation mode is normal

WD1L182 = WD1_header_1.trigger_word[3] & (WD1_header_0.trigger_word[3] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[3] & WD1_header_0.trigger_word[3] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3]
--operation mode is normal

WD2_header_1.trigger_word[3]_lut_out = XD2_HEADER_data.trigger_word[3]~reg0;
WD2_header_1.trigger_word[3] = DFFE(WD2_header_1.trigger_word[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3]
--operation mode is normal

WD2_header_0.trigger_word[3]_lut_out = XD2_HEADER_data.trigger_word[3]~reg0;
WD2_header_0.trigger_word[3] = DFFE(WD2_header_0.trigger_word[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L082 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1067~8
--operation mode is normal

WD2L082 = WD2_header_1.trigger_word[3] & (WD2_header_0.trigger_word[3] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[3] & WD2_header_0.trigger_word[3] & !WD2_rd_ptr[0];


--RD1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1622~1354
--operation mode is normal

RD1L682 = WD1L182 & (WD2L082 # RD1_AnB) # !WD1L182 & WD2L082 & !RD1_AnB;


--WD1_header_1.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[3]
--operation mode is normal

WD1_header_1.deadtime[3]_lut_out = Q62_sload_path[3];
WD1_header_1.deadtime[3] = DFFE(WD1_header_1.deadtime[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[3]
--operation mode is normal

WD1_header_0.deadtime[3]_lut_out = Q62_sload_path[3];
WD1_header_0.deadtime[3] = DFFE(WD1_header_0.deadtime[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1028
--operation mode is normal

RD1L912 = WD1_header_1.deadtime[3] & (WD1_header_0.deadtime[3] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[3] & WD1_header_0.deadtime[3] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[3]
--operation mode is normal

WD2_header_1.deadtime[3]_lut_out = Q23_sload_path[3];
WD2_header_1.deadtime[3] = DFFE(WD2_header_1.deadtime[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[3]
--operation mode is normal

WD2_header_0.deadtime[3]_lut_out = Q23_sload_path[3];
WD2_header_0.deadtime[3] = DFFE(WD2_header_0.deadtime[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1029
--operation mode is normal

RD1L022 = WD2_header_1.deadtime[3] & (WD2_header_0.deadtime[3] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[3] & WD2_header_0.deadtime[3] & !WD2_rd_ptr[0];


--RD1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1030
--operation mode is normal

RD1L122 = RD1L912 & (RD1L022 # RD1_AnB) # !RD1L912 & RD1L022 & !RD1_AnB;


--MC6_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3]
MC6_q[3]_data_in = DE1L24;
MC6_q[3]_write_enable = WD1_i1250;
MC6_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[3]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[3]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[3] = MEMORY_SEGMENT(MC6_q[3]_data_in, MC6_q[3]_write_enable, MC6_q[3]_clock_0, , , , , , VCC, MC6_q[3]_write_address, MC6_q[3]_read_address);


--MC41_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3]
MC41_q[3]_data_in = DE2L24;
MC41_q[3]_write_enable = WD2_i1250;
MC41_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[3]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[3]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[3] = MEMORY_SEGMENT(MC41_q[3]_data_in, MC41_q[3]_write_enable, MC41_q[3]_clock_0, , , , , , VCC, MC41_q[3]_write_address, MC41_q[3]_read_address);


--RD1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1031
--operation mode is normal

RD1L222 = MC6_q[3] & (MC41_q[3] # RD1_AnB) # !MC6_q[3] & MC41_q[3] & !RD1_AnB;


--MC5_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3]
MC5_q[3]_data_in = GE1_ram_data_in[3];
MC5_q[3]_write_enable = GE1_ram_we3;
MC5_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[3]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[3] = MEMORY_SEGMENT(MC5_q[3]_data_in, MC5_q[3]_write_enable, MC5_q[3]_clock_0, , , , , , VCC, MC5_q[3]_write_address, MC5_q[3]_read_address);


--MC31_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3]
MC31_q[3]_data_in = GE2_ram_data_in[3];
MC31_q[3]_write_enable = GE2_ram_we3;
MC31_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[3]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[3] = MEMORY_SEGMENT(MC31_q[3]_data_in, MC31_q[3]_write_enable, MC31_q[3]_clock_0, , , , , , VCC, MC31_q[3]_write_address, MC31_q[3]_read_address);


--RD1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1032
--operation mode is normal

RD1L322 = RD1_AnB & MC5_q[3] # !RD1_AnB & MC31_q[3] # !RD1L634Q;


--RD1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1033
--operation mode is normal

RD1L422 = !RD1L324Q & (RD1L424Q & RD1L222 # !RD1L424Q & RD1L322);


--MC8_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3]
MC8_q[3]_data_in = QD1L4Q;
MC8_q[3]_write_enable = WD1_i1271;
MC8_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[3]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[3]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[3] = MEMORY_SEGMENT(MC8_q[3]_data_in, MC8_q[3]_write_enable, MC8_q[3]_clock_0, , , , , , VCC, MC8_q[3]_write_address, MC8_q[3]_read_address);


--MC61_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3]
MC61_q[3]_data_in = QD1L4Q;
MC61_q[3]_write_enable = WD2_i1271;
MC61_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[3]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[3]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[3] = MEMORY_SEGMENT(MC61_q[3]_data_in, MC61_q[3]_write_enable, MC61_q[3]_clock_0, , , , , , VCC, MC61_q[3]_write_address, MC61_q[3]_read_address);


--RD1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1034
--operation mode is normal

RD1L522 = RD1L324Q & (RD1_AnB & MC8_q[3] # !RD1_AnB & MC61_q[3]);


--RD1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1035
--operation mode is normal

RD1L622 = RD1L224Q & RD1L122 # !RD1L224Q & (RD1L422 # RD1L522);


--RD1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1622~1355
--operation mode is normal

RD1L782 = RD1L103 & (RD1L124Q & RD1L682 # !RD1L124Q & RD1L622);


--WD1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3]
--operation mode is normal

WD1_header_1.timestamp[3]_lut_out = XD1_HEADER_data.timestamp[3]~reg0;
WD1_header_1.timestamp[3] = DFFE(WD1_header_1.timestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3]
--operation mode is normal

WD1_header_0.timestamp[3]_lut_out = XD1_HEADER_data.timestamp[3]~reg0;
WD1_header_0.timestamp[3] = DFFE(WD1_header_0.timestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L172 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1051~8
--operation mode is normal

WD1L172 = WD1_header_1.timestamp[3] & (WD1_header_0.timestamp[3] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[3] & WD1_header_0.timestamp[3] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3]
--operation mode is normal

WD2_header_1.timestamp[3]_lut_out = XD2_HEADER_data.timestamp[3]~reg0;
WD2_header_1.timestamp[3] = DFFE(WD2_header_1.timestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3]
--operation mode is normal

WD2_header_0.timestamp[3]_lut_out = XD2_HEADER_data.timestamp[3]~reg0;
WD2_header_0.timestamp[3] = DFFE(WD2_header_0.timestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L072 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1051~8
--operation mode is normal

WD2L072 = WD2_header_1.timestamp[3] & (WD2_header_0.timestamp[3] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[3] & WD2_header_0.timestamp[3] & !WD2_rd_ptr[0];


--RD1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1622~1356
--operation mode is normal

RD1L882 = WD1L172 & (WD2L072 # RD1_AnB) # !WD1L172 & WD2L072 & !RD1_AnB;


--WD1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19]
--operation mode is normal

WD1_header_1.timestamp[19]_lut_out = XD1_HEADER_data.timestamp[19]~reg0;
WD1_header_1.timestamp[19] = DFFE(WD1_header_1.timestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19]
--operation mode is normal

WD1_header_0.timestamp[19]_lut_out = XD1_HEADER_data.timestamp[19]~reg0;
WD1_header_0.timestamp[19] = DFFE(WD1_header_0.timestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L552 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1035~8
--operation mode is normal

WD1L552 = WD1_header_1.timestamp[19] & (WD1_header_0.timestamp[19] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[19] & WD1_header_0.timestamp[19] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19]
--operation mode is normal

WD2_header_1.timestamp[19]_lut_out = XD2_HEADER_data.timestamp[19]~reg0;
WD2_header_1.timestamp[19] = DFFE(WD2_header_1.timestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19]
--operation mode is normal

WD2_header_0.timestamp[19]_lut_out = XD2_HEADER_data.timestamp[19]~reg0;
WD2_header_0.timestamp[19] = DFFE(WD2_header_0.timestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L452 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1035~8
--operation mode is normal

WD2L452 = WD2_header_1.timestamp[19] & (WD2_header_0.timestamp[19] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[19] & WD2_header_0.timestamp[19] & !WD2_rd_ptr[0];


--RD1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1622~1357
--operation mode is normal

RD1L982 = WD1L552 & (WD2L452 # RD1_AnB) # !WD1L552 & WD2L452 & !RD1_AnB;


--RD1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1622~1358
--operation mode is normal

RD1L092 = RD1L914Q & RD1L882 # !RD1L914Q & RD1L024Q & RD1L982;


--WD1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4]
--operation mode is normal

WD1_header_1.trigger_word[4]_lut_out = XD1_HEADER_data.trigger_word[4]~reg0;
WD1_header_1.trigger_word[4] = DFFE(WD1_header_1.trigger_word[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4]
--operation mode is normal

WD1_header_0.trigger_word[4]_lut_out = XD1_HEADER_data.trigger_word[4]~reg0;
WD1_header_0.trigger_word[4] = DFFE(WD1_header_0.trigger_word[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L082 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1066~8
--operation mode is normal

WD1L082 = WD1_header_1.trigger_word[4] & (WD1_header_0.trigger_word[4] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[4] & WD1_header_0.trigger_word[4] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4]
--operation mode is normal

WD2_header_1.trigger_word[4]_lut_out = XD2_HEADER_data.trigger_word[4]~reg0;
WD2_header_1.trigger_word[4] = DFFE(WD2_header_1.trigger_word[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4]
--operation mode is normal

WD2_header_0.trigger_word[4]_lut_out = XD2_HEADER_data.trigger_word[4]~reg0;
WD2_header_0.trigger_word[4] = DFFE(WD2_header_0.trigger_word[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L972 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1066~8
--operation mode is normal

WD2L972 = WD2_header_1.trigger_word[4] & (WD2_header_0.trigger_word[4] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[4] & WD2_header_0.trigger_word[4] & !WD2_rd_ptr[0];


--RD1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1621~1354
--operation mode is normal

RD1L182 = WD1L082 & (WD2L972 # RD1_AnB) # !WD1L082 & WD2L972 & !RD1_AnB;


--WD1_header_1.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[4]
--operation mode is normal

WD1_header_1.deadtime[4]_lut_out = Q62_sload_path[4];
WD1_header_1.deadtime[4] = DFFE(WD1_header_1.deadtime[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[4]
--operation mode is normal

WD1_header_0.deadtime[4]_lut_out = Q62_sload_path[4];
WD1_header_0.deadtime[4] = DFFE(WD1_header_0.deadtime[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1028
--operation mode is normal

RD1L112 = WD1_header_1.deadtime[4] & (WD1_header_0.deadtime[4] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[4] & WD1_header_0.deadtime[4] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[4]
--operation mode is normal

WD2_header_1.deadtime[4]_lut_out = Q23_sload_path[4];
WD2_header_1.deadtime[4] = DFFE(WD2_header_1.deadtime[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[4]
--operation mode is normal

WD2_header_0.deadtime[4]_lut_out = Q23_sload_path[4];
WD2_header_0.deadtime[4] = DFFE(WD2_header_0.deadtime[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1029
--operation mode is normal

RD1L212 = WD2_header_1.deadtime[4] & (WD2_header_0.deadtime[4] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[4] & WD2_header_0.deadtime[4] & !WD2_rd_ptr[0];


--RD1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1030
--operation mode is normal

RD1L312 = RD1L112 & (RD1L212 # RD1_AnB) # !RD1L112 & RD1L212 & !RD1_AnB;


--MC6_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4]
MC6_q[4]_data_in = DE1L34;
MC6_q[4]_write_enable = WD1_i1250;
MC6_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[4]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[4]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[4] = MEMORY_SEGMENT(MC6_q[4]_data_in, MC6_q[4]_write_enable, MC6_q[4]_clock_0, , , , , , VCC, MC6_q[4]_write_address, MC6_q[4]_read_address);


--MC41_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4]
MC41_q[4]_data_in = DE2L34;
MC41_q[4]_write_enable = WD2_i1250;
MC41_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[4]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[4]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[4] = MEMORY_SEGMENT(MC41_q[4]_data_in, MC41_q[4]_write_enable, MC41_q[4]_clock_0, , , , , , VCC, MC41_q[4]_write_address, MC41_q[4]_read_address);


--RD1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1031
--operation mode is normal

RD1L412 = MC6_q[4] & (MC41_q[4] # RD1_AnB) # !MC6_q[4] & MC41_q[4] & !RD1_AnB;


--MC5_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4]
MC5_q[4]_data_in = GE1_ram_data_in[4];
MC5_q[4]_write_enable = GE1_ram_we3;
MC5_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[4]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[4] = MEMORY_SEGMENT(MC5_q[4]_data_in, MC5_q[4]_write_enable, MC5_q[4]_clock_0, , , , , , VCC, MC5_q[4]_write_address, MC5_q[4]_read_address);


--MC31_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4]
MC31_q[4]_data_in = GE2_ram_data_in[4];
MC31_q[4]_write_enable = GE2_ram_we3;
MC31_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[4]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[4] = MEMORY_SEGMENT(MC31_q[4]_data_in, MC31_q[4]_write_enable, MC31_q[4]_clock_0, , , , , , VCC, MC31_q[4]_write_address, MC31_q[4]_read_address);


--RD1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1032
--operation mode is normal

RD1L512 = RD1_AnB & MC5_q[4] # !RD1_AnB & MC31_q[4] # !RD1L634Q;


--RD1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1033
--operation mode is normal

RD1L612 = !RD1L324Q & (RD1L424Q & RD1L412 # !RD1L424Q & RD1L512);


--MC8_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4]
MC8_q[4]_data_in = QD1L5Q;
MC8_q[4]_write_enable = WD1_i1271;
MC8_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[4]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[4]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[4] = MEMORY_SEGMENT(MC8_q[4]_data_in, MC8_q[4]_write_enable, MC8_q[4]_clock_0, , , , , , VCC, MC8_q[4]_write_address, MC8_q[4]_read_address);


--MC61_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4]
MC61_q[4]_data_in = QD1L5Q;
MC61_q[4]_write_enable = WD2_i1271;
MC61_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[4]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[4]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[4] = MEMORY_SEGMENT(MC61_q[4]_data_in, MC61_q[4]_write_enable, MC61_q[4]_clock_0, , , , , , VCC, MC61_q[4]_write_address, MC61_q[4]_read_address);


--RD1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1034
--operation mode is normal

RD1L712 = RD1L324Q & (RD1_AnB & MC8_q[4] # !RD1_AnB & MC61_q[4]);


--RD1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1035
--operation mode is normal

RD1L812 = RD1L224Q & RD1L312 # !RD1L224Q & (RD1L612 # RD1L712);


--RD1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1621~1355
--operation mode is normal

RD1L282 = RD1L103 & (RD1L124Q & RD1L182 # !RD1L124Q & RD1L812);


--WD1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4]
--operation mode is normal

WD1_header_1.timestamp[4]_lut_out = XD1_HEADER_data.timestamp[4]~reg0;
WD1_header_1.timestamp[4] = DFFE(WD1_header_1.timestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4]
--operation mode is normal

WD1_header_0.timestamp[4]_lut_out = XD1_HEADER_data.timestamp[4]~reg0;
WD1_header_0.timestamp[4] = DFFE(WD1_header_0.timestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L072 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1050~8
--operation mode is normal

WD1L072 = WD1_header_1.timestamp[4] & (WD1_header_0.timestamp[4] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[4] & WD1_header_0.timestamp[4] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4]
--operation mode is normal

WD2_header_1.timestamp[4]_lut_out = XD2_HEADER_data.timestamp[4]~reg0;
WD2_header_1.timestamp[4] = DFFE(WD2_header_1.timestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4]
--operation mode is normal

WD2_header_0.timestamp[4]_lut_out = XD2_HEADER_data.timestamp[4]~reg0;
WD2_header_0.timestamp[4] = DFFE(WD2_header_0.timestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L962 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1050~8
--operation mode is normal

WD2L962 = WD2_header_1.timestamp[4] & (WD2_header_0.timestamp[4] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[4] & WD2_header_0.timestamp[4] & !WD2_rd_ptr[0];


--RD1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1621~1356
--operation mode is normal

RD1L382 = WD1L072 & (WD2L962 # RD1_AnB) # !WD1L072 & WD2L962 & !RD1_AnB;


--WD1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20]
--operation mode is normal

WD1_header_1.timestamp[20]_lut_out = XD1_HEADER_data.timestamp[20]~reg0;
WD1_header_1.timestamp[20] = DFFE(WD1_header_1.timestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20]
--operation mode is normal

WD1_header_0.timestamp[20]_lut_out = XD1_HEADER_data.timestamp[20]~reg0;
WD1_header_0.timestamp[20] = DFFE(WD1_header_0.timestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L452 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1034~8
--operation mode is normal

WD1L452 = WD1_header_1.timestamp[20] & (WD1_header_0.timestamp[20] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[20] & WD1_header_0.timestamp[20] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20]
--operation mode is normal

WD2_header_1.timestamp[20]_lut_out = XD2_HEADER_data.timestamp[20]~reg0;
WD2_header_1.timestamp[20] = DFFE(WD2_header_1.timestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20]
--operation mode is normal

WD2_header_0.timestamp[20]_lut_out = XD2_HEADER_data.timestamp[20]~reg0;
WD2_header_0.timestamp[20] = DFFE(WD2_header_0.timestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L352 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1034~8
--operation mode is normal

WD2L352 = WD2_header_1.timestamp[20] & (WD2_header_0.timestamp[20] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[20] & WD2_header_0.timestamp[20] & !WD2_rd_ptr[0];


--RD1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1621~1357
--operation mode is normal

RD1L482 = WD1L452 & (WD2L352 # RD1_AnB) # !WD1L452 & WD2L352 & !RD1_AnB;


--RD1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1621~1358
--operation mode is normal

RD1L582 = RD1L914Q & RD1L382 # !RD1L914Q & RD1L024Q & RD1L482;


--WD1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5]
--operation mode is normal

WD1_header_1.trigger_word[5]_lut_out = XD1_HEADER_data.trigger_word[5]~reg0;
WD1_header_1.trigger_word[5] = DFFE(WD1_header_1.trigger_word[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5]
--operation mode is normal

WD1_header_0.trigger_word[5]_lut_out = XD1_HEADER_data.trigger_word[5]~reg0;
WD1_header_0.trigger_word[5] = DFFE(WD1_header_0.trigger_word[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L972 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1065~8
--operation mode is normal

WD1L972 = WD1_header_1.trigger_word[5] & (WD1_header_0.trigger_word[5] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[5] & WD1_header_0.trigger_word[5] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5]
--operation mode is normal

WD2_header_1.trigger_word[5]_lut_out = XD2_HEADER_data.trigger_word[5]~reg0;
WD2_header_1.trigger_word[5] = DFFE(WD2_header_1.trigger_word[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5]
--operation mode is normal

WD2_header_0.trigger_word[5]_lut_out = XD2_HEADER_data.trigger_word[5]~reg0;
WD2_header_0.trigger_word[5] = DFFE(WD2_header_0.trigger_word[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L872 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1065~8
--operation mode is normal

WD2L872 = WD2_header_1.trigger_word[5] & (WD2_header_0.trigger_word[5] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[5] & WD2_header_0.trigger_word[5] & !WD2_rd_ptr[0];


--RD1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1620~1354
--operation mode is normal

RD1L672 = WD1L972 & (WD2L872 # RD1_AnB) # !WD1L972 & WD2L872 & !RD1_AnB;


--WD1_header_1.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[5]
--operation mode is normal

WD1_header_1.deadtime[5]_lut_out = Q62_sload_path[5];
WD1_header_1.deadtime[5] = DFFE(WD1_header_1.deadtime[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[5]
--operation mode is normal

WD1_header_0.deadtime[5]_lut_out = Q62_sload_path[5];
WD1_header_0.deadtime[5] = DFFE(WD1_header_0.deadtime[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1028
--operation mode is normal

RD1L302 = WD1_header_1.deadtime[5] & (WD1_header_0.deadtime[5] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[5] & WD1_header_0.deadtime[5] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[5]
--operation mode is normal

WD2_header_1.deadtime[5]_lut_out = Q23_sload_path[5];
WD2_header_1.deadtime[5] = DFFE(WD2_header_1.deadtime[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[5]
--operation mode is normal

WD2_header_0.deadtime[5]_lut_out = Q23_sload_path[5];
WD2_header_0.deadtime[5] = DFFE(WD2_header_0.deadtime[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1029
--operation mode is normal

RD1L402 = WD2_header_1.deadtime[5] & (WD2_header_0.deadtime[5] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[5] & WD2_header_0.deadtime[5] & !WD2_rd_ptr[0];


--RD1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1030
--operation mode is normal

RD1L502 = RD1L302 & (RD1L402 # RD1_AnB) # !RD1L302 & RD1L402 & !RD1_AnB;


--MC6_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5]
MC6_q[5]_data_in = DE1L44;
MC6_q[5]_write_enable = WD1_i1250;
MC6_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[5]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[5]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[5] = MEMORY_SEGMENT(MC6_q[5]_data_in, MC6_q[5]_write_enable, MC6_q[5]_clock_0, , , , , , VCC, MC6_q[5]_write_address, MC6_q[5]_read_address);


--MC41_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5]
MC41_q[5]_data_in = DE2L44;
MC41_q[5]_write_enable = WD2_i1250;
MC41_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[5]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[5]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[5] = MEMORY_SEGMENT(MC41_q[5]_data_in, MC41_q[5]_write_enable, MC41_q[5]_clock_0, , , , , , VCC, MC41_q[5]_write_address, MC41_q[5]_read_address);


--RD1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1031
--operation mode is normal

RD1L602 = MC6_q[5] & (MC41_q[5] # RD1_AnB) # !MC6_q[5] & MC41_q[5] & !RD1_AnB;


--MC5_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5]
MC5_q[5]_data_in = GE1_ram_data_in[5];
MC5_q[5]_write_enable = GE1_ram_we3;
MC5_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[5]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[5] = MEMORY_SEGMENT(MC5_q[5]_data_in, MC5_q[5]_write_enable, MC5_q[5]_clock_0, , , , , , VCC, MC5_q[5]_write_address, MC5_q[5]_read_address);


--MC31_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5]
MC31_q[5]_data_in = GE2_ram_data_in[5];
MC31_q[5]_write_enable = GE2_ram_we3;
MC31_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[5]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[5] = MEMORY_SEGMENT(MC31_q[5]_data_in, MC31_q[5]_write_enable, MC31_q[5]_clock_0, , , , , , VCC, MC31_q[5]_write_address, MC31_q[5]_read_address);


--RD1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1032
--operation mode is normal

RD1L702 = RD1_AnB & MC5_q[5] # !RD1_AnB & MC31_q[5] # !RD1L634Q;


--RD1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1033
--operation mode is normal

RD1L802 = !RD1L324Q & (RD1L424Q & RD1L602 # !RD1L424Q & RD1L702);


--MC8_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5]
MC8_q[5]_data_in = QD1L6Q;
MC8_q[5]_write_enable = WD1_i1271;
MC8_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[5]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[5]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[5] = MEMORY_SEGMENT(MC8_q[5]_data_in, MC8_q[5]_write_enable, MC8_q[5]_clock_0, , , , , , VCC, MC8_q[5]_write_address, MC8_q[5]_read_address);


--MC61_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5]
MC61_q[5]_data_in = QD1L6Q;
MC61_q[5]_write_enable = WD2_i1271;
MC61_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[5]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[5]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[5] = MEMORY_SEGMENT(MC61_q[5]_data_in, MC61_q[5]_write_enable, MC61_q[5]_clock_0, , , , , , VCC, MC61_q[5]_write_address, MC61_q[5]_read_address);


--RD1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1034
--operation mode is normal

RD1L902 = RD1L324Q & (RD1_AnB & MC8_q[5] # !RD1_AnB & MC61_q[5]);


--RD1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1035
--operation mode is normal

RD1L012 = RD1L224Q & RD1L502 # !RD1L224Q & (RD1L802 # RD1L902);


--RD1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1620~1355
--operation mode is normal

RD1L772 = RD1L103 & (RD1L124Q & RD1L672 # !RD1L124Q & RD1L012);


--WD1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5]
--operation mode is normal

WD1_header_1.timestamp[5]_lut_out = XD1_HEADER_data.timestamp[5]~reg0;
WD1_header_1.timestamp[5] = DFFE(WD1_header_1.timestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5]
--operation mode is normal

WD1_header_0.timestamp[5]_lut_out = XD1_HEADER_data.timestamp[5]~reg0;
WD1_header_0.timestamp[5] = DFFE(WD1_header_0.timestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L962 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1049~8
--operation mode is normal

WD1L962 = WD1_header_1.timestamp[5] & (WD1_header_0.timestamp[5] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[5] & WD1_header_0.timestamp[5] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5]
--operation mode is normal

WD2_header_1.timestamp[5]_lut_out = XD2_HEADER_data.timestamp[5]~reg0;
WD2_header_1.timestamp[5] = DFFE(WD2_header_1.timestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5]
--operation mode is normal

WD2_header_0.timestamp[5]_lut_out = XD2_HEADER_data.timestamp[5]~reg0;
WD2_header_0.timestamp[5] = DFFE(WD2_header_0.timestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L862 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1049~8
--operation mode is normal

WD2L862 = WD2_header_1.timestamp[5] & (WD2_header_0.timestamp[5] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[5] & WD2_header_0.timestamp[5] & !WD2_rd_ptr[0];


--RD1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1620~1356
--operation mode is normal

RD1L872 = WD1L962 & (WD2L862 # RD1_AnB) # !WD1L962 & WD2L862 & !RD1_AnB;


--WD1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21]
--operation mode is normal

WD1_header_1.timestamp[21]_lut_out = XD1_HEADER_data.timestamp[21]~reg0;
WD1_header_1.timestamp[21] = DFFE(WD1_header_1.timestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21]
--operation mode is normal

WD1_header_0.timestamp[21]_lut_out = XD1_HEADER_data.timestamp[21]~reg0;
WD1_header_0.timestamp[21] = DFFE(WD1_header_0.timestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L352 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1033~8
--operation mode is normal

WD1L352 = WD1_header_1.timestamp[21] & (WD1_header_0.timestamp[21] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[21] & WD1_header_0.timestamp[21] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21]
--operation mode is normal

WD2_header_1.timestamp[21]_lut_out = XD2_HEADER_data.timestamp[21]~reg0;
WD2_header_1.timestamp[21] = DFFE(WD2_header_1.timestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21]
--operation mode is normal

WD2_header_0.timestamp[21]_lut_out = XD2_HEADER_data.timestamp[21]~reg0;
WD2_header_0.timestamp[21] = DFFE(WD2_header_0.timestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L252 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1033~8
--operation mode is normal

WD2L252 = WD2_header_1.timestamp[21] & (WD2_header_0.timestamp[21] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[21] & WD2_header_0.timestamp[21] & !WD2_rd_ptr[0];


--RD1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1620~1357
--operation mode is normal

RD1L972 = WD1L352 & (WD2L252 # RD1_AnB) # !WD1L352 & WD2L252 & !RD1_AnB;


--RD1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1620~1358
--operation mode is normal

RD1L082 = RD1L914Q & RD1L872 # !RD1L914Q & RD1L024Q & RD1L972;


--WD1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6]
--operation mode is normal

WD1_header_1.trigger_word[6]_lut_out = XD1_HEADER_data.trigger_word[6]~reg0;
WD1_header_1.trigger_word[6] = DFFE(WD1_header_1.trigger_word[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6]
--operation mode is normal

WD1_header_0.trigger_word[6]_lut_out = XD1_HEADER_data.trigger_word[6]~reg0;
WD1_header_0.trigger_word[6] = DFFE(WD1_header_0.trigger_word[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L872 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1064~8
--operation mode is normal

WD1L872 = WD1_header_1.trigger_word[6] & (WD1_header_0.trigger_word[6] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[6] & WD1_header_0.trigger_word[6] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6]
--operation mode is normal

WD2_header_1.trigger_word[6]_lut_out = XD2_HEADER_data.trigger_word[6]~reg0;
WD2_header_1.trigger_word[6] = DFFE(WD2_header_1.trigger_word[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6]
--operation mode is normal

WD2_header_0.trigger_word[6]_lut_out = XD2_HEADER_data.trigger_word[6]~reg0;
WD2_header_0.trigger_word[6] = DFFE(WD2_header_0.trigger_word[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L772 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1064~8
--operation mode is normal

WD2L772 = WD2_header_1.trigger_word[6] & (WD2_header_0.trigger_word[6] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[6] & WD2_header_0.trigger_word[6] & !WD2_rd_ptr[0];


--RD1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1619~1354
--operation mode is normal

RD1L172 = WD1L872 & (WD2L772 # RD1_AnB) # !WD1L872 & WD2L772 & !RD1_AnB;


--WD1_header_1.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[6]
--operation mode is normal

WD1_header_1.deadtime[6]_lut_out = Q62_sload_path[6];
WD1_header_1.deadtime[6] = DFFE(WD1_header_1.deadtime[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[6]
--operation mode is normal

WD1_header_0.deadtime[6]_lut_out = Q62_sload_path[6];
WD1_header_0.deadtime[6] = DFFE(WD1_header_0.deadtime[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1028
--operation mode is normal

RD1L591 = WD1_header_1.deadtime[6] & (WD1_header_0.deadtime[6] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[6] & WD1_header_0.deadtime[6] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[6]
--operation mode is normal

WD2_header_1.deadtime[6]_lut_out = Q23_sload_path[6];
WD2_header_1.deadtime[6] = DFFE(WD2_header_1.deadtime[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[6]
--operation mode is normal

WD2_header_0.deadtime[6]_lut_out = Q23_sload_path[6];
WD2_header_0.deadtime[6] = DFFE(WD2_header_0.deadtime[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1029
--operation mode is normal

RD1L691 = WD2_header_1.deadtime[6] & (WD2_header_0.deadtime[6] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[6] & WD2_header_0.deadtime[6] & !WD2_rd_ptr[0];


--RD1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1030
--operation mode is normal

RD1L791 = RD1L591 & (RD1L691 # RD1_AnB) # !RD1L591 & RD1L691 & !RD1_AnB;


--MC6_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6]
MC6_q[6]_data_in = DE1L54;
MC6_q[6]_write_enable = WD1_i1250;
MC6_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[6]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[6]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[6] = MEMORY_SEGMENT(MC6_q[6]_data_in, MC6_q[6]_write_enable, MC6_q[6]_clock_0, , , , , , VCC, MC6_q[6]_write_address, MC6_q[6]_read_address);


--MC41_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6]
MC41_q[6]_data_in = DE2L54;
MC41_q[6]_write_enable = WD2_i1250;
MC41_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[6]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[6]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[6] = MEMORY_SEGMENT(MC41_q[6]_data_in, MC41_q[6]_write_enable, MC41_q[6]_clock_0, , , , , , VCC, MC41_q[6]_write_address, MC41_q[6]_read_address);


--RD1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1031
--operation mode is normal

RD1L891 = MC6_q[6] & (MC41_q[6] # RD1_AnB) # !MC6_q[6] & MC41_q[6] & !RD1_AnB;


--MC5_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6]
MC5_q[6]_data_in = GE1_ram_data_in[6];
MC5_q[6]_write_enable = GE1_ram_we3;
MC5_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[6]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[6] = MEMORY_SEGMENT(MC5_q[6]_data_in, MC5_q[6]_write_enable, MC5_q[6]_clock_0, , , , , , VCC, MC5_q[6]_write_address, MC5_q[6]_read_address);


--MC31_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6]
MC31_q[6]_data_in = GE2_ram_data_in[6];
MC31_q[6]_write_enable = GE2_ram_we3;
MC31_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[6]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[6] = MEMORY_SEGMENT(MC31_q[6]_data_in, MC31_q[6]_write_enable, MC31_q[6]_clock_0, , , , , , VCC, MC31_q[6]_write_address, MC31_q[6]_read_address);


--RD1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1032
--operation mode is normal

RD1L991 = RD1_AnB & MC5_q[6] # !RD1_AnB & MC31_q[6] # !RD1L634Q;


--RD1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1033
--operation mode is normal

RD1L002 = !RD1L324Q & (RD1L424Q & RD1L891 # !RD1L424Q & RD1L991);


--MC8_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6]
MC8_q[6]_data_in = QD1L7Q;
MC8_q[6]_write_enable = WD1_i1271;
MC8_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[6]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[6]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[6] = MEMORY_SEGMENT(MC8_q[6]_data_in, MC8_q[6]_write_enable, MC8_q[6]_clock_0, , , , , , VCC, MC8_q[6]_write_address, MC8_q[6]_read_address);


--MC61_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6]
MC61_q[6]_data_in = QD1L7Q;
MC61_q[6]_write_enable = WD2_i1271;
MC61_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[6]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[6]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[6] = MEMORY_SEGMENT(MC61_q[6]_data_in, MC61_q[6]_write_enable, MC61_q[6]_clock_0, , , , , , VCC, MC61_q[6]_write_address, MC61_q[6]_read_address);


--RD1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1034
--operation mode is normal

RD1L102 = RD1L324Q & (RD1_AnB & MC8_q[6] # !RD1_AnB & MC61_q[6]);


--RD1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1035
--operation mode is normal

RD1L202 = RD1L224Q & RD1L791 # !RD1L224Q & (RD1L002 # RD1L102);


--RD1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1619~1355
--operation mode is normal

RD1L272 = RD1L103 & (RD1L124Q & RD1L172 # !RD1L124Q & RD1L202);


--WD1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6]
--operation mode is normal

WD1_header_1.timestamp[6]_lut_out = XD1_HEADER_data.timestamp[6]~reg0;
WD1_header_1.timestamp[6] = DFFE(WD1_header_1.timestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6]
--operation mode is normal

WD1_header_0.timestamp[6]_lut_out = XD1_HEADER_data.timestamp[6]~reg0;
WD1_header_0.timestamp[6] = DFFE(WD1_header_0.timestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L862 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1048~8
--operation mode is normal

WD1L862 = WD1_header_1.timestamp[6] & (WD1_header_0.timestamp[6] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[6] & WD1_header_0.timestamp[6] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6]
--operation mode is normal

WD2_header_1.timestamp[6]_lut_out = XD2_HEADER_data.timestamp[6]~reg0;
WD2_header_1.timestamp[6] = DFFE(WD2_header_1.timestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6]
--operation mode is normal

WD2_header_0.timestamp[6]_lut_out = XD2_HEADER_data.timestamp[6]~reg0;
WD2_header_0.timestamp[6] = DFFE(WD2_header_0.timestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L762 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1048~8
--operation mode is normal

WD2L762 = WD2_header_1.timestamp[6] & (WD2_header_0.timestamp[6] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[6] & WD2_header_0.timestamp[6] & !WD2_rd_ptr[0];


--RD1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1619~1356
--operation mode is normal

RD1L372 = WD1L862 & (WD2L762 # RD1_AnB) # !WD1L862 & WD2L762 & !RD1_AnB;


--WD1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22]
--operation mode is normal

WD1_header_1.timestamp[22]_lut_out = XD1_HEADER_data.timestamp[22]~reg0;
WD1_header_1.timestamp[22] = DFFE(WD1_header_1.timestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22]
--operation mode is normal

WD1_header_0.timestamp[22]_lut_out = XD1_HEADER_data.timestamp[22]~reg0;
WD1_header_0.timestamp[22] = DFFE(WD1_header_0.timestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L252 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1032~8
--operation mode is normal

WD1L252 = WD1_header_1.timestamp[22] & (WD1_header_0.timestamp[22] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[22] & WD1_header_0.timestamp[22] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22]
--operation mode is normal

WD2_header_1.timestamp[22]_lut_out = XD2_HEADER_data.timestamp[22]~reg0;
WD2_header_1.timestamp[22] = DFFE(WD2_header_1.timestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22]
--operation mode is normal

WD2_header_0.timestamp[22]_lut_out = XD2_HEADER_data.timestamp[22]~reg0;
WD2_header_0.timestamp[22] = DFFE(WD2_header_0.timestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L152 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1032~8
--operation mode is normal

WD2L152 = WD2_header_1.timestamp[22] & (WD2_header_0.timestamp[22] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[22] & WD2_header_0.timestamp[22] & !WD2_rd_ptr[0];


--RD1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1619~1357
--operation mode is normal

RD1L472 = WD1L252 & (WD2L152 # RD1_AnB) # !WD1L252 & WD2L152 & !RD1_AnB;


--RD1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1619~1358
--operation mode is normal

RD1L572 = RD1L914Q & RD1L372 # !RD1L914Q & RD1L024Q & RD1L472;


--WD1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7]
--operation mode is normal

WD1_header_1.trigger_word[7]_lut_out = XD1_HEADER_data.trigger_word[7]~reg0;
WD1_header_1.trigger_word[7] = DFFE(WD1_header_1.trigger_word[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7]
--operation mode is normal

WD1_header_0.trigger_word[7]_lut_out = XD1_HEADER_data.trigger_word[7]~reg0;
WD1_header_0.trigger_word[7] = DFFE(WD1_header_0.trigger_word[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L772 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1063~8
--operation mode is normal

WD1L772 = WD1_header_1.trigger_word[7] & (WD1_header_0.trigger_word[7] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[7] & WD1_header_0.trigger_word[7] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7]
--operation mode is normal

WD2_header_1.trigger_word[7]_lut_out = XD2_HEADER_data.trigger_word[7]~reg0;
WD2_header_1.trigger_word[7] = DFFE(WD2_header_1.trigger_word[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7]
--operation mode is normal

WD2_header_0.trigger_word[7]_lut_out = XD2_HEADER_data.trigger_word[7]~reg0;
WD2_header_0.trigger_word[7] = DFFE(WD2_header_0.trigger_word[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L672 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1063~8
--operation mode is normal

WD2L672 = WD2_header_1.trigger_word[7] & (WD2_header_0.trigger_word[7] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[7] & WD2_header_0.trigger_word[7] & !WD2_rd_ptr[0];


--RD1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1618~1354
--operation mode is normal

RD1L662 = WD1L772 & (WD2L672 # RD1_AnB) # !WD1L772 & WD2L672 & !RD1_AnB;


--WD1_header_1.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[7]
--operation mode is normal

WD1_header_1.deadtime[7]_lut_out = Q62_sload_path[7];
WD1_header_1.deadtime[7] = DFFE(WD1_header_1.deadtime[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[7]
--operation mode is normal

WD1_header_0.deadtime[7]_lut_out = Q62_sload_path[7];
WD1_header_0.deadtime[7] = DFFE(WD1_header_0.deadtime[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1028
--operation mode is normal

RD1L781 = WD1_header_1.deadtime[7] & (WD1_header_0.deadtime[7] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[7] & WD1_header_0.deadtime[7] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[7]
--operation mode is normal

WD2_header_1.deadtime[7]_lut_out = Q23_sload_path[7];
WD2_header_1.deadtime[7] = DFFE(WD2_header_1.deadtime[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[7]
--operation mode is normal

WD2_header_0.deadtime[7]_lut_out = Q23_sload_path[7];
WD2_header_0.deadtime[7] = DFFE(WD2_header_0.deadtime[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1029
--operation mode is normal

RD1L881 = WD2_header_1.deadtime[7] & (WD2_header_0.deadtime[7] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[7] & WD2_header_0.deadtime[7] & !WD2_rd_ptr[0];


--RD1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1030
--operation mode is normal

RD1L981 = RD1L781 & (RD1L881 # RD1_AnB) # !RD1L781 & RD1L881 & !RD1_AnB;


--MC6_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7]
MC6_q[7]_data_in = DE1L64;
MC6_q[7]_write_enable = WD1_i1250;
MC6_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[7]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[7]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[7] = MEMORY_SEGMENT(MC6_q[7]_data_in, MC6_q[7]_write_enable, MC6_q[7]_clock_0, , , , , , VCC, MC6_q[7]_write_address, MC6_q[7]_read_address);


--MC41_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7]
MC41_q[7]_data_in = DE2L64;
MC41_q[7]_write_enable = WD2_i1250;
MC41_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[7]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[7]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[7] = MEMORY_SEGMENT(MC41_q[7]_data_in, MC41_q[7]_write_enable, MC41_q[7]_clock_0, , , , , , VCC, MC41_q[7]_write_address, MC41_q[7]_read_address);


--RD1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1031
--operation mode is normal

RD1L091 = MC6_q[7] & (MC41_q[7] # RD1_AnB) # !MC6_q[7] & MC41_q[7] & !RD1_AnB;


--MC5_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7]
MC5_q[7]_data_in = GE1_ram_data_in[7];
MC5_q[7]_write_enable = GE1_ram_we3;
MC5_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC5_q[7]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC5_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC5_q[7] = MEMORY_SEGMENT(MC5_q[7]_data_in, MC5_q[7]_write_enable, MC5_q[7]_clock_0, , , , , , VCC, MC5_q[7]_write_address, MC5_q[7]_read_address);


--MC31_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7]
MC31_q[7]_data_in = GE2_ram_data_in[7];
MC31_q[7]_write_enable = GE2_ram_we3;
MC31_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC31_q[7]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC31_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC31_q[7] = MEMORY_SEGMENT(MC31_q[7]_data_in, MC31_q[7]_write_enable, MC31_q[7]_clock_0, , , , , , VCC, MC31_q[7]_write_address, MC31_q[7]_read_address);


--RD1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1032
--operation mode is normal

RD1L191 = RD1_AnB & MC5_q[7] # !RD1_AnB & MC31_q[7] # !RD1L634Q;


--RD1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1033
--operation mode is normal

RD1L291 = !RD1L324Q & (RD1L424Q & RD1L091 # !RD1L424Q & RD1L191);


--MC8_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7]
MC8_q[7]_data_in = QD1L8Q;
MC8_q[7]_write_enable = WD1_i1271;
MC8_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[7]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[7]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[7] = MEMORY_SEGMENT(MC8_q[7]_data_in, MC8_q[7]_write_enable, MC8_q[7]_clock_0, , , , , , VCC, MC8_q[7]_write_address, MC8_q[7]_read_address);


--MC61_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7]
MC61_q[7]_data_in = QD1L8Q;
MC61_q[7]_write_enable = WD2_i1271;
MC61_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[7]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[7]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[7] = MEMORY_SEGMENT(MC61_q[7]_data_in, MC61_q[7]_write_enable, MC61_q[7]_clock_0, , , , , , VCC, MC61_q[7]_write_address, MC61_q[7]_read_address);


--RD1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1034
--operation mode is normal

RD1L391 = RD1L324Q & (RD1_AnB & MC8_q[7] # !RD1_AnB & MC61_q[7]);


--RD1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1035
--operation mode is normal

RD1L491 = RD1L224Q & RD1L981 # !RD1L224Q & (RD1L291 # RD1L391);


--RD1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1618~1355
--operation mode is normal

RD1L762 = RD1L103 & (RD1L124Q & RD1L662 # !RD1L124Q & RD1L491);


--WD1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7]
--operation mode is normal

WD1_header_1.timestamp[7]_lut_out = XD1_HEADER_data.timestamp[7]~reg0;
WD1_header_1.timestamp[7] = DFFE(WD1_header_1.timestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7]
--operation mode is normal

WD1_header_0.timestamp[7]_lut_out = XD1_HEADER_data.timestamp[7]~reg0;
WD1_header_0.timestamp[7] = DFFE(WD1_header_0.timestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L762 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1047~8
--operation mode is normal

WD1L762 = WD1_header_1.timestamp[7] & (WD1_header_0.timestamp[7] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[7] & WD1_header_0.timestamp[7] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7]
--operation mode is normal

WD2_header_1.timestamp[7]_lut_out = XD2_HEADER_data.timestamp[7]~reg0;
WD2_header_1.timestamp[7] = DFFE(WD2_header_1.timestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7]
--operation mode is normal

WD2_header_0.timestamp[7]_lut_out = XD2_HEADER_data.timestamp[7]~reg0;
WD2_header_0.timestamp[7] = DFFE(WD2_header_0.timestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L662 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1047~8
--operation mode is normal

WD2L662 = WD2_header_1.timestamp[7] & (WD2_header_0.timestamp[7] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[7] & WD2_header_0.timestamp[7] & !WD2_rd_ptr[0];


--RD1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1618~1356
--operation mode is normal

RD1L862 = WD1L762 & (WD2L662 # RD1_AnB) # !WD1L762 & WD2L662 & !RD1_AnB;


--WD1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23]
--operation mode is normal

WD1_header_1.timestamp[23]_lut_out = XD1_HEADER_data.timestamp[23]~reg0;
WD1_header_1.timestamp[23] = DFFE(WD1_header_1.timestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23]
--operation mode is normal

WD1_header_0.timestamp[23]_lut_out = XD1_HEADER_data.timestamp[23]~reg0;
WD1_header_0.timestamp[23] = DFFE(WD1_header_0.timestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L152 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1031~8
--operation mode is normal

WD1L152 = WD1_header_1.timestamp[23] & (WD1_header_0.timestamp[23] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[23] & WD1_header_0.timestamp[23] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23]
--operation mode is normal

WD2_header_1.timestamp[23]_lut_out = XD2_HEADER_data.timestamp[23]~reg0;
WD2_header_1.timestamp[23] = DFFE(WD2_header_1.timestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23]
--operation mode is normal

WD2_header_0.timestamp[23]_lut_out = XD2_HEADER_data.timestamp[23]~reg0;
WD2_header_0.timestamp[23] = DFFE(WD2_header_0.timestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L052 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1031~8
--operation mode is normal

WD2L052 = WD2_header_1.timestamp[23] & (WD2_header_0.timestamp[23] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[23] & WD2_header_0.timestamp[23] & !WD2_rd_ptr[0];


--RD1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1618~1357
--operation mode is normal

RD1L962 = WD1L152 & (WD2L052 # RD1_AnB) # !WD1L152 & WD2L052 & !RD1_AnB;


--RD1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1618~1358
--operation mode is normal

RD1L072 = RD1L914Q & RD1L862 # !RD1L914Q & RD1L024Q & RD1L962;


--WD1_header_1.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[8]
--operation mode is normal

WD1_header_1.trigger_word[8]_lut_out = XD1_HEADER_data.trigger_word[8]~reg0;
WD1_header_1.trigger_word[8] = DFFE(WD1_header_1.trigger_word[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[8]
--operation mode is normal

WD1_header_0.trigger_word[8]_lut_out = XD1_HEADER_data.trigger_word[8]~reg0;
WD1_header_0.trigger_word[8] = DFFE(WD1_header_0.trigger_word[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L672 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1062~8
--operation mode is normal

WD1L672 = WD1_header_1.trigger_word[8] & (WD1_header_0.trigger_word[8] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[8] & WD1_header_0.trigger_word[8] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[8]
--operation mode is normal

WD2_header_1.trigger_word[8]_lut_out = XD2_HEADER_data.trigger_word[8]~reg0;
WD2_header_1.trigger_word[8] = DFFE(WD2_header_1.trigger_word[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[8]
--operation mode is normal

WD2_header_0.trigger_word[8]_lut_out = XD2_HEADER_data.trigger_word[8]~reg0;
WD2_header_0.trigger_word[8] = DFFE(WD2_header_0.trigger_word[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L572 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1062~8
--operation mode is normal

WD2L572 = WD2_header_1.trigger_word[8] & (WD2_header_0.trigger_word[8] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[8] & WD2_header_0.trigger_word[8] & !WD2_rd_ptr[0];


--RD1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1617~1354
--operation mode is normal

RD1L162 = WD1L672 & (WD2L572 # RD1_AnB) # !WD1L672 & WD2L572 & !RD1_AnB;


--WD1_header_1.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[8]
--operation mode is normal

WD1_header_1.deadtime[8]_lut_out = Q62_sload_path[8];
WD1_header_1.deadtime[8] = DFFE(WD1_header_1.deadtime[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[8]
--operation mode is normal

WD1_header_0.deadtime[8]_lut_out = Q62_sload_path[8];
WD1_header_0.deadtime[8] = DFFE(WD1_header_0.deadtime[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1028
--operation mode is normal

RD1L971 = WD1_header_1.deadtime[8] & (WD1_header_0.deadtime[8] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[8] & WD1_header_0.deadtime[8] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[8]
--operation mode is normal

WD2_header_1.deadtime[8]_lut_out = Q23_sload_path[8];
WD2_header_1.deadtime[8] = DFFE(WD2_header_1.deadtime[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[8]
--operation mode is normal

WD2_header_0.deadtime[8]_lut_out = Q23_sload_path[8];
WD2_header_0.deadtime[8] = DFFE(WD2_header_0.deadtime[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1029
--operation mode is normal

RD1L081 = WD2_header_1.deadtime[8] & (WD2_header_0.deadtime[8] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[8] & WD2_header_0.deadtime[8] & !WD2_rd_ptr[0];


--RD1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1030
--operation mode is normal

RD1L181 = RD1L971 & (RD1L081 # RD1_AnB) # !RD1L971 & RD1L081 & !RD1_AnB;


--MC6_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8]
MC6_q[8]_data_in = DE1L74;
MC6_q[8]_write_enable = WD1_i1250;
MC6_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[8]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[8]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[8] = MEMORY_SEGMENT(MC6_q[8]_data_in, MC6_q[8]_write_enable, MC6_q[8]_clock_0, , , , , , VCC, MC6_q[8]_write_address, MC6_q[8]_read_address);


--MC41_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8]
MC41_q[8]_data_in = DE2L74;
MC41_q[8]_write_enable = WD2_i1250;
MC41_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[8]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[8]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[8] = MEMORY_SEGMENT(MC41_q[8]_data_in, MC41_q[8]_write_enable, MC41_q[8]_clock_0, , , , , , VCC, MC41_q[8]_write_address, MC41_q[8]_read_address);


--RD1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1031
--operation mode is normal

RD1L281 = MC6_q[8] & (MC41_q[8] # RD1_AnB) # !MC6_q[8] & MC41_q[8] & !RD1_AnB;


--MC4_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0]
MC4_q[0]_data_in = GE1_ram_data_in[0];
MC4_q[0]_write_enable = GE1_ram_we2;
MC4_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[0]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[0] = MEMORY_SEGMENT(MC4_q[0]_data_in, MC4_q[0]_write_enable, MC4_q[0]_clock_0, , , , , , VCC, MC4_q[0]_write_address, MC4_q[0]_read_address);


--MC21_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0]
MC21_q[0]_data_in = GE2_ram_data_in[0];
MC21_q[0]_write_enable = GE2_ram_we2;
MC21_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[0]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[0] = MEMORY_SEGMENT(MC21_q[0]_data_in, MC21_q[0]_write_enable, MC21_q[0]_clock_0, , , , , , VCC, MC21_q[0]_write_address, MC21_q[0]_read_address);


--RD1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1032
--operation mode is normal

RD1L381 = RD1_AnB & MC4_q[0] # !RD1_AnB & MC21_q[0] # !RD1L634Q;


--RD1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1033
--operation mode is normal

RD1L481 = !RD1L324Q & (RD1L424Q & RD1L281 # !RD1L424Q & RD1L381);


--MC8_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8]
MC8_q[8]_data_in = QD1L9Q;
MC8_q[8]_write_enable = WD1_i1271;
MC8_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[8]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[8]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[8] = MEMORY_SEGMENT(MC8_q[8]_data_in, MC8_q[8]_write_enable, MC8_q[8]_clock_0, , , , , , VCC, MC8_q[8]_write_address, MC8_q[8]_read_address);


--MC61_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8]
MC61_q[8]_data_in = QD1L9Q;
MC61_q[8]_write_enable = WD2_i1271;
MC61_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[8]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[8]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[8] = MEMORY_SEGMENT(MC61_q[8]_data_in, MC61_q[8]_write_enable, MC61_q[8]_clock_0, , , , , , VCC, MC61_q[8]_write_address, MC61_q[8]_read_address);


--RD1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1034
--operation mode is normal

RD1L581 = RD1L324Q & (RD1_AnB & MC8_q[8] # !RD1_AnB & MC61_q[8]);


--RD1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1035
--operation mode is normal

RD1L681 = RD1L224Q & RD1L181 # !RD1L224Q & (RD1L481 # RD1L581);


--RD1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1617~1355
--operation mode is normal

RD1L262 = RD1L103 & (RD1L124Q & RD1L162 # !RD1L124Q & RD1L681);


--WD1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8]
--operation mode is normal

WD1_header_1.timestamp[8]_lut_out = XD1_HEADER_data.timestamp[8]~reg0;
WD1_header_1.timestamp[8] = DFFE(WD1_header_1.timestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8]
--operation mode is normal

WD1_header_0.timestamp[8]_lut_out = XD1_HEADER_data.timestamp[8]~reg0;
WD1_header_0.timestamp[8] = DFFE(WD1_header_0.timestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L662 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1046~8
--operation mode is normal

WD1L662 = WD1_header_1.timestamp[8] & (WD1_header_0.timestamp[8] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[8] & WD1_header_0.timestamp[8] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8]
--operation mode is normal

WD2_header_1.timestamp[8]_lut_out = XD2_HEADER_data.timestamp[8]~reg0;
WD2_header_1.timestamp[8] = DFFE(WD2_header_1.timestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8]
--operation mode is normal

WD2_header_0.timestamp[8]_lut_out = XD2_HEADER_data.timestamp[8]~reg0;
WD2_header_0.timestamp[8] = DFFE(WD2_header_0.timestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L562 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1046~8
--operation mode is normal

WD2L562 = WD2_header_1.timestamp[8] & (WD2_header_0.timestamp[8] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[8] & WD2_header_0.timestamp[8] & !WD2_rd_ptr[0];


--RD1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1617~1356
--operation mode is normal

RD1L362 = WD1L662 & (WD2L562 # RD1_AnB) # !WD1L662 & WD2L562 & !RD1_AnB;


--WD1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24]
--operation mode is normal

WD1_header_1.timestamp[24]_lut_out = XD1_HEADER_data.timestamp[24]~reg0;
WD1_header_1.timestamp[24] = DFFE(WD1_header_1.timestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24]
--operation mode is normal

WD1_header_0.timestamp[24]_lut_out = XD1_HEADER_data.timestamp[24]~reg0;
WD1_header_0.timestamp[24] = DFFE(WD1_header_0.timestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L052 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1030~8
--operation mode is normal

WD1L052 = WD1_header_1.timestamp[24] & (WD1_header_0.timestamp[24] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[24] & WD1_header_0.timestamp[24] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24]
--operation mode is normal

WD2_header_1.timestamp[24]_lut_out = XD2_HEADER_data.timestamp[24]~reg0;
WD2_header_1.timestamp[24] = DFFE(WD2_header_1.timestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24]
--operation mode is normal

WD2_header_0.timestamp[24]_lut_out = XD2_HEADER_data.timestamp[24]~reg0;
WD2_header_0.timestamp[24] = DFFE(WD2_header_0.timestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L942 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1030~8
--operation mode is normal

WD2L942 = WD2_header_1.timestamp[24] & (WD2_header_0.timestamp[24] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[24] & WD2_header_0.timestamp[24] & !WD2_rd_ptr[0];


--RD1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1617~1357
--operation mode is normal

RD1L462 = WD1L052 & (WD2L942 # RD1_AnB) # !WD1L052 & WD2L942 & !RD1_AnB;


--RD1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1617~1358
--operation mode is normal

RD1L562 = RD1L914Q & RD1L362 # !RD1L914Q & RD1L024Q & RD1L462;


--WD1_header_1.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[9]
--operation mode is normal

WD1_header_1.trigger_word[9]_lut_out = XD1_HEADER_data.trigger_word[9]~reg0;
WD1_header_1.trigger_word[9] = DFFE(WD1_header_1.trigger_word[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[9]
--operation mode is normal

WD1_header_0.trigger_word[9]_lut_out = XD1_HEADER_data.trigger_word[9]~reg0;
WD1_header_0.trigger_word[9] = DFFE(WD1_header_0.trigger_word[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L572 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1061~8
--operation mode is normal

WD1L572 = WD1_header_1.trigger_word[9] & (WD1_header_0.trigger_word[9] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[9] & WD1_header_0.trigger_word[9] & !WD1_rd_ptr[0];


--WD2_header_1.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[9]
--operation mode is normal

WD2_header_1.trigger_word[9]_lut_out = XD2_HEADER_data.trigger_word[9]~reg0;
WD2_header_1.trigger_word[9] = DFFE(WD2_header_1.trigger_word[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[9]
--operation mode is normal

WD2_header_0.trigger_word[9]_lut_out = XD2_HEADER_data.trigger_word[9]~reg0;
WD2_header_0.trigger_word[9] = DFFE(WD2_header_0.trigger_word[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L472 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1061~8
--operation mode is normal

WD2L472 = WD2_header_1.trigger_word[9] & (WD2_header_0.trigger_word[9] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[9] & WD2_header_0.trigger_word[9] & !WD2_rd_ptr[0];


--RD1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1616~1354
--operation mode is normal

RD1L652 = WD1L572 & (WD2L472 # RD1_AnB) # !WD1L572 & WD2L472 & !RD1_AnB;


--WD1_header_1.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[9]
--operation mode is normal

WD1_header_1.deadtime[9]_lut_out = Q62_sload_path[9];
WD1_header_1.deadtime[9] = DFFE(WD1_header_1.deadtime[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[9]
--operation mode is normal

WD1_header_0.deadtime[9]_lut_out = Q62_sload_path[9];
WD1_header_0.deadtime[9] = DFFE(WD1_header_0.deadtime[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1028
--operation mode is normal

RD1L171 = WD1_header_1.deadtime[9] & (WD1_header_0.deadtime[9] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[9] & WD1_header_0.deadtime[9] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[9]
--operation mode is normal

WD2_header_1.deadtime[9]_lut_out = Q23_sload_path[9];
WD2_header_1.deadtime[9] = DFFE(WD2_header_1.deadtime[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[9]
--operation mode is normal

WD2_header_0.deadtime[9]_lut_out = Q23_sload_path[9];
WD2_header_0.deadtime[9] = DFFE(WD2_header_0.deadtime[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1029
--operation mode is normal

RD1L271 = WD2_header_1.deadtime[9] & (WD2_header_0.deadtime[9] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[9] & WD2_header_0.deadtime[9] & !WD2_rd_ptr[0];


--RD1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1030
--operation mode is normal

RD1L371 = RD1L171 & (RD1L271 # RD1_AnB) # !RD1L171 & RD1L271 & !RD1_AnB;


--MC6_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9]
MC6_q[9]_data_in = DE1L84;
MC6_q[9]_write_enable = WD1_i1250;
MC6_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[9]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[9]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[9] = MEMORY_SEGMENT(MC6_q[9]_data_in, MC6_q[9]_write_enable, MC6_q[9]_clock_0, , , , , , VCC, MC6_q[9]_write_address, MC6_q[9]_read_address);


--MC41_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9]
MC41_q[9]_data_in = DE2L84;
MC41_q[9]_write_enable = WD2_i1250;
MC41_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[9]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[9]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[9] = MEMORY_SEGMENT(MC41_q[9]_data_in, MC41_q[9]_write_enable, MC41_q[9]_clock_0, , , , , , VCC, MC41_q[9]_write_address, MC41_q[9]_read_address);


--RD1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1031
--operation mode is normal

RD1L471 = MC6_q[9] & (MC41_q[9] # RD1_AnB) # !MC6_q[9] & MC41_q[9] & !RD1_AnB;


--MC4_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1]
MC4_q[1]_data_in = GE1_ram_data_in[1];
MC4_q[1]_write_enable = GE1_ram_we2;
MC4_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[1]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[1] = MEMORY_SEGMENT(MC4_q[1]_data_in, MC4_q[1]_write_enable, MC4_q[1]_clock_0, , , , , , VCC, MC4_q[1]_write_address, MC4_q[1]_read_address);


--MC21_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1]
MC21_q[1]_data_in = GE2_ram_data_in[1];
MC21_q[1]_write_enable = GE2_ram_we2;
MC21_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[1]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[1] = MEMORY_SEGMENT(MC21_q[1]_data_in, MC21_q[1]_write_enable, MC21_q[1]_clock_0, , , , , , VCC, MC21_q[1]_write_address, MC21_q[1]_read_address);


--RD1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1032
--operation mode is normal

RD1L571 = RD1_AnB & MC4_q[1] # !RD1_AnB & MC21_q[1] # !RD1L634Q;


--RD1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1033
--operation mode is normal

RD1L671 = !RD1L324Q & (RD1L424Q & RD1L471 # !RD1L424Q & RD1L571);


--MC8_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9]
MC8_q[9]_data_in = QD1L01Q;
MC8_q[9]_write_enable = WD1_i1271;
MC8_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[9]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[9]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[9] = MEMORY_SEGMENT(MC8_q[9]_data_in, MC8_q[9]_write_enable, MC8_q[9]_clock_0, , , , , , VCC, MC8_q[9]_write_address, MC8_q[9]_read_address);


--MC61_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9]
MC61_q[9]_data_in = QD1L01Q;
MC61_q[9]_write_enable = WD2_i1271;
MC61_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[9]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[9]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[9] = MEMORY_SEGMENT(MC61_q[9]_data_in, MC61_q[9]_write_enable, MC61_q[9]_clock_0, , , , , , VCC, MC61_q[9]_write_address, MC61_q[9]_read_address);


--RD1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1034
--operation mode is normal

RD1L771 = RD1L324Q & (RD1_AnB & MC8_q[9] # !RD1_AnB & MC61_q[9]);


--RD1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1035
--operation mode is normal

RD1L871 = RD1L224Q & RD1L371 # !RD1L224Q & (RD1L671 # RD1L771);


--RD1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1616~1355
--operation mode is normal

RD1L752 = RD1L103 & (RD1L124Q & RD1L652 # !RD1L124Q & RD1L871);


--WD1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9]
--operation mode is normal

WD1_header_1.timestamp[9]_lut_out = XD1_HEADER_data.timestamp[9]~reg0;
WD1_header_1.timestamp[9] = DFFE(WD1_header_1.timestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9]
--operation mode is normal

WD1_header_0.timestamp[9]_lut_out = XD1_HEADER_data.timestamp[9]~reg0;
WD1_header_0.timestamp[9] = DFFE(WD1_header_0.timestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L562 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1045~8
--operation mode is normal

WD1L562 = WD1_header_1.timestamp[9] & (WD1_header_0.timestamp[9] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[9] & WD1_header_0.timestamp[9] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9]
--operation mode is normal

WD2_header_1.timestamp[9]_lut_out = XD2_HEADER_data.timestamp[9]~reg0;
WD2_header_1.timestamp[9] = DFFE(WD2_header_1.timestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9]
--operation mode is normal

WD2_header_0.timestamp[9]_lut_out = XD2_HEADER_data.timestamp[9]~reg0;
WD2_header_0.timestamp[9] = DFFE(WD2_header_0.timestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L462 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1045~8
--operation mode is normal

WD2L462 = WD2_header_1.timestamp[9] & (WD2_header_0.timestamp[9] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[9] & WD2_header_0.timestamp[9] & !WD2_rd_ptr[0];


--RD1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1616~1356
--operation mode is normal

RD1L852 = WD1L562 & (WD2L462 # RD1_AnB) # !WD1L562 & WD2L462 & !RD1_AnB;


--WD1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25]
--operation mode is normal

WD1_header_1.timestamp[25]_lut_out = XD1_HEADER_data.timestamp[25]~reg0;
WD1_header_1.timestamp[25] = DFFE(WD1_header_1.timestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25]
--operation mode is normal

WD1_header_0.timestamp[25]_lut_out = XD1_HEADER_data.timestamp[25]~reg0;
WD1_header_0.timestamp[25] = DFFE(WD1_header_0.timestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L942 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1029~8
--operation mode is normal

WD1L942 = WD1_header_1.timestamp[25] & (WD1_header_0.timestamp[25] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[25] & WD1_header_0.timestamp[25] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25]
--operation mode is normal

WD2_header_1.timestamp[25]_lut_out = XD2_HEADER_data.timestamp[25]~reg0;
WD2_header_1.timestamp[25] = DFFE(WD2_header_1.timestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25]
--operation mode is normal

WD2_header_0.timestamp[25]_lut_out = XD2_HEADER_data.timestamp[25]~reg0;
WD2_header_0.timestamp[25] = DFFE(WD2_header_0.timestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L842 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1029~8
--operation mode is normal

WD2L842 = WD2_header_1.timestamp[25] & (WD2_header_0.timestamp[25] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[25] & WD2_header_0.timestamp[25] & !WD2_rd_ptr[0];


--RD1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1616~1357
--operation mode is normal

RD1L952 = WD1L942 & (WD2L842 # RD1_AnB) # !WD1L942 & WD2L842 & !RD1_AnB;


--RD1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1616~1358
--operation mode is normal

RD1L062 = RD1L914Q & RD1L852 # !RD1L914Q & RD1L024Q & RD1L952;


--WD1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26]
--operation mode is normal

WD1_header_1.timestamp[26]_lut_out = XD1_HEADER_data.timestamp[26]~reg0;
WD1_header_1.timestamp[26] = DFFE(WD1_header_1.timestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26]
--operation mode is normal

WD1_header_0.timestamp[26]_lut_out = XD1_HEADER_data.timestamp[26]~reg0;
WD1_header_0.timestamp[26] = DFFE(WD1_header_0.timestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L842 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1028~7
--operation mode is normal

WD1L842 = WD1_header_1.timestamp[26] & (WD1_header_0.timestamp[26] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[26] & WD1_header_0.timestamp[26] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26]
--operation mode is normal

WD2_header_1.timestamp[26]_lut_out = XD2_HEADER_data.timestamp[26]~reg0;
WD2_header_1.timestamp[26] = DFFE(WD2_header_1.timestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26]
--operation mode is normal

WD2_header_0.timestamp[26]_lut_out = XD2_HEADER_data.timestamp[26]~reg0;
WD2_header_0.timestamp[26] = DFFE(WD2_header_0.timestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L742 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1028~7
--operation mode is normal

WD2L742 = WD2_header_1.timestamp[26] & (WD2_header_0.timestamp[26] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[26] & WD2_header_0.timestamp[26] & !WD2_rd_ptr[0];


--PD1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1610
--operation mode is normal

PD1L59 = RD1L024Q & (RD1_AnB & WD1L842 # !RD1_AnB & WD2L742);


--PD1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1611
--operation mode is normal

PD1L69 = !RD1L024Q & !RD1L124Q;

--PD1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1616
--operation mode is normal

PD1L99 = !RD1L024Q & !RD1L124Q;


--WD1_header_1.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[10]
--operation mode is normal

WD1_header_1.deadtime[10]_lut_out = Q62_sload_path[10];
WD1_header_1.deadtime[10] = DFFE(WD1_header_1.deadtime[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[10]
--operation mode is normal

WD1_header_0.deadtime[10]_lut_out = Q62_sload_path[10];
WD1_header_0.deadtime[10] = DFFE(WD1_header_0.deadtime[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1011
--operation mode is normal

RD1L361 = WD1_header_1.deadtime[10] & (WD1_header_0.deadtime[10] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[10] & WD1_header_0.deadtime[10] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[10]
--operation mode is normal

WD2_header_1.deadtime[10]_lut_out = Q23_sload_path[10];
WD2_header_1.deadtime[10] = DFFE(WD2_header_1.deadtime[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[10]
--operation mode is normal

WD2_header_0.deadtime[10]_lut_out = Q23_sload_path[10];
WD2_header_0.deadtime[10] = DFFE(WD2_header_0.deadtime[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1012
--operation mode is normal

RD1L461 = WD2_header_1.deadtime[10] & (WD2_header_0.deadtime[10] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[10] & WD2_header_0.deadtime[10] & !WD2_rd_ptr[0];


--RD1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1013
--operation mode is normal

RD1L561 = RD1L361 & (RD1L461 # RD1_AnB) # !RD1L361 & RD1L461 & !RD1_AnB;


--MC6_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10]
MC6_q[10]_data_in = ~GND;
MC6_q[10]_write_enable = WD1_i1250;
MC6_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[10]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[10]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[10] = MEMORY_SEGMENT(MC6_q[10]_data_in, MC6_q[10]_write_enable, MC6_q[10]_clock_0, , , , , , VCC, MC6_q[10]_write_address, MC6_q[10]_read_address);


--MC41_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10]
MC41_q[10]_data_in = ~GND;
MC41_q[10]_write_enable = WD2_i1250;
MC41_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[10]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[10]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[10] = MEMORY_SEGMENT(MC41_q[10]_data_in, MC41_q[10]_write_enable, MC41_q[10]_clock_0, , , , , , VCC, MC41_q[10]_write_address, MC41_q[10]_read_address);


--RD1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1014
--operation mode is normal

RD1L661 = MC6_q[10] & (MC41_q[10] # RD1_AnB) # !MC6_q[10] & MC41_q[10] & !RD1_AnB;


--MC4_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2]
MC4_q[2]_data_in = GE1_ram_data_in[2];
MC4_q[2]_write_enable = GE1_ram_we2;
MC4_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[2]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[2] = MEMORY_SEGMENT(MC4_q[2]_data_in, MC4_q[2]_write_enable, MC4_q[2]_clock_0, , , , , , VCC, MC4_q[2]_write_address, MC4_q[2]_read_address);


--MC21_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2]
MC21_q[2]_data_in = GE2_ram_data_in[2];
MC21_q[2]_write_enable = GE2_ram_we2;
MC21_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[2]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[2] = MEMORY_SEGMENT(MC21_q[2]_data_in, MC21_q[2]_write_enable, MC21_q[2]_clock_0, , , , , , VCC, MC21_q[2]_write_address, MC21_q[2]_read_address);


--RD1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1015
--operation mode is normal

RD1L761 = RD1_AnB & MC4_q[2] # !RD1_AnB & MC21_q[2] # !RD1L634Q;


--RD1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1016
--operation mode is normal

RD1L861 = !RD1L324Q & (RD1L424Q & RD1L661 # !RD1L424Q & RD1L761);


--MC8_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10]
MC8_q[10]_data_in = QD1L11Q;
MC8_q[10]_write_enable = WD1_i1271;
MC8_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[10]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[10]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[10] = MEMORY_SEGMENT(MC8_q[10]_data_in, MC8_q[10]_write_enable, MC8_q[10]_clock_0, , , , , , VCC, MC8_q[10]_write_address, MC8_q[10]_read_address);


--MC61_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10]
MC61_q[10]_data_in = QD1L11Q;
MC61_q[10]_write_enable = WD2_i1271;
MC61_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[10]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[10]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[10] = MEMORY_SEGMENT(MC61_q[10]_data_in, MC61_q[10]_write_enable, MC61_q[10]_clock_0, , , , , , VCC, MC61_q[10]_write_address, MC61_q[10]_read_address);


--RD1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1017
--operation mode is normal

RD1L961 = RD1L324Q & (RD1_AnB & MC8_q[10] # !RD1_AnB & MC61_q[10]);


--RD1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1018
--operation mode is normal

RD1L071 = RD1L224Q & RD1L561 # !RD1L224Q & (RD1L861 # RD1L961);


--PD1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1612
--operation mode is normal

PD1L79 = !RD1L914Q & (PD1L59 # PD1L69 & RD1L071);


--WD1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10]
--operation mode is normal

WD1_header_1.timestamp[10]_lut_out = XD1_HEADER_data.timestamp[10]~reg0;
WD1_header_1.timestamp[10] = DFFE(WD1_header_1.timestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10]
--operation mode is normal

WD1_header_0.timestamp[10]_lut_out = XD1_HEADER_data.timestamp[10]~reg0;
WD1_header_0.timestamp[10] = DFFE(WD1_header_0.timestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L462 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1044~7
--operation mode is normal

WD1L462 = WD1_header_1.timestamp[10] & (WD1_header_0.timestamp[10] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[10] & WD1_header_0.timestamp[10] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10]
--operation mode is normal

WD2_header_1.timestamp[10]_lut_out = XD2_HEADER_data.timestamp[10]~reg0;
WD2_header_1.timestamp[10] = DFFE(WD2_header_1.timestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10]
--operation mode is normal

WD2_header_0.timestamp[10]_lut_out = XD2_HEADER_data.timestamp[10]~reg0;
WD2_header_0.timestamp[10] = DFFE(WD2_header_0.timestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L362 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1044~7
--operation mode is normal

WD2L362 = WD2_header_1.timestamp[10] & (WD2_header_0.timestamp[10] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[10] & WD2_header_0.timestamp[10] & !WD2_rd_ptr[0];


--PD1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1613
--operation mode is normal

PD1L89 = RD1L914Q & (RD1_AnB & WD1L462 # !RD1_AnB & WD2L362);


--WD1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27]
--operation mode is normal

WD1_header_1.timestamp[27]_lut_out = XD1_HEADER_data.timestamp[27]~reg0;
WD1_header_1.timestamp[27] = DFFE(WD1_header_1.timestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27]
--operation mode is normal

WD1_header_0.timestamp[27]_lut_out = XD1_HEADER_data.timestamp[27]~reg0;
WD1_header_0.timestamp[27] = DFFE(WD1_header_0.timestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L742 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1027~7
--operation mode is normal

WD1L742 = WD1_header_1.timestamp[27] & (WD1_header_0.timestamp[27] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[27] & WD1_header_0.timestamp[27] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27]
--operation mode is normal

WD2_header_1.timestamp[27]_lut_out = XD2_HEADER_data.timestamp[27]~reg0;
WD2_header_1.timestamp[27] = DFFE(WD2_header_1.timestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27]
--operation mode is normal

WD2_header_0.timestamp[27]_lut_out = XD2_HEADER_data.timestamp[27]~reg0;
WD2_header_0.timestamp[27] = DFFE(WD2_header_0.timestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L642 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1027~7
--operation mode is normal

WD2L642 = WD2_header_1.timestamp[27] & (WD2_header_0.timestamp[27] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[27] & WD2_header_0.timestamp[27] & !WD2_rd_ptr[0];


--PD1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1606
--operation mode is normal

PD1L19 = RD1L024Q & (RD1_AnB & WD1L742 # !RD1_AnB & WD2L642);


--WD1_header_1.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[11]
--operation mode is normal

WD1_header_1.deadtime[11]_lut_out = Q62_sload_path[11];
WD1_header_1.deadtime[11] = DFFE(WD1_header_1.deadtime[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[11]
--operation mode is normal

WD1_header_0.deadtime[11]_lut_out = Q62_sload_path[11];
WD1_header_0.deadtime[11] = DFFE(WD1_header_0.deadtime[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1011
--operation mode is normal

RD1L551 = WD1_header_1.deadtime[11] & (WD1_header_0.deadtime[11] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[11] & WD1_header_0.deadtime[11] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[11]
--operation mode is normal

WD2_header_1.deadtime[11]_lut_out = Q23_sload_path[11];
WD2_header_1.deadtime[11] = DFFE(WD2_header_1.deadtime[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[11]
--operation mode is normal

WD2_header_0.deadtime[11]_lut_out = Q23_sload_path[11];
WD2_header_0.deadtime[11] = DFFE(WD2_header_0.deadtime[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1012
--operation mode is normal

RD1L651 = WD2_header_1.deadtime[11] & (WD2_header_0.deadtime[11] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[11] & WD2_header_0.deadtime[11] & !WD2_rd_ptr[0];


--RD1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1013
--operation mode is normal

RD1L751 = RD1L551 & (RD1L651 # RD1_AnB) # !RD1L551 & RD1L651 & !RD1_AnB;


--MC6_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11]
MC6_q[11]_data_in = ~GND;
MC6_q[11]_write_enable = WD1_i1250;
MC6_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[11]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[11]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[11] = MEMORY_SEGMENT(MC6_q[11]_data_in, MC6_q[11]_write_enable, MC6_q[11]_clock_0, , , , , , VCC, MC6_q[11]_write_address, MC6_q[11]_read_address);


--MC41_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11]
MC41_q[11]_data_in = ~GND;
MC41_q[11]_write_enable = WD2_i1250;
MC41_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[11]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[11]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[11] = MEMORY_SEGMENT(MC41_q[11]_data_in, MC41_q[11]_write_enable, MC41_q[11]_clock_0, , , , , , VCC, MC41_q[11]_write_address, MC41_q[11]_read_address);


--RD1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1014
--operation mode is normal

RD1L851 = MC6_q[11] & (MC41_q[11] # RD1_AnB) # !MC6_q[11] & MC41_q[11] & !RD1_AnB;


--MC4_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3]
MC4_q[3]_data_in = GE1_ram_data_in[3];
MC4_q[3]_write_enable = GE1_ram_we2;
MC4_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[3]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[3] = MEMORY_SEGMENT(MC4_q[3]_data_in, MC4_q[3]_write_enable, MC4_q[3]_clock_0, , , , , , VCC, MC4_q[3]_write_address, MC4_q[3]_read_address);


--MC21_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3]
MC21_q[3]_data_in = GE2_ram_data_in[3];
MC21_q[3]_write_enable = GE2_ram_we2;
MC21_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[3]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[3] = MEMORY_SEGMENT(MC21_q[3]_data_in, MC21_q[3]_write_enable, MC21_q[3]_clock_0, , , , , , VCC, MC21_q[3]_write_address, MC21_q[3]_read_address);


--RD1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1015
--operation mode is normal

RD1L951 = RD1_AnB & MC4_q[3] # !RD1_AnB & MC21_q[3] # !RD1L634Q;


--RD1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1016
--operation mode is normal

RD1L061 = !RD1L324Q & (RD1L424Q & RD1L851 # !RD1L424Q & RD1L951);


--MC8_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11]
MC8_q[11]_data_in = ~GND;
MC8_q[11]_write_enable = WD1_i1271;
MC8_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[11]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[11]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[11] = MEMORY_SEGMENT(MC8_q[11]_data_in, MC8_q[11]_write_enable, MC8_q[11]_clock_0, , , , , , VCC, MC8_q[11]_write_address, MC8_q[11]_read_address);


--MC61_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11]
MC61_q[11]_data_in = ~GND;
MC61_q[11]_write_enable = WD2_i1271;
MC61_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[11]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[11]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[11] = MEMORY_SEGMENT(MC61_q[11]_data_in, MC61_q[11]_write_enable, MC61_q[11]_clock_0, , , , , , VCC, MC61_q[11]_write_address, MC61_q[11]_read_address);


--RD1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1017
--operation mode is normal

RD1L161 = RD1L324Q & (RD1_AnB & MC8_q[11] # !RD1_AnB & MC61_q[11]);


--RD1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1018
--operation mode is normal

RD1L261 = RD1L224Q & RD1L751 # !RD1L224Q & (RD1L061 # RD1L161);


--PD1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1607
--operation mode is normal

PD1L29 = !RD1L914Q & (PD1L19 # PD1L69 & RD1L261);


--WD1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11]
--operation mode is normal

WD1_header_1.timestamp[11]_lut_out = XD1_HEADER_data.timestamp[11]~reg0;
WD1_header_1.timestamp[11] = DFFE(WD1_header_1.timestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11]
--operation mode is normal

WD1_header_0.timestamp[11]_lut_out = XD1_HEADER_data.timestamp[11]~reg0;
WD1_header_0.timestamp[11] = DFFE(WD1_header_0.timestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L362 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1043~7
--operation mode is normal

WD1L362 = WD1_header_1.timestamp[11] & (WD1_header_0.timestamp[11] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[11] & WD1_header_0.timestamp[11] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11]
--operation mode is normal

WD2_header_1.timestamp[11]_lut_out = XD2_HEADER_data.timestamp[11]~reg0;
WD2_header_1.timestamp[11] = DFFE(WD2_header_1.timestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11]
--operation mode is normal

WD2_header_0.timestamp[11]_lut_out = XD2_HEADER_data.timestamp[11]~reg0;
WD2_header_0.timestamp[11] = DFFE(WD2_header_0.timestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L262 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1043~7
--operation mode is normal

WD2L262 = WD2_header_1.timestamp[11] & (WD2_header_0.timestamp[11] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[11] & WD2_header_0.timestamp[11] & !WD2_rd_ptr[0];


--PD1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1608
--operation mode is normal

PD1L39 = RD1L914Q & (RD1_AnB & WD1L362 # !RD1_AnB & WD2L262);


--WD1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28]
--operation mode is normal

WD1_header_1.timestamp[28]_lut_out = XD1_HEADER_data.timestamp[28]~reg0;
WD1_header_1.timestamp[28] = DFFE(WD1_header_1.timestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28]
--operation mode is normal

WD1_header_0.timestamp[28]_lut_out = XD1_HEADER_data.timestamp[28]~reg0;
WD1_header_0.timestamp[28] = DFFE(WD1_header_0.timestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L642 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1026~7
--operation mode is normal

WD1L642 = WD1_header_1.timestamp[28] & (WD1_header_0.timestamp[28] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[28] & WD1_header_0.timestamp[28] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28]
--operation mode is normal

WD2_header_1.timestamp[28]_lut_out = XD2_HEADER_data.timestamp[28]~reg0;
WD2_header_1.timestamp[28] = DFFE(WD2_header_1.timestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28]
--operation mode is normal

WD2_header_0.timestamp[28]_lut_out = XD2_HEADER_data.timestamp[28]~reg0;
WD2_header_0.timestamp[28] = DFFE(WD2_header_0.timestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L542 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1026~7
--operation mode is normal

WD2L542 = WD2_header_1.timestamp[28] & (WD2_header_0.timestamp[28] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[28] & WD2_header_0.timestamp[28] & !WD2_rd_ptr[0];


--PD1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1606
--operation mode is normal

PD1L88 = RD1L024Q & (RD1_AnB & WD1L642 # !RD1_AnB & WD2L542);


--WD1_header_1.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[12]
--operation mode is normal

WD1_header_1.deadtime[12]_lut_out = Q62_sload_path[12];
WD1_header_1.deadtime[12] = DFFE(WD1_header_1.deadtime[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[12]
--operation mode is normal

WD1_header_0.deadtime[12]_lut_out = Q62_sload_path[12];
WD1_header_0.deadtime[12] = DFFE(WD1_header_0.deadtime[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1011
--operation mode is normal

RD1L741 = WD1_header_1.deadtime[12] & (WD1_header_0.deadtime[12] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[12] & WD1_header_0.deadtime[12] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[12]
--operation mode is normal

WD2_header_1.deadtime[12]_lut_out = Q23_sload_path[12];
WD2_header_1.deadtime[12] = DFFE(WD2_header_1.deadtime[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[12]
--operation mode is normal

WD2_header_0.deadtime[12]_lut_out = Q23_sload_path[12];
WD2_header_0.deadtime[12] = DFFE(WD2_header_0.deadtime[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1012
--operation mode is normal

RD1L841 = WD2_header_1.deadtime[12] & (WD2_header_0.deadtime[12] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[12] & WD2_header_0.deadtime[12] & !WD2_rd_ptr[0];


--RD1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1013
--operation mode is normal

RD1L941 = RD1L741 & (RD1L841 # RD1_AnB) # !RD1L741 & RD1L841 & !RD1_AnB;


--MC6_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12]
MC6_q[12]_data_in = ~GND;
MC6_q[12]_write_enable = WD1_i1250;
MC6_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[12]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[12]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[12] = MEMORY_SEGMENT(MC6_q[12]_data_in, MC6_q[12]_write_enable, MC6_q[12]_clock_0, , , , , , VCC, MC6_q[12]_write_address, MC6_q[12]_read_address);


--MC41_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12]
MC41_q[12]_data_in = ~GND;
MC41_q[12]_write_enable = WD2_i1250;
MC41_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[12]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[12]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[12] = MEMORY_SEGMENT(MC41_q[12]_data_in, MC41_q[12]_write_enable, MC41_q[12]_clock_0, , , , , , VCC, MC41_q[12]_write_address, MC41_q[12]_read_address);


--RD1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1014
--operation mode is normal

RD1L051 = MC6_q[12] & (MC41_q[12] # RD1_AnB) # !MC6_q[12] & MC41_q[12] & !RD1_AnB;


--MC4_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4]
MC4_q[4]_data_in = GE1_ram_data_in[4];
MC4_q[4]_write_enable = GE1_ram_we2;
MC4_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[4]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[4] = MEMORY_SEGMENT(MC4_q[4]_data_in, MC4_q[4]_write_enable, MC4_q[4]_clock_0, , , , , , VCC, MC4_q[4]_write_address, MC4_q[4]_read_address);


--MC21_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4]
MC21_q[4]_data_in = GE2_ram_data_in[4];
MC21_q[4]_write_enable = GE2_ram_we2;
MC21_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[4]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[4] = MEMORY_SEGMENT(MC21_q[4]_data_in, MC21_q[4]_write_enable, MC21_q[4]_clock_0, , , , , , VCC, MC21_q[4]_write_address, MC21_q[4]_read_address);


--RD1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1015
--operation mode is normal

RD1L151 = RD1_AnB & MC4_q[4] # !RD1_AnB & MC21_q[4] # !RD1L634Q;


--RD1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1016
--operation mode is normal

RD1L251 = !RD1L324Q & (RD1L424Q & RD1L051 # !RD1L424Q & RD1L151);


--MC8_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12]
MC8_q[12]_data_in = ~GND;
MC8_q[12]_write_enable = WD1_i1271;
MC8_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[12]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[12]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[12] = MEMORY_SEGMENT(MC8_q[12]_data_in, MC8_q[12]_write_enable, MC8_q[12]_clock_0, , , , , , VCC, MC8_q[12]_write_address, MC8_q[12]_read_address);


--MC61_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12]
MC61_q[12]_data_in = ~GND;
MC61_q[12]_write_enable = WD2_i1271;
MC61_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[12]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[12]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[12] = MEMORY_SEGMENT(MC61_q[12]_data_in, MC61_q[12]_write_enable, MC61_q[12]_clock_0, , , , , , VCC, MC61_q[12]_write_address, MC61_q[12]_read_address);


--RD1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1017
--operation mode is normal

RD1L351 = RD1L324Q & (RD1_AnB & MC8_q[12] # !RD1_AnB & MC61_q[12]);


--RD1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1018
--operation mode is normal

RD1L451 = RD1L224Q & RD1L941 # !RD1L224Q & (RD1L251 # RD1L351);


--PD1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1607
--operation mode is normal

PD1L98 = !RD1L914Q & (PD1L88 # PD1L69 & RD1L451);


--WD1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12]
--operation mode is normal

WD1_header_1.timestamp[12]_lut_out = XD1_HEADER_data.timestamp[12]~reg0;
WD1_header_1.timestamp[12] = DFFE(WD1_header_1.timestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12]
--operation mode is normal

WD1_header_0.timestamp[12]_lut_out = XD1_HEADER_data.timestamp[12]~reg0;
WD1_header_0.timestamp[12] = DFFE(WD1_header_0.timestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L262 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1042~7
--operation mode is normal

WD1L262 = WD1_header_1.timestamp[12] & (WD1_header_0.timestamp[12] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[12] & WD1_header_0.timestamp[12] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12]
--operation mode is normal

WD2_header_1.timestamp[12]_lut_out = XD2_HEADER_data.timestamp[12]~reg0;
WD2_header_1.timestamp[12] = DFFE(WD2_header_1.timestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12]
--operation mode is normal

WD2_header_0.timestamp[12]_lut_out = XD2_HEADER_data.timestamp[12]~reg0;
WD2_header_0.timestamp[12] = DFFE(WD2_header_0.timestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L162 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1042~7
--operation mode is normal

WD2L162 = WD2_header_1.timestamp[12] & (WD2_header_0.timestamp[12] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[12] & WD2_header_0.timestamp[12] & !WD2_rd_ptr[0];


--PD1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1608
--operation mode is normal

PD1L09 = RD1L914Q & (RD1_AnB & WD1L262 # !RD1_AnB & WD2L162);


--WD1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29]
--operation mode is normal

WD1_header_1.timestamp[29]_lut_out = XD1_HEADER_data.timestamp[29]~reg0;
WD1_header_1.timestamp[29] = DFFE(WD1_header_1.timestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29]
--operation mode is normal

WD1_header_0.timestamp[29]_lut_out = XD1_HEADER_data.timestamp[29]~reg0;
WD1_header_0.timestamp[29] = DFFE(WD1_header_0.timestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L542 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1025~7
--operation mode is normal

WD1L542 = WD1_header_1.timestamp[29] & (WD1_header_0.timestamp[29] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[29] & WD1_header_0.timestamp[29] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29]
--operation mode is normal

WD2_header_1.timestamp[29]_lut_out = XD2_HEADER_data.timestamp[29]~reg0;
WD2_header_1.timestamp[29] = DFFE(WD2_header_1.timestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29]
--operation mode is normal

WD2_header_0.timestamp[29]_lut_out = XD2_HEADER_data.timestamp[29]~reg0;
WD2_header_0.timestamp[29] = DFFE(WD2_header_0.timestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L442 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1025~7
--operation mode is normal

WD2L442 = WD2_header_1.timestamp[29] & (WD2_header_0.timestamp[29] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[29] & WD2_header_0.timestamp[29] & !WD2_rd_ptr[0];


--PD1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1606
--operation mode is normal

PD1L58 = RD1L024Q & (RD1_AnB & WD1L542 # !RD1_AnB & WD2L442);


--WD1_header_1.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[13]
--operation mode is normal

WD1_header_1.deadtime[13]_lut_out = Q62_sload_path[13];
WD1_header_1.deadtime[13] = DFFE(WD1_header_1.deadtime[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[13]
--operation mode is normal

WD1_header_0.deadtime[13]_lut_out = Q62_sload_path[13];
WD1_header_0.deadtime[13] = DFFE(WD1_header_0.deadtime[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1011
--operation mode is normal

RD1L931 = WD1_header_1.deadtime[13] & (WD1_header_0.deadtime[13] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[13] & WD1_header_0.deadtime[13] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[13]
--operation mode is normal

WD2_header_1.deadtime[13]_lut_out = Q23_sload_path[13];
WD2_header_1.deadtime[13] = DFFE(WD2_header_1.deadtime[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[13]
--operation mode is normal

WD2_header_0.deadtime[13]_lut_out = Q23_sload_path[13];
WD2_header_0.deadtime[13] = DFFE(WD2_header_0.deadtime[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1012
--operation mode is normal

RD1L041 = WD2_header_1.deadtime[13] & (WD2_header_0.deadtime[13] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[13] & WD2_header_0.deadtime[13] & !WD2_rd_ptr[0];


--RD1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1013
--operation mode is normal

RD1L141 = RD1L931 & (RD1L041 # RD1_AnB) # !RD1L931 & RD1L041 & !RD1_AnB;


--MC6_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13]
MC6_q[13]_data_in = ~GND;
MC6_q[13]_write_enable = WD1_i1250;
MC6_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[13]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[13]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[13] = MEMORY_SEGMENT(MC6_q[13]_data_in, MC6_q[13]_write_enable, MC6_q[13]_clock_0, , , , , , VCC, MC6_q[13]_write_address, MC6_q[13]_read_address);


--MC41_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13]
MC41_q[13]_data_in = ~GND;
MC41_q[13]_write_enable = WD2_i1250;
MC41_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[13]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[13]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[13] = MEMORY_SEGMENT(MC41_q[13]_data_in, MC41_q[13]_write_enable, MC41_q[13]_clock_0, , , , , , VCC, MC41_q[13]_write_address, MC41_q[13]_read_address);


--RD1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1014
--operation mode is normal

RD1L241 = MC6_q[13] & (MC41_q[13] # RD1_AnB) # !MC6_q[13] & MC41_q[13] & !RD1_AnB;


--MC4_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5]
MC4_q[5]_data_in = GE1_ram_data_in[5];
MC4_q[5]_write_enable = GE1_ram_we2;
MC4_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[5]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[5] = MEMORY_SEGMENT(MC4_q[5]_data_in, MC4_q[5]_write_enable, MC4_q[5]_clock_0, , , , , , VCC, MC4_q[5]_write_address, MC4_q[5]_read_address);


--MC21_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5]
MC21_q[5]_data_in = GE2_ram_data_in[5];
MC21_q[5]_write_enable = GE2_ram_we2;
MC21_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[5]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[5] = MEMORY_SEGMENT(MC21_q[5]_data_in, MC21_q[5]_write_enable, MC21_q[5]_clock_0, , , , , , VCC, MC21_q[5]_write_address, MC21_q[5]_read_address);


--RD1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1015
--operation mode is normal

RD1L341 = RD1_AnB & MC4_q[5] # !RD1_AnB & MC21_q[5] # !RD1L634Q;


--RD1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1016
--operation mode is normal

RD1L441 = !RD1L324Q & (RD1L424Q & RD1L241 # !RD1L424Q & RD1L341);


--MC8_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13]
MC8_q[13]_data_in = ~GND;
MC8_q[13]_write_enable = WD1_i1271;
MC8_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[13]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[13]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[13] = MEMORY_SEGMENT(MC8_q[13]_data_in, MC8_q[13]_write_enable, MC8_q[13]_clock_0, , , , , , VCC, MC8_q[13]_write_address, MC8_q[13]_read_address);


--MC61_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13]
MC61_q[13]_data_in = ~GND;
MC61_q[13]_write_enable = WD2_i1271;
MC61_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[13]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[13]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[13] = MEMORY_SEGMENT(MC61_q[13]_data_in, MC61_q[13]_write_enable, MC61_q[13]_clock_0, , , , , , VCC, MC61_q[13]_write_address, MC61_q[13]_read_address);


--RD1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1017
--operation mode is normal

RD1L541 = RD1L324Q & (RD1_AnB & MC8_q[13] # !RD1_AnB & MC61_q[13]);


--RD1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1018
--operation mode is normal

RD1L641 = RD1L224Q & RD1L141 # !RD1L224Q & (RD1L441 # RD1L541);


--PD1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1607
--operation mode is normal

PD1L68 = !RD1L914Q & (PD1L58 # PD1L69 & RD1L641);


--WD1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13]
--operation mode is normal

WD1_header_1.timestamp[13]_lut_out = XD1_HEADER_data.timestamp[13]~reg0;
WD1_header_1.timestamp[13] = DFFE(WD1_header_1.timestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13]
--operation mode is normal

WD1_header_0.timestamp[13]_lut_out = XD1_HEADER_data.timestamp[13]~reg0;
WD1_header_0.timestamp[13] = DFFE(WD1_header_0.timestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L162 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1041~7
--operation mode is normal

WD1L162 = WD1_header_1.timestamp[13] & (WD1_header_0.timestamp[13] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[13] & WD1_header_0.timestamp[13] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13]
--operation mode is normal

WD2_header_1.timestamp[13]_lut_out = XD2_HEADER_data.timestamp[13]~reg0;
WD2_header_1.timestamp[13] = DFFE(WD2_header_1.timestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13]
--operation mode is normal

WD2_header_0.timestamp[13]_lut_out = XD2_HEADER_data.timestamp[13]~reg0;
WD2_header_0.timestamp[13] = DFFE(WD2_header_0.timestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L062 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1041~7
--operation mode is normal

WD2L062 = WD2_header_1.timestamp[13] & (WD2_header_0.timestamp[13] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[13] & WD2_header_0.timestamp[13] & !WD2_rd_ptr[0];


--PD1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1608
--operation mode is normal

PD1L78 = RD1L914Q & (RD1_AnB & WD1L162 # !RD1_AnB & WD2L062);


--WD1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30]
--operation mode is normal

WD1_header_1.timestamp[30]_lut_out = XD1_HEADER_data.timestamp[30]~reg0;
WD1_header_1.timestamp[30] = DFFE(WD1_header_1.timestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30]
--operation mode is normal

WD1_header_0.timestamp[30]_lut_out = XD1_HEADER_data.timestamp[30]~reg0;
WD1_header_0.timestamp[30] = DFFE(WD1_header_0.timestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L442 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1024~7
--operation mode is normal

WD1L442 = WD1_header_1.timestamp[30] & (WD1_header_0.timestamp[30] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[30] & WD1_header_0.timestamp[30] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30]
--operation mode is normal

WD2_header_1.timestamp[30]_lut_out = XD2_HEADER_data.timestamp[30]~reg0;
WD2_header_1.timestamp[30] = DFFE(WD2_header_1.timestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30]
--operation mode is normal

WD2_header_0.timestamp[30]_lut_out = XD2_HEADER_data.timestamp[30]~reg0;
WD2_header_0.timestamp[30] = DFFE(WD2_header_0.timestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L342 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1024~7
--operation mode is normal

WD2L342 = WD2_header_1.timestamp[30] & (WD2_header_0.timestamp[30] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[30] & WD2_header_0.timestamp[30] & !WD2_rd_ptr[0];


--PD1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1606
--operation mode is normal

PD1L28 = RD1L024Q & (RD1_AnB & WD1L442 # !RD1_AnB & WD2L342);


--WD1_header_1.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[14]
--operation mode is normal

WD1_header_1.deadtime[14]_lut_out = Q62_sload_path[14];
WD1_header_1.deadtime[14] = DFFE(WD1_header_1.deadtime[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[14]
--operation mode is normal

WD1_header_0.deadtime[14]_lut_out = Q62_sload_path[14];
WD1_header_0.deadtime[14] = DFFE(WD1_header_0.deadtime[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1011
--operation mode is normal

RD1L131 = WD1_header_1.deadtime[14] & (WD1_header_0.deadtime[14] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[14] & WD1_header_0.deadtime[14] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[14]
--operation mode is normal

WD2_header_1.deadtime[14]_lut_out = Q23_sload_path[14];
WD2_header_1.deadtime[14] = DFFE(WD2_header_1.deadtime[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[14]
--operation mode is normal

WD2_header_0.deadtime[14]_lut_out = Q23_sload_path[14];
WD2_header_0.deadtime[14] = DFFE(WD2_header_0.deadtime[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1012
--operation mode is normal

RD1L231 = WD2_header_1.deadtime[14] & (WD2_header_0.deadtime[14] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[14] & WD2_header_0.deadtime[14] & !WD2_rd_ptr[0];


--RD1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1013
--operation mode is normal

RD1L331 = RD1L131 & (RD1L231 # RD1_AnB) # !RD1L131 & RD1L231 & !RD1_AnB;


--MC6_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14]
MC6_q[14]_data_in = ~GND;
MC6_q[14]_write_enable = WD1_i1250;
MC6_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[14]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[14]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[14] = MEMORY_SEGMENT(MC6_q[14]_data_in, MC6_q[14]_write_enable, MC6_q[14]_clock_0, , , , , , VCC, MC6_q[14]_write_address, MC6_q[14]_read_address);


--MC41_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14]
MC41_q[14]_data_in = ~GND;
MC41_q[14]_write_enable = WD2_i1250;
MC41_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[14]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[14]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[14] = MEMORY_SEGMENT(MC41_q[14]_data_in, MC41_q[14]_write_enable, MC41_q[14]_clock_0, , , , , , VCC, MC41_q[14]_write_address, MC41_q[14]_read_address);


--RD1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1014
--operation mode is normal

RD1L431 = MC6_q[14] & (MC41_q[14] # RD1_AnB) # !MC6_q[14] & MC41_q[14] & !RD1_AnB;


--MC4_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6]
MC4_q[6]_data_in = GE1_ram_data_in[6];
MC4_q[6]_write_enable = GE1_ram_we2;
MC4_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[6]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[6] = MEMORY_SEGMENT(MC4_q[6]_data_in, MC4_q[6]_write_enable, MC4_q[6]_clock_0, , , , , , VCC, MC4_q[6]_write_address, MC4_q[6]_read_address);


--MC21_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6]
MC21_q[6]_data_in = GE2_ram_data_in[6];
MC21_q[6]_write_enable = GE2_ram_we2;
MC21_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[6]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[6] = MEMORY_SEGMENT(MC21_q[6]_data_in, MC21_q[6]_write_enable, MC21_q[6]_clock_0, , , , , , VCC, MC21_q[6]_write_address, MC21_q[6]_read_address);


--RD1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1015
--operation mode is normal

RD1L531 = RD1_AnB & MC4_q[6] # !RD1_AnB & MC21_q[6] # !RD1L634Q;


--RD1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1016
--operation mode is normal

RD1L631 = !RD1L324Q & (RD1L424Q & RD1L431 # !RD1L424Q & RD1L531);


--MC8_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14]
MC8_q[14]_data_in = ~GND;
MC8_q[14]_write_enable = WD1_i1271;
MC8_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[14]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[14]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[14] = MEMORY_SEGMENT(MC8_q[14]_data_in, MC8_q[14]_write_enable, MC8_q[14]_clock_0, , , , , , VCC, MC8_q[14]_write_address, MC8_q[14]_read_address);


--MC61_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14]
MC61_q[14]_data_in = ~GND;
MC61_q[14]_write_enable = WD2_i1271;
MC61_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[14]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[14]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[14] = MEMORY_SEGMENT(MC61_q[14]_data_in, MC61_q[14]_write_enable, MC61_q[14]_clock_0, , , , , , VCC, MC61_q[14]_write_address, MC61_q[14]_read_address);


--RD1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1017
--operation mode is normal

RD1L731 = RD1L324Q & (RD1_AnB & MC8_q[14] # !RD1_AnB & MC61_q[14]);


--RD1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1018
--operation mode is normal

RD1L831 = RD1L224Q & RD1L331 # !RD1L224Q & (RD1L631 # RD1L731);


--PD1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1607
--operation mode is normal

PD1L38 = !RD1L914Q & (PD1L28 # PD1L69 & RD1L831);


--WD1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14]
--operation mode is normal

WD1_header_1.timestamp[14]_lut_out = XD1_HEADER_data.timestamp[14]~reg0;
WD1_header_1.timestamp[14] = DFFE(WD1_header_1.timestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14]
--operation mode is normal

WD1_header_0.timestamp[14]_lut_out = XD1_HEADER_data.timestamp[14]~reg0;
WD1_header_0.timestamp[14] = DFFE(WD1_header_0.timestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L062 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1040~7
--operation mode is normal

WD1L062 = WD1_header_1.timestamp[14] & (WD1_header_0.timestamp[14] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[14] & WD1_header_0.timestamp[14] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14]
--operation mode is normal

WD2_header_1.timestamp[14]_lut_out = XD2_HEADER_data.timestamp[14]~reg0;
WD2_header_1.timestamp[14] = DFFE(WD2_header_1.timestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14]
--operation mode is normal

WD2_header_0.timestamp[14]_lut_out = XD2_HEADER_data.timestamp[14]~reg0;
WD2_header_0.timestamp[14] = DFFE(WD2_header_0.timestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L952 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1040~7
--operation mode is normal

WD2L952 = WD2_header_1.timestamp[14] & (WD2_header_0.timestamp[14] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[14] & WD2_header_0.timestamp[14] & !WD2_rd_ptr[0];


--PD1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1608
--operation mode is normal

PD1L48 = RD1L914Q & (RD1_AnB & WD1L062 # !RD1_AnB & WD2L952);


--WD1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15]
--operation mode is normal

WD1_header_1.timestamp[15]_lut_out = XD1_HEADER_data.timestamp[15]~reg0;
WD1_header_1.timestamp[15] = DFFE(WD1_header_1.timestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15]
--operation mode is normal

WD1_header_0.timestamp[15]_lut_out = XD1_HEADER_data.timestamp[15]~reg0;
WD1_header_0.timestamp[15] = DFFE(WD1_header_0.timestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L952 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1039~7
--operation mode is normal

WD1L952 = WD1_header_1.timestamp[15] & (WD1_header_0.timestamp[15] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[15] & WD1_header_0.timestamp[15] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15]
--operation mode is normal

WD2_header_1.timestamp[15]_lut_out = XD2_HEADER_data.timestamp[15]~reg0;
WD2_header_1.timestamp[15] = DFFE(WD2_header_1.timestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15]
--operation mode is normal

WD2_header_0.timestamp[15]_lut_out = XD2_HEADER_data.timestamp[15]~reg0;
WD2_header_0.timestamp[15] = DFFE(WD2_header_0.timestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L852 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1039~7
--operation mode is normal

WD2L852 = WD2_header_1.timestamp[15] & (WD2_header_0.timestamp[15] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[15] & WD2_header_0.timestamp[15] & !WD2_rd_ptr[0];


--PD1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1607
--operation mode is normal

PD1L87 = WD1L952 & (WD2L852 # RD1_AnB) # !WD1L952 & WD2L852 & !RD1_AnB;


--WD1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31]
--operation mode is normal

WD1_header_1.timestamp[31]_lut_out = XD1_HEADER_data.timestamp[31]~reg0;
WD1_header_1.timestamp[31] = DFFE(WD1_header_1.timestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31]
--operation mode is normal

WD1_header_0.timestamp[31]_lut_out = XD1_HEADER_data.timestamp[31]~reg0;
WD1_header_0.timestamp[31] = DFFE(WD1_header_0.timestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L342 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1023~7
--operation mode is normal

WD1L342 = WD1_header_1.timestamp[31] & (WD1_header_0.timestamp[31] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[31] & WD1_header_0.timestamp[31] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31]
--operation mode is normal

WD2_header_1.timestamp[31]_lut_out = XD2_HEADER_data.timestamp[31]~reg0;
WD2_header_1.timestamp[31] = DFFE(WD2_header_1.timestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31]
--operation mode is normal

WD2_header_0.timestamp[31]_lut_out = XD2_HEADER_data.timestamp[31]~reg0;
WD2_header_0.timestamp[31] = DFFE(WD2_header_0.timestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L242 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1023~7
--operation mode is normal

WD2L242 = WD2_header_1.timestamp[31] & (WD2_header_0.timestamp[31] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[31] & WD2_header_0.timestamp[31] & !WD2_rd_ptr[0];


--PD1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1608
--operation mode is normal

PD1L97 = RD1L024Q & (RD1_AnB & WD1L342 # !RD1_AnB & WD2L242);


--PD1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1609
--operation mode is normal

PD1L08 = RD1L914Q & PD1L87 # !RD1L914Q & (PD1L18 # PD1L97);


--PD1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i313~893
--operation mode is normal

PD1L27 = RD1L124Q & !RD1L024Q;


--WD2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32]
--operation mode is normal

WD2_header_1.timestamp[32]_lut_out = XD2_HEADER_data.timestamp[32]~reg0;
WD2_header_1.timestamp[32] = DFFE(WD2_header_1.timestamp[32]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32]
--operation mode is normal

WD2_header_0.timestamp[32]_lut_out = XD2_HEADER_data.timestamp[32]~reg0;
WD2_header_0.timestamp[32] = DFFE(WD2_header_0.timestamp[32]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--PD1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i313~894
--operation mode is normal

PD1L37 = RD1L024Q & (WD2_rd_ptr[0] & WD2_header_1.timestamp[32] # !WD2_rd_ptr[0] & WD2_header_0.timestamp[32]);


--PD1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i313~895
--operation mode is normal

PD1L47 = RD1L914Q # !RD1_AnB & (PD1L27 # PD1L37);


--PD1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i313~896
--operation mode is normal

PD1L57 = !RD1L024Q & !RD1L224Q & !RD1L124Q;


--MC9_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0]
MC9_q[0]_data_in = QD1L1Q;
MC9_q[0]_write_enable = WD1L292;
MC9_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[0]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[0]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[0] = MEMORY_SEGMENT(MC9_q[0]_data_in, MC9_q[0]_write_enable, MC9_q[0]_clock_0, , , , , , VCC, MC9_q[0]_write_address, MC9_q[0]_read_address);


--MC71_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0]
MC71_q[0]_data_in = QD1L1Q;
MC71_q[0]_write_enable = WD2L192;
MC71_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[0]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[0]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[0] = MEMORY_SEGMENT(MC71_q[0]_data_in, MC71_q[0]_write_enable, MC71_q[0]_clock_0, , , , , , VCC, MC71_q[0]_write_address, MC71_q[0]_read_address);


--RD1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~459
--operation mode is normal

RD1L021 = RD1L324Q & (RD1_AnB & MC9_q[0] # !RD1_AnB & MC71_q[0]);


--MC7_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0]
MC7_q[0]_data_in = DE1L93;
MC7_q[0]_write_enable = WD1_i1252;
MC7_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[0]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[0]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[0] = MEMORY_SEGMENT(MC7_q[0]_data_in, MC7_q[0]_write_enable, MC7_q[0]_clock_0, , , , , , VCC, MC7_q[0]_write_address, MC7_q[0]_read_address);


--MC51_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0]
MC51_q[0]_data_in = DE2L93;
MC51_q[0]_write_enable = WD2_i1252;
MC51_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[0]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[0]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[0] = MEMORY_SEGMENT(MC51_q[0]_data_in, MC51_q[0]_write_enable, MC51_q[0]_clock_0, , , , , , VCC, MC51_q[0]_write_address, MC51_q[0]_read_address);


--RD1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~460
--operation mode is normal

RD1L121 = MC7_q[0] & (MC51_q[0] # RD1_AnB) # !MC7_q[0] & MC51_q[0] & !RD1_AnB;


--MC3_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0]
MC3_q[0]_data_in = GE1_ram_data_in[0];
MC3_q[0]_write_enable = GE1_ram_we1;
MC3_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[0]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[0] = MEMORY_SEGMENT(MC3_q[0]_data_in, MC3_q[0]_write_enable, MC3_q[0]_clock_0, , , , , , VCC, MC3_q[0]_write_address, MC3_q[0]_read_address);


--MC11_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0]
MC11_q[0]_data_in = GE2_ram_data_in[0];
MC11_q[0]_write_enable = GE2_ram_we1;
MC11_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[0]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[0] = MEMORY_SEGMENT(MC11_q[0]_data_in, MC11_q[0]_write_enable, MC11_q[0]_clock_0, , , , , , VCC, MC11_q[0]_write_address, MC11_q[0]_read_address);


--RD1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~461
--operation mode is normal

RD1L221 = RD1_AnB & MC3_q[0] # !RD1_AnB & MC11_q[0] # !RD1L634Q;


--RD1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~462
--operation mode is normal

RD1L321 = !RD1L324Q & (RD1L424Q & RD1L121 # !RD1L424Q & RD1L221);


--PD1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i313~897
--operation mode is normal

PD1L67 = PD1L47 # PD1L57 & (RD1L021 # RD1L321);


--WD1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32]
--operation mode is normal

WD1_header_1.timestamp[32]_lut_out = XD1_HEADER_data.timestamp[32]~reg0;
WD1_header_1.timestamp[32] = DFFE(WD1_header_1.timestamp[32]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32]
--operation mode is normal

WD1_header_0.timestamp[32]_lut_out = XD1_HEADER_data.timestamp[32]~reg0;
WD1_header_0.timestamp[32] = DFFE(WD1_header_0.timestamp[32]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L242 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1022~8
--operation mode is normal

WD1L242 = WD1_header_1.timestamp[32] & (WD1_header_0.timestamp[32] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[32] & WD1_header_0.timestamp[32] & !WD1_rd_ptr[0];


--PD1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i313~898
--operation mode is normal

PD1L77 = WD1L242 & RD1L024Q & RD1_AnB;


--WD1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33]
--operation mode is normal

WD1_header_1.timestamp[33]_lut_out = XD1_HEADER_data.timestamp[33]~reg0;
WD1_header_1.timestamp[33] = DFFE(WD1_header_1.timestamp[33]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33]
--operation mode is normal

WD1_header_0.timestamp[33]_lut_out = XD1_HEADER_data.timestamp[33]~reg0;
WD1_header_0.timestamp[33] = DFFE(WD1_header_0.timestamp[33]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L142 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1021~7
--operation mode is normal

WD1L142 = WD1_header_1.timestamp[33] & (WD1_header_0.timestamp[33] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[33] & WD1_header_0.timestamp[33] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33]
--operation mode is normal

WD2_header_1.timestamp[33]_lut_out = XD2_HEADER_data.timestamp[33]~reg0;
WD2_header_1.timestamp[33] = DFFE(WD2_header_1.timestamp[33]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33]
--operation mode is normal

WD2_header_0.timestamp[33]_lut_out = XD2_HEADER_data.timestamp[33]~reg0;
WD2_header_0.timestamp[33] = DFFE(WD2_header_0.timestamp[33]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L142 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1021~7
--operation mode is normal

WD2L142 = WD2_header_1.timestamp[33] & (WD2_header_0.timestamp[33] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[33] & WD2_header_0.timestamp[33] & !WD2_rd_ptr[0];


--RD1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1575~1146
--operation mode is normal

RD1L152 = WD1L142 & (WD2L142 # RD1_AnB) # !WD1L142 & WD2L142 & !RD1_AnB;


--WD1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail
--operation mode is normal

WD1_header_1.FADCavail_lut_out = !XD1_eventtype[0] & !XD1_eventtype[1] & !M1_DAQ_ctrl_local.DAQ_mode[1];
WD1_header_1.FADCavail = DFFE(WD1_header_1.FADCavail_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail
--operation mode is normal

WD1_header_0.FADCavail_lut_out = !XD1_eventtype[0] & !XD1_eventtype[1] & !M1_DAQ_ctrl_local.DAQ_mode[1];
WD1_header_0.FADCavail = DFFE(WD1_header_0.FADCavail_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L682 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1075~6
--operation mode is normal

WD1L682 = WD1_header_1.FADCavail & (WD1_header_0.FADCavail # WD1_rd_ptr[0]) # !WD1_header_1.FADCavail & WD1_header_0.FADCavail & !WD1_rd_ptr[0];


--WD2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail
--operation mode is normal

WD2_header_1.FADCavail_lut_out = !XD2_eventtype[0] & !XD2_eventtype[1] & !M1_DAQ_ctrl_local.DAQ_mode[1];
WD2_header_1.FADCavail = DFFE(WD2_header_1.FADCavail_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail
--operation mode is normal

WD2_header_0.FADCavail_lut_out = !XD2_eventtype[0] & !XD2_eventtype[1] & !M1_DAQ_ctrl_local.DAQ_mode[1];
WD2_header_0.FADCavail = DFFE(WD2_header_0.FADCavail_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L582 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1075~6
--operation mode is normal

WD2L582 = WD2_header_1.FADCavail & (WD2_header_0.FADCavail # WD2_rd_ptr[0]) # !WD2_header_1.FADCavail & WD2_header_0.FADCavail & !WD2_rd_ptr[0];


--RD1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1575~1147
--operation mode is normal

RD1L252 = RD1L124Q & (RD1_AnB & WD1L682 # !RD1_AnB & WD2L582);


--RD1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1575~1148
--operation mode is normal

RD1L352 = !RD1L224Q & !RD1L124Q;


--MC9_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1]
MC9_q[1]_data_in = QD1L2Q;
MC9_q[1]_write_enable = WD1L292;
MC9_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[1]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[1]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[1] = MEMORY_SEGMENT(MC9_q[1]_data_in, MC9_q[1]_write_enable, MC9_q[1]_clock_0, , , , , , VCC, MC9_q[1]_write_address, MC9_q[1]_read_address);


--MC71_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1]
MC71_q[1]_data_in = QD1L2Q;
MC71_q[1]_write_enable = WD2L192;
MC71_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[1]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[1]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[1] = MEMORY_SEGMENT(MC71_q[1]_data_in, MC71_q[1]_write_enable, MC71_q[1]_clock_0, , , , , , VCC, MC71_q[1]_write_address, MC71_q[1]_read_address);


--RD1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~450
--operation mode is normal

RD1L611 = RD1L324Q & (RD1_AnB & MC9_q[1] # !RD1_AnB & MC71_q[1]);


--MC7_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1]
MC7_q[1]_data_in = DE1L04;
MC7_q[1]_write_enable = WD1_i1252;
MC7_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[1]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[1]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[1] = MEMORY_SEGMENT(MC7_q[1]_data_in, MC7_q[1]_write_enable, MC7_q[1]_clock_0, , , , , , VCC, MC7_q[1]_write_address, MC7_q[1]_read_address);


--MC51_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1]
MC51_q[1]_data_in = DE2L04;
MC51_q[1]_write_enable = WD2_i1252;
MC51_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[1]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[1]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[1] = MEMORY_SEGMENT(MC51_q[1]_data_in, MC51_q[1]_write_enable, MC51_q[1]_clock_0, , , , , , VCC, MC51_q[1]_write_address, MC51_q[1]_read_address);


--RD1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~451
--operation mode is normal

RD1L711 = MC7_q[1] & (MC51_q[1] # RD1_AnB) # !MC7_q[1] & MC51_q[1] & !RD1_AnB;


--MC3_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1]
MC3_q[1]_data_in = GE1_ram_data_in[1];
MC3_q[1]_write_enable = GE1_ram_we1;
MC3_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[1]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[1] = MEMORY_SEGMENT(MC3_q[1]_data_in, MC3_q[1]_write_enable, MC3_q[1]_clock_0, , , , , , VCC, MC3_q[1]_write_address, MC3_q[1]_read_address);


--MC11_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1]
MC11_q[1]_data_in = GE2_ram_data_in[1];
MC11_q[1]_write_enable = GE2_ram_we1;
MC11_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[1]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[1] = MEMORY_SEGMENT(MC11_q[1]_data_in, MC11_q[1]_write_enable, MC11_q[1]_clock_0, , , , , , VCC, MC11_q[1]_write_address, MC11_q[1]_read_address);


--RD1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~452
--operation mode is normal

RD1L811 = RD1_AnB & MC3_q[1] # !RD1_AnB & MC11_q[1] # !RD1L634Q;


--RD1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~453
--operation mode is normal

RD1L911 = !RD1L324Q & (RD1L424Q & RD1L711 # !RD1L424Q & RD1L811);


--RD1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1575~1149
--operation mode is normal

RD1L452 = RD1L252 # RD1L352 & (RD1L611 # RD1L911);


--RD1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1575~1150
--operation mode is normal

RD1L552 = RD1L152 & (RD1L452 # RD1L024Q) # !RD1L152 & RD1L452 & !RD1L024Q;


--WD1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34]
--operation mode is normal

WD1_header_1.timestamp[34]_lut_out = XD1_HEADER_data.timestamp[34]~reg0;
WD1_header_1.timestamp[34] = DFFE(WD1_header_1.timestamp[34]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34]
--operation mode is normal

WD1_header_0.timestamp[34]_lut_out = XD1_HEADER_data.timestamp[34]~reg0;
WD1_header_0.timestamp[34] = DFFE(WD1_header_0.timestamp[34]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L042 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1020~7
--operation mode is normal

WD1L042 = WD1_header_1.timestamp[34] & (WD1_header_0.timestamp[34] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[34] & WD1_header_0.timestamp[34] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34]
--operation mode is normal

WD2_header_1.timestamp[34]_lut_out = XD2_HEADER_data.timestamp[34]~reg0;
WD2_header_1.timestamp[34] = DFFE(WD2_header_1.timestamp[34]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34]
--operation mode is normal

WD2_header_0.timestamp[34]_lut_out = XD2_HEADER_data.timestamp[34]~reg0;
WD2_header_0.timestamp[34] = DFFE(WD2_header_0.timestamp[34]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L042 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1020~7
--operation mode is normal

WD2L042 = WD2_header_1.timestamp[34] & (WD2_header_0.timestamp[34] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[34] & WD2_header_0.timestamp[34] & !WD2_rd_ptr[0];


--PD1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1292
--operation mode is normal

PD1L76 = WD1L042 & (WD2L042 # RD1_AnB) # !WD1L042 & WD2L042 & !RD1_AnB;


--WD1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail
--operation mode is normal

WD1_header_1.ATWDavail_lut_out = XD1L76 & !XD1_eventtype[0] & !XD1_eventtype[1];
WD1_header_1.ATWDavail = DFFE(WD1_header_1.ATWDavail_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail
--operation mode is normal

WD1_header_0.ATWDavail_lut_out = XD1L76 & !XD1_eventtype[0] & !XD1_eventtype[1];
WD1_header_0.ATWDavail = DFFE(WD1_header_0.ATWDavail_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L582 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1074~6
--operation mode is normal

WD1L582 = WD1_header_1.ATWDavail & (WD1_header_0.ATWDavail # WD1_rd_ptr[0]) # !WD1_header_1.ATWDavail & WD1_header_0.ATWDavail & !WD1_rd_ptr[0];


--WD2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail
--operation mode is normal

WD2_header_1.ATWDavail_lut_out = XD1L76 & !XD2_eventtype[0] & !XD2_eventtype[1];
WD2_header_1.ATWDavail = DFFE(WD2_header_1.ATWDavail_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail
--operation mode is normal

WD2_header_0.ATWDavail_lut_out = XD1L76 & !XD2_eventtype[0] & !XD2_eventtype[1];
WD2_header_0.ATWDavail = DFFE(WD2_header_0.ATWDavail_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L482 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1074~6
--operation mode is normal

WD2L482 = WD2_header_1.ATWDavail & (WD2_header_0.ATWDavail # WD2_rd_ptr[0]) # !WD2_header_1.ATWDavail & WD2_header_0.ATWDavail & !WD2_rd_ptr[0];


--PD1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1293
--operation mode is normal

PD1L86 = RD1L124Q & (RD1_AnB & WD1L582 # !RD1_AnB & WD2L482);


--MC9_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2]
MC9_q[2]_data_in = QD1L3Q;
MC9_q[2]_write_enable = WD1L292;
MC9_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[2]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[2]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[2] = MEMORY_SEGMENT(MC9_q[2]_data_in, MC9_q[2]_write_enable, MC9_q[2]_clock_0, , , , , , VCC, MC9_q[2]_write_address, MC9_q[2]_read_address);


--MC71_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2]
MC71_q[2]_data_in = QD1L3Q;
MC71_q[2]_write_enable = WD2L192;
MC71_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[2]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[2]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[2] = MEMORY_SEGMENT(MC71_q[2]_data_in, MC71_q[2]_write_enable, MC71_q[2]_clock_0, , , , , , VCC, MC71_q[2]_write_address, MC71_q[2]_read_address);


--RD1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~450
--operation mode is normal

RD1L211 = RD1L324Q & (RD1_AnB & MC9_q[2] # !RD1_AnB & MC71_q[2]);


--MC7_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2]
MC7_q[2]_data_in = DE1L14;
MC7_q[2]_write_enable = WD1_i1252;
MC7_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[2]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[2]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[2] = MEMORY_SEGMENT(MC7_q[2]_data_in, MC7_q[2]_write_enable, MC7_q[2]_clock_0, , , , , , VCC, MC7_q[2]_write_address, MC7_q[2]_read_address);


--MC51_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2]
MC51_q[2]_data_in = DE2L14;
MC51_q[2]_write_enable = WD2_i1252;
MC51_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[2]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[2]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[2] = MEMORY_SEGMENT(MC51_q[2]_data_in, MC51_q[2]_write_enable, MC51_q[2]_clock_0, , , , , , VCC, MC51_q[2]_write_address, MC51_q[2]_read_address);


--RD1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~451
--operation mode is normal

RD1L311 = MC7_q[2] & (MC51_q[2] # RD1_AnB) # !MC7_q[2] & MC51_q[2] & !RD1_AnB;


--MC3_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2]
MC3_q[2]_data_in = GE1_ram_data_in[2];
MC3_q[2]_write_enable = GE1_ram_we1;
MC3_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[2]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[2] = MEMORY_SEGMENT(MC3_q[2]_data_in, MC3_q[2]_write_enable, MC3_q[2]_clock_0, , , , , , VCC, MC3_q[2]_write_address, MC3_q[2]_read_address);


--MC11_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2]
MC11_q[2]_data_in = GE2_ram_data_in[2];
MC11_q[2]_write_enable = GE2_ram_we1;
MC11_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[2]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[2] = MEMORY_SEGMENT(MC11_q[2]_data_in, MC11_q[2]_write_enable, MC11_q[2]_clock_0, , , , , , VCC, MC11_q[2]_write_address, MC11_q[2]_read_address);


--RD1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~452
--operation mode is normal

RD1L411 = RD1_AnB & MC3_q[2] # !RD1_AnB & MC11_q[2] # !RD1L634Q;


--RD1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~453
--operation mode is normal

RD1L511 = !RD1L324Q & (RD1L424Q & RD1L311 # !RD1L424Q & RD1L411);


--PD1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1294
--operation mode is normal

PD1L96 = PD1L86 # RD1L352 & (RD1L211 # RD1L511);


--PD1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1295
--operation mode is normal

PD1L07 = PD1L76 & (PD1L96 # RD1L024Q) # !PD1L76 & PD1L96 & !RD1L024Q;


--WD1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35]
--operation mode is normal

WD1_header_1.timestamp[35]_lut_out = XD1_HEADER_data.timestamp[35]~reg0;
WD1_header_1.timestamp[35] = DFFE(WD1_header_1.timestamp[35]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35]
--operation mode is normal

WD1_header_0.timestamp[35]_lut_out = XD1_HEADER_data.timestamp[35]~reg0;
WD1_header_0.timestamp[35] = DFFE(WD1_header_0.timestamp[35]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1019~7
--operation mode is normal

WD1L932 = WD1_header_1.timestamp[35] & (WD1_header_0.timestamp[35] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[35] & WD1_header_0.timestamp[35] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35]
--operation mode is normal

WD2_header_1.timestamp[35]_lut_out = XD2_HEADER_data.timestamp[35]~reg0;
WD2_header_1.timestamp[35] = DFFE(WD2_header_1.timestamp[35]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35]
--operation mode is normal

WD2_header_0.timestamp[35]_lut_out = XD2_HEADER_data.timestamp[35]~reg0;
WD2_header_0.timestamp[35] = DFFE(WD2_header_0.timestamp[35]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1019~7
--operation mode is normal

WD2L932 = WD2_header_1.timestamp[35] & (WD2_header_0.timestamp[35] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[35] & WD2_header_0.timestamp[35] & !WD2_rd_ptr[0];


--PD1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1288
--operation mode is normal

PD1L36 = WD1L932 & (WD2L932 # RD1_AnB) # !WD1L932 & WD2L932 & !RD1_AnB;


--WD1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0]
--operation mode is normal

WD1_header_1.ATWDsize[0]_lut_out = BE1L51Q;
WD1_header_1.ATWDsize[0] = DFFE(WD1_header_1.ATWDsize[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0]
--operation mode is normal

WD1_header_0.ATWDsize[0]_lut_out = BE1L51Q;
WD1_header_0.ATWDsize[0] = DFFE(WD1_header_0.ATWDsize[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L882 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1077~6
--operation mode is normal

WD1L882 = WD1_header_1.ATWDsize[0] & (WD1_header_0.ATWDsize[0] # WD1_rd_ptr[0]) # !WD1_header_1.ATWDsize[0] & WD1_header_0.ATWDsize[0] & !WD1_rd_ptr[0];


--WD2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0]
--operation mode is normal

WD2_header_1.ATWDsize[0]_lut_out = BE2L51Q;
WD2_header_1.ATWDsize[0] = DFFE(WD2_header_1.ATWDsize[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0]
--operation mode is normal

WD2_header_0.ATWDsize[0]_lut_out = BE2L51Q;
WD2_header_0.ATWDsize[0] = DFFE(WD2_header_0.ATWDsize[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L782 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1077~6
--operation mode is normal

WD2L782 = WD2_header_1.ATWDsize[0] & (WD2_header_0.ATWDsize[0] # WD2_rd_ptr[0]) # !WD2_header_1.ATWDsize[0] & WD2_header_0.ATWDsize[0] & !WD2_rd_ptr[0];


--PD1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1289
--operation mode is normal

PD1L46 = RD1L124Q & (RD1_AnB & WD1L882 # !RD1_AnB & WD2L782);


--MC9_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3]
MC9_q[3]_data_in = QD1L4Q;
MC9_q[3]_write_enable = WD1L292;
MC9_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[3]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[3]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[3] = MEMORY_SEGMENT(MC9_q[3]_data_in, MC9_q[3]_write_enable, MC9_q[3]_clock_0, , , , , , VCC, MC9_q[3]_write_address, MC9_q[3]_read_address);


--MC71_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3]
MC71_q[3]_data_in = QD1L4Q;
MC71_q[3]_write_enable = WD2L192;
MC71_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[3]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[3]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[3] = MEMORY_SEGMENT(MC71_q[3]_data_in, MC71_q[3]_write_enable, MC71_q[3]_clock_0, , , , , , VCC, MC71_q[3]_write_address, MC71_q[3]_read_address);


--RD1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~450
--operation mode is normal

RD1L801 = RD1L324Q & (RD1_AnB & MC9_q[3] # !RD1_AnB & MC71_q[3]);


--MC7_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3]
MC7_q[3]_data_in = DE1L24;
MC7_q[3]_write_enable = WD1_i1252;
MC7_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[3]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[3]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[3] = MEMORY_SEGMENT(MC7_q[3]_data_in, MC7_q[3]_write_enable, MC7_q[3]_clock_0, , , , , , VCC, MC7_q[3]_write_address, MC7_q[3]_read_address);


--MC51_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3]
MC51_q[3]_data_in = DE2L24;
MC51_q[3]_write_enable = WD2_i1252;
MC51_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[3]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[3]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[3] = MEMORY_SEGMENT(MC51_q[3]_data_in, MC51_q[3]_write_enable, MC51_q[3]_clock_0, , , , , , VCC, MC51_q[3]_write_address, MC51_q[3]_read_address);


--RD1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~451
--operation mode is normal

RD1L901 = MC7_q[3] & (MC51_q[3] # RD1_AnB) # !MC7_q[3] & MC51_q[3] & !RD1_AnB;


--MC3_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3]
MC3_q[3]_data_in = GE1_ram_data_in[3];
MC3_q[3]_write_enable = GE1_ram_we1;
MC3_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[3]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[3] = MEMORY_SEGMENT(MC3_q[3]_data_in, MC3_q[3]_write_enable, MC3_q[3]_clock_0, , , , , , VCC, MC3_q[3]_write_address, MC3_q[3]_read_address);


--MC11_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3]
MC11_q[3]_data_in = GE2_ram_data_in[3];
MC11_q[3]_write_enable = GE2_ram_we1;
MC11_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[3]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[3] = MEMORY_SEGMENT(MC11_q[3]_data_in, MC11_q[3]_write_enable, MC11_q[3]_clock_0, , , , , , VCC, MC11_q[3]_write_address, MC11_q[3]_read_address);


--RD1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~452
--operation mode is normal

RD1L011 = RD1_AnB & MC3_q[3] # !RD1_AnB & MC11_q[3] # !RD1L634Q;


--RD1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~453
--operation mode is normal

RD1L111 = !RD1L324Q & (RD1L424Q & RD1L901 # !RD1L424Q & RD1L011);


--PD1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1290
--operation mode is normal

PD1L56 = PD1L46 # RD1L352 & (RD1L801 # RD1L111);


--PD1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1291
--operation mode is normal

PD1L66 = PD1L36 & (PD1L56 # RD1L024Q) # !PD1L36 & PD1L56 & !RD1L024Q;


--WD1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36]
--operation mode is normal

WD1_header_1.timestamp[36]_lut_out = XD1_HEADER_data.timestamp[36]~reg0;
WD1_header_1.timestamp[36] = DFFE(WD1_header_1.timestamp[36]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36]
--operation mode is normal

WD1_header_0.timestamp[36]_lut_out = XD1_HEADER_data.timestamp[36]~reg0;
WD1_header_0.timestamp[36] = DFFE(WD1_header_0.timestamp[36]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L832 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1018~7
--operation mode is normal

WD1L832 = WD1_header_1.timestamp[36] & (WD1_header_0.timestamp[36] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[36] & WD1_header_0.timestamp[36] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36]
--operation mode is normal

WD2_header_1.timestamp[36]_lut_out = XD2_HEADER_data.timestamp[36]~reg0;
WD2_header_1.timestamp[36] = DFFE(WD2_header_1.timestamp[36]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36]
--operation mode is normal

WD2_header_0.timestamp[36]_lut_out = XD2_HEADER_data.timestamp[36]~reg0;
WD2_header_0.timestamp[36] = DFFE(WD2_header_0.timestamp[36]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L832 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1018~7
--operation mode is normal

WD2L832 = WD2_header_1.timestamp[36] & (WD2_header_0.timestamp[36] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[36] & WD2_header_0.timestamp[36] & !WD2_rd_ptr[0];


--PD1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1288
--operation mode is normal

PD1L95 = WD1L832 & (WD2L832 # RD1_AnB) # !WD1L832 & WD2L832 & !RD1_AnB;


--WD1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1]
--operation mode is normal

WD1_header_1.ATWDsize[1]_lut_out = BE1L61Q;
WD1_header_1.ATWDsize[1] = DFFE(WD1_header_1.ATWDsize[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1]
--operation mode is normal

WD1_header_0.ATWDsize[1]_lut_out = BE1L61Q;
WD1_header_0.ATWDsize[1] = DFFE(WD1_header_0.ATWDsize[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L782 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1076~6
--operation mode is normal

WD1L782 = WD1_header_1.ATWDsize[1] & (WD1_header_0.ATWDsize[1] # WD1_rd_ptr[0]) # !WD1_header_1.ATWDsize[1] & WD1_header_0.ATWDsize[1] & !WD1_rd_ptr[0];


--WD2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1]
--operation mode is normal

WD2_header_1.ATWDsize[1]_lut_out = BE2L61Q;
WD2_header_1.ATWDsize[1] = DFFE(WD2_header_1.ATWDsize[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1]
--operation mode is normal

WD2_header_0.ATWDsize[1]_lut_out = BE2L61Q;
WD2_header_0.ATWDsize[1] = DFFE(WD2_header_0.ATWDsize[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L682 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1076~6
--operation mode is normal

WD2L682 = WD2_header_1.ATWDsize[1] & (WD2_header_0.ATWDsize[1] # WD2_rd_ptr[0]) # !WD2_header_1.ATWDsize[1] & WD2_header_0.ATWDsize[1] & !WD2_rd_ptr[0];


--PD1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1289
--operation mode is normal

PD1L06 = RD1L124Q & (RD1_AnB & WD1L782 # !RD1_AnB & WD2L682);


--MC9_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4]
MC9_q[4]_data_in = QD1L5Q;
MC9_q[4]_write_enable = WD1L292;
MC9_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[4]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[4]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[4] = MEMORY_SEGMENT(MC9_q[4]_data_in, MC9_q[4]_write_enable, MC9_q[4]_clock_0, , , , , , VCC, MC9_q[4]_write_address, MC9_q[4]_read_address);


--MC71_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4]
MC71_q[4]_data_in = QD1L5Q;
MC71_q[4]_write_enable = WD2L192;
MC71_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[4]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[4]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[4] = MEMORY_SEGMENT(MC71_q[4]_data_in, MC71_q[4]_write_enable, MC71_q[4]_clock_0, , , , , , VCC, MC71_q[4]_write_address, MC71_q[4]_read_address);


--RD1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~450
--operation mode is normal

RD1L401 = RD1L324Q & (RD1_AnB & MC9_q[4] # !RD1_AnB & MC71_q[4]);


--MC7_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4]
MC7_q[4]_data_in = DE1L34;
MC7_q[4]_write_enable = WD1_i1252;
MC7_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[4]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[4]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[4] = MEMORY_SEGMENT(MC7_q[4]_data_in, MC7_q[4]_write_enable, MC7_q[4]_clock_0, , , , , , VCC, MC7_q[4]_write_address, MC7_q[4]_read_address);


--MC51_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4]
MC51_q[4]_data_in = DE2L34;
MC51_q[4]_write_enable = WD2_i1252;
MC51_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[4]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[4]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[4] = MEMORY_SEGMENT(MC51_q[4]_data_in, MC51_q[4]_write_enable, MC51_q[4]_clock_0, , , , , , VCC, MC51_q[4]_write_address, MC51_q[4]_read_address);


--RD1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~451
--operation mode is normal

RD1L501 = MC7_q[4] & (MC51_q[4] # RD1_AnB) # !MC7_q[4] & MC51_q[4] & !RD1_AnB;


--MC3_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4]
MC3_q[4]_data_in = GE1_ram_data_in[4];
MC3_q[4]_write_enable = GE1_ram_we1;
MC3_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[4]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[4] = MEMORY_SEGMENT(MC3_q[4]_data_in, MC3_q[4]_write_enable, MC3_q[4]_clock_0, , , , , , VCC, MC3_q[4]_write_address, MC3_q[4]_read_address);


--MC11_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4]
MC11_q[4]_data_in = GE2_ram_data_in[4];
MC11_q[4]_write_enable = GE2_ram_we1;
MC11_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[4]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[4] = MEMORY_SEGMENT(MC11_q[4]_data_in, MC11_q[4]_write_enable, MC11_q[4]_clock_0, , , , , , VCC, MC11_q[4]_write_address, MC11_q[4]_read_address);


--RD1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~452
--operation mode is normal

RD1L601 = RD1_AnB & MC3_q[4] # !RD1_AnB & MC11_q[4] # !RD1L634Q;


--RD1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~453
--operation mode is normal

RD1L701 = !RD1L324Q & (RD1L424Q & RD1L501 # !RD1L424Q & RD1L601);


--PD1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1290
--operation mode is normal

PD1L16 = PD1L06 # RD1L352 & (RD1L401 # RD1L701);


--PD1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1291
--operation mode is normal

PD1L26 = PD1L95 & (PD1L16 # RD1L024Q) # !PD1L95 & PD1L16 & !RD1L024Q;


--WD1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37]
--operation mode is normal

WD1_header_1.timestamp[37]_lut_out = XD1_HEADER_data.timestamp[37]~reg0;
WD1_header_1.timestamp[37] = DFFE(WD1_header_1.timestamp[37]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37]
--operation mode is normal

WD1_header_0.timestamp[37]_lut_out = XD1_HEADER_data.timestamp[37]~reg0;
WD1_header_0.timestamp[37] = DFFE(WD1_header_0.timestamp[37]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L732 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1017~7
--operation mode is normal

WD1L732 = WD1_header_1.timestamp[37] & (WD1_header_0.timestamp[37] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[37] & WD1_header_0.timestamp[37] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37]
--operation mode is normal

WD2_header_1.timestamp[37]_lut_out = XD2_HEADER_data.timestamp[37]~reg0;
WD2_header_1.timestamp[37] = DFFE(WD2_header_1.timestamp[37]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37]
--operation mode is normal

WD2_header_0.timestamp[37]_lut_out = XD2_HEADER_data.timestamp[37]~reg0;
WD2_header_0.timestamp[37] = DFFE(WD2_header_0.timestamp[37]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L732 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1017~7
--operation mode is normal

WD2L732 = WD2_header_1.timestamp[37] & (WD2_header_0.timestamp[37] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[37] & WD2_header_0.timestamp[37] & !WD2_rd_ptr[0];


--PD1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i303~812
--operation mode is normal

PD1L75 = RD1L024Q & (RD1_AnB & WD1L732 # !RD1_AnB & WD2L732);


--MC9_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5]
MC9_q[5]_data_in = QD1L6Q;
MC9_q[5]_write_enable = WD1L292;
MC9_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[5]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[5]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[5] = MEMORY_SEGMENT(MC9_q[5]_data_in, MC9_q[5]_write_enable, MC9_q[5]_clock_0, , , , , , VCC, MC9_q[5]_write_address, MC9_q[5]_read_address);


--MC71_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5]
MC71_q[5]_data_in = QD1L6Q;
MC71_q[5]_write_enable = WD2L192;
MC71_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[5]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[5]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[5] = MEMORY_SEGMENT(MC71_q[5]_data_in, MC71_q[5]_write_enable, MC71_q[5]_clock_0, , , , , , VCC, MC71_q[5]_write_address, MC71_q[5]_read_address);


--RD1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~450
--operation mode is normal

RD1L001 = RD1L324Q & (RD1_AnB & MC9_q[5] # !RD1_AnB & MC71_q[5]);


--MC7_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5]
MC7_q[5]_data_in = DE1L44;
MC7_q[5]_write_enable = WD1_i1252;
MC7_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[5]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[5]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[5] = MEMORY_SEGMENT(MC7_q[5]_data_in, MC7_q[5]_write_enable, MC7_q[5]_clock_0, , , , , , VCC, MC7_q[5]_write_address, MC7_q[5]_read_address);


--MC51_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5]
MC51_q[5]_data_in = DE2L44;
MC51_q[5]_write_enable = WD2_i1252;
MC51_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[5]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[5]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[5] = MEMORY_SEGMENT(MC51_q[5]_data_in, MC51_q[5]_write_enable, MC51_q[5]_clock_0, , , , , , VCC, MC51_q[5]_write_address, MC51_q[5]_read_address);


--RD1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~451
--operation mode is normal

RD1L101 = MC7_q[5] & (MC51_q[5] # RD1_AnB) # !MC7_q[5] & MC51_q[5] & !RD1_AnB;


--MC3_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5]
MC3_q[5]_data_in = GE1_ram_data_in[5];
MC3_q[5]_write_enable = GE1_ram_we1;
MC3_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[5]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[5] = MEMORY_SEGMENT(MC3_q[5]_data_in, MC3_q[5]_write_enable, MC3_q[5]_clock_0, , , , , , VCC, MC3_q[5]_write_address, MC3_q[5]_read_address);


--MC11_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5]
MC11_q[5]_data_in = GE2_ram_data_in[5];
MC11_q[5]_write_enable = GE2_ram_we1;
MC11_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[5]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[5] = MEMORY_SEGMENT(MC11_q[5]_data_in, MC11_q[5]_write_enable, MC11_q[5]_clock_0, , , , , , VCC, MC11_q[5]_write_address, MC11_q[5]_read_address);


--RD1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~452
--operation mode is normal

RD1L201 = RD1_AnB & MC3_q[5] # !RD1_AnB & MC11_q[5] # !RD1L634Q;


--RD1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~453
--operation mode is normal

RD1L301 = !RD1L324Q & (RD1L424Q & RD1L101 # !RD1L424Q & RD1L201);


--PD1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i303~813
--operation mode is normal

PD1L85 = PD1L75 # PD1L57 & (RD1L001 # RD1L301);


--WD1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38]
--operation mode is normal

WD1_header_1.timestamp[38]_lut_out = XD1_HEADER_data.timestamp[38]~reg0;
WD1_header_1.timestamp[38] = DFFE(WD1_header_1.timestamp[38]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38]
--operation mode is normal

WD1_header_0.timestamp[38]_lut_out = XD1_HEADER_data.timestamp[38]~reg0;
WD1_header_0.timestamp[38] = DFFE(WD1_header_0.timestamp[38]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L632 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1016~7
--operation mode is normal

WD1L632 = WD1_header_1.timestamp[38] & (WD1_header_0.timestamp[38] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[38] & WD1_header_0.timestamp[38] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38]
--operation mode is normal

WD2_header_1.timestamp[38]_lut_out = XD2_HEADER_data.timestamp[38]~reg0;
WD2_header_1.timestamp[38] = DFFE(WD2_header_1.timestamp[38]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38]
--operation mode is normal

WD2_header_0.timestamp[38]_lut_out = XD2_HEADER_data.timestamp[38]~reg0;
WD2_header_0.timestamp[38] = DFFE(WD2_header_0.timestamp[38]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L632 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1016~7
--operation mode is normal

WD2L632 = WD2_header_1.timestamp[38] & (WD2_header_0.timestamp[38] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[38] & WD2_header_0.timestamp[38] & !WD2_rd_ptr[0];


--PD1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i301~811
--operation mode is normal

PD1L55 = RD1L024Q & (RD1_AnB & WD1L632 # !RD1_AnB & WD2L632);


--MC9_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6]
MC9_q[6]_data_in = QD1L7Q;
MC9_q[6]_write_enable = WD1L292;
MC9_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[6]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[6]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[6] = MEMORY_SEGMENT(MC9_q[6]_data_in, MC9_q[6]_write_enable, MC9_q[6]_clock_0, , , , , , VCC, MC9_q[6]_write_address, MC9_q[6]_read_address);


--MC71_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6]
MC71_q[6]_data_in = QD1L7Q;
MC71_q[6]_write_enable = WD2L192;
MC71_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[6]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[6]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[6] = MEMORY_SEGMENT(MC71_q[6]_data_in, MC71_q[6]_write_enable, MC71_q[6]_clock_0, , , , , , VCC, MC71_q[6]_write_address, MC71_q[6]_read_address);


--RD1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~450
--operation mode is normal

RD1L69 = RD1L324Q & (RD1_AnB & MC9_q[6] # !RD1_AnB & MC71_q[6]);


--MC7_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6]
MC7_q[6]_data_in = DE1L54;
MC7_q[6]_write_enable = WD1_i1252;
MC7_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[6]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[6]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[6] = MEMORY_SEGMENT(MC7_q[6]_data_in, MC7_q[6]_write_enable, MC7_q[6]_clock_0, , , , , , VCC, MC7_q[6]_write_address, MC7_q[6]_read_address);


--MC51_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6]
MC51_q[6]_data_in = DE2L54;
MC51_q[6]_write_enable = WD2_i1252;
MC51_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[6]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[6]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[6] = MEMORY_SEGMENT(MC51_q[6]_data_in, MC51_q[6]_write_enable, MC51_q[6]_clock_0, , , , , , VCC, MC51_q[6]_write_address, MC51_q[6]_read_address);


--RD1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~451
--operation mode is normal

RD1L79 = MC7_q[6] & (MC51_q[6] # RD1_AnB) # !MC7_q[6] & MC51_q[6] & !RD1_AnB;


--MC3_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6]
MC3_q[6]_data_in = GE1_ram_data_in[6];
MC3_q[6]_write_enable = GE1_ram_we1;
MC3_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[6]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[6] = MEMORY_SEGMENT(MC3_q[6]_data_in, MC3_q[6]_write_enable, MC3_q[6]_clock_0, , , , , , VCC, MC3_q[6]_write_address, MC3_q[6]_read_address);


--MC11_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6]
MC11_q[6]_data_in = GE2_ram_data_in[6];
MC11_q[6]_write_enable = GE2_ram_we1;
MC11_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[6]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[6] = MEMORY_SEGMENT(MC11_q[6]_data_in, MC11_q[6]_write_enable, MC11_q[6]_clock_0, , , , , , VCC, MC11_q[6]_write_address, MC11_q[6]_read_address);


--RD1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~452
--operation mode is normal

RD1L89 = RD1_AnB & MC3_q[6] # !RD1_AnB & MC11_q[6] # !RD1L634Q;


--RD1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~453
--operation mode is normal

RD1L99 = !RD1L324Q & (RD1L424Q & RD1L79 # !RD1L424Q & RD1L89);


--PD1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i301~812
--operation mode is normal

PD1L65 = PD1L55 # PD1L57 & (RD1L69 # RD1L99);


--WD1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39]
--operation mode is normal

WD1_header_1.timestamp[39]_lut_out = XD1_HEADER_data.timestamp[39]~reg0;
WD1_header_1.timestamp[39] = DFFE(WD1_header_1.timestamp[39]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39]
--operation mode is normal

WD1_header_0.timestamp[39]_lut_out = XD1_HEADER_data.timestamp[39]~reg0;
WD1_header_0.timestamp[39] = DFFE(WD1_header_0.timestamp[39]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L532 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1015~7
--operation mode is normal

WD1L532 = WD1_header_1.timestamp[39] & (WD1_header_0.timestamp[39] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[39] & WD1_header_0.timestamp[39] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39]
--operation mode is normal

WD2_header_1.timestamp[39]_lut_out = XD2_HEADER_data.timestamp[39]~reg0;
WD2_header_1.timestamp[39] = DFFE(WD2_header_1.timestamp[39]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39]
--operation mode is normal

WD2_header_0.timestamp[39]_lut_out = XD2_HEADER_data.timestamp[39]~reg0;
WD2_header_0.timestamp[39] = DFFE(WD2_header_0.timestamp[39]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L532 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1015~7
--operation mode is normal

WD2L532 = WD2_header_1.timestamp[39] & (WD2_header_0.timestamp[39] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[39] & WD2_header_0.timestamp[39] & !WD2_rd_ptr[0];


--PD1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i299~807
--operation mode is normal

PD1L35 = RD1L024Q & (RD1_AnB & WD1L532 # !RD1_AnB & WD2L532);


--MC9_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7]
MC9_q[7]_data_in = QD1L8Q;
MC9_q[7]_write_enable = WD1L292;
MC9_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[7]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[7]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[7] = MEMORY_SEGMENT(MC9_q[7]_data_in, MC9_q[7]_write_enable, MC9_q[7]_clock_0, , , , , , VCC, MC9_q[7]_write_address, MC9_q[7]_read_address);


--MC71_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7]
MC71_q[7]_data_in = QD1L8Q;
MC71_q[7]_write_enable = WD2L192;
MC71_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[7]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[7]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[7] = MEMORY_SEGMENT(MC71_q[7]_data_in, MC71_q[7]_write_enable, MC71_q[7]_clock_0, , , , , , VCC, MC71_q[7]_write_address, MC71_q[7]_read_address);


--RD1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~450
--operation mode is normal

RD1L29 = RD1L324Q & (RD1_AnB & MC9_q[7] # !RD1_AnB & MC71_q[7]);


--MC7_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7]
MC7_q[7]_data_in = DE1L64;
MC7_q[7]_write_enable = WD1_i1252;
MC7_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[7]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[7]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[7] = MEMORY_SEGMENT(MC7_q[7]_data_in, MC7_q[7]_write_enable, MC7_q[7]_clock_0, , , , , , VCC, MC7_q[7]_write_address, MC7_q[7]_read_address);


--MC51_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7]
MC51_q[7]_data_in = DE2L64;
MC51_q[7]_write_enable = WD2_i1252;
MC51_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[7]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[7]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[7] = MEMORY_SEGMENT(MC51_q[7]_data_in, MC51_q[7]_write_enable, MC51_q[7]_clock_0, , , , , , VCC, MC51_q[7]_write_address, MC51_q[7]_read_address);


--RD1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~451
--operation mode is normal

RD1L39 = MC7_q[7] & (MC51_q[7] # RD1_AnB) # !MC7_q[7] & MC51_q[7] & !RD1_AnB;


--MC3_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7]
MC3_q[7]_data_in = GE1_ram_data_in[7];
MC3_q[7]_write_enable = GE1_ram_we1;
MC3_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC3_q[7]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC3_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC3_q[7] = MEMORY_SEGMENT(MC3_q[7]_data_in, MC3_q[7]_write_enable, MC3_q[7]_clock_0, , , , , , VCC, MC3_q[7]_write_address, MC3_q[7]_read_address);


--MC11_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7]
MC11_q[7]_data_in = GE2_ram_data_in[7];
MC11_q[7]_write_enable = GE2_ram_we1;
MC11_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC11_q[7]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC11_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC11_q[7] = MEMORY_SEGMENT(MC11_q[7]_data_in, MC11_q[7]_write_enable, MC11_q[7]_clock_0, , , , , , VCC, MC11_q[7]_write_address, MC11_q[7]_read_address);


--RD1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~452
--operation mode is normal

RD1L49 = RD1_AnB & MC3_q[7] # !RD1_AnB & MC11_q[7] # !RD1L634Q;


--RD1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~453
--operation mode is normal

RD1L59 = !RD1L324Q & (RD1L424Q & RD1L39 # !RD1L424Q & RD1L49);


--PD1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i299~808
--operation mode is normal

PD1L45 = PD1L35 # PD1L57 & (RD1L29 # RD1L59);


--WD1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40]
--operation mode is normal

WD1_header_1.timestamp[40]_lut_out = XD1_HEADER_data.timestamp[40]~reg0;
WD1_header_1.timestamp[40] = DFFE(WD1_header_1.timestamp[40]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40]
--operation mode is normal

WD1_header_0.timestamp[40]_lut_out = XD1_HEADER_data.timestamp[40]~reg0;
WD1_header_0.timestamp[40] = DFFE(WD1_header_0.timestamp[40]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L432 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1014~7
--operation mode is normal

WD1L432 = WD1_header_1.timestamp[40] & (WD1_header_0.timestamp[40] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[40] & WD1_header_0.timestamp[40] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40]
--operation mode is normal

WD2_header_1.timestamp[40]_lut_out = XD2_HEADER_data.timestamp[40]~reg0;
WD2_header_1.timestamp[40] = DFFE(WD2_header_1.timestamp[40]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40]
--operation mode is normal

WD2_header_0.timestamp[40]_lut_out = XD2_HEADER_data.timestamp[40]~reg0;
WD2_header_0.timestamp[40] = DFFE(WD2_header_0.timestamp[40]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L432 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1014~7
--operation mode is normal

WD2L432 = WD2_header_1.timestamp[40] & (WD2_header_0.timestamp[40] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[40] & WD2_header_0.timestamp[40] & !WD2_rd_ptr[0];


--PD1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i297~807
--operation mode is normal

PD1L15 = RD1L024Q & (RD1_AnB & WD1L432 # !RD1_AnB & WD2L432);


--MC9_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8]
MC9_q[8]_data_in = QD1L9Q;
MC9_q[8]_write_enable = WD1L292;
MC9_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[8]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[8]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[8] = MEMORY_SEGMENT(MC9_q[8]_data_in, MC9_q[8]_write_enable, MC9_q[8]_clock_0, , , , , , VCC, MC9_q[8]_write_address, MC9_q[8]_read_address);


--MC71_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8]
MC71_q[8]_data_in = QD1L9Q;
MC71_q[8]_write_enable = WD2L192;
MC71_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[8]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[8]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[8] = MEMORY_SEGMENT(MC71_q[8]_data_in, MC71_q[8]_write_enable, MC71_q[8]_clock_0, , , , , , VCC, MC71_q[8]_write_address, MC71_q[8]_read_address);


--RD1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~450
--operation mode is normal

RD1L88 = RD1L324Q & (RD1_AnB & MC9_q[8] # !RD1_AnB & MC71_q[8]);


--MC7_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8]
MC7_q[8]_data_in = DE1L74;
MC7_q[8]_write_enable = WD1_i1252;
MC7_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[8]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[8]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[8] = MEMORY_SEGMENT(MC7_q[8]_data_in, MC7_q[8]_write_enable, MC7_q[8]_clock_0, , , , , , VCC, MC7_q[8]_write_address, MC7_q[8]_read_address);


--MC51_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8]
MC51_q[8]_data_in = DE2L74;
MC51_q[8]_write_enable = WD2_i1252;
MC51_q[8]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[8]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[8]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[8] = MEMORY_SEGMENT(MC51_q[8]_data_in, MC51_q[8]_write_enable, MC51_q[8]_clock_0, , , , , , VCC, MC51_q[8]_write_address, MC51_q[8]_read_address);


--RD1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~451
--operation mode is normal

RD1L98 = MC7_q[8] & (MC51_q[8] # RD1_AnB) # !MC7_q[8] & MC51_q[8] & !RD1_AnB;


--MC2_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0]
MC2_q[0]_data_in = GE1_ram_data_in[0];
MC2_q[0]_write_enable = GE1_ram_we0;
MC2_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[0]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[0] = MEMORY_SEGMENT(MC2_q[0]_data_in, MC2_q[0]_write_enable, MC2_q[0]_clock_0, , , , , , VCC, MC2_q[0]_write_address, MC2_q[0]_read_address);


--MC01_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0]
MC01_q[0]_data_in = GE2_ram_data_in[0];
MC01_q[0]_write_enable = GE2_ram_we0;
MC01_q[0]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[0]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[0]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[0] = MEMORY_SEGMENT(MC01_q[0]_data_in, MC01_q[0]_write_enable, MC01_q[0]_clock_0, , , , , , VCC, MC01_q[0]_write_address, MC01_q[0]_read_address);


--RD1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~452
--operation mode is normal

RD1L09 = RD1_AnB & MC2_q[0] # !RD1_AnB & MC01_q[0] # !RD1L634Q;


--RD1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~453
--operation mode is normal

RD1L19 = !RD1L324Q & (RD1L424Q & RD1L98 # !RD1L424Q & RD1L09);


--PD1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i297~808
--operation mode is normal

PD1L25 = PD1L15 # PD1L57 & (RD1L88 # RD1L19);


--WD1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41]
--operation mode is normal

WD1_header_1.timestamp[41]_lut_out = XD1_HEADER_data.timestamp[41]~reg0;
WD1_header_1.timestamp[41] = DFFE(WD1_header_1.timestamp[41]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41]
--operation mode is normal

WD1_header_0.timestamp[41]_lut_out = XD1_HEADER_data.timestamp[41]~reg0;
WD1_header_0.timestamp[41] = DFFE(WD1_header_0.timestamp[41]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L332 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1013~7
--operation mode is normal

WD1L332 = WD1_header_1.timestamp[41] & (WD1_header_0.timestamp[41] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[41] & WD1_header_0.timestamp[41] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41]
--operation mode is normal

WD2_header_1.timestamp[41]_lut_out = XD2_HEADER_data.timestamp[41]~reg0;
WD2_header_1.timestamp[41] = DFFE(WD2_header_1.timestamp[41]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41]
--operation mode is normal

WD2_header_0.timestamp[41]_lut_out = XD2_HEADER_data.timestamp[41]~reg0;
WD2_header_0.timestamp[41] = DFFE(WD2_header_0.timestamp[41]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L332 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1013~7
--operation mode is normal

WD2L332 = WD2_header_1.timestamp[41] & (WD2_header_0.timestamp[41] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[41] & WD2_header_0.timestamp[41] & !WD2_rd_ptr[0];


--PD1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i295~807
--operation mode is normal

PD1L94 = RD1L024Q & (RD1_AnB & WD1L332 # !RD1_AnB & WD2L332);


--MC9_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9]
MC9_q[9]_data_in = QD1L01Q;
MC9_q[9]_write_enable = WD1L292;
MC9_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[9]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[9]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[9] = MEMORY_SEGMENT(MC9_q[9]_data_in, MC9_q[9]_write_enable, MC9_q[9]_clock_0, , , , , , VCC, MC9_q[9]_write_address, MC9_q[9]_read_address);


--MC71_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9]
MC71_q[9]_data_in = QD1L01Q;
MC71_q[9]_write_enable = WD2L192;
MC71_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[9]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[9]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[9] = MEMORY_SEGMENT(MC71_q[9]_data_in, MC71_q[9]_write_enable, MC71_q[9]_clock_0, , , , , , VCC, MC71_q[9]_write_address, MC71_q[9]_read_address);


--RD1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~450
--operation mode is normal

RD1L48 = RD1L324Q & (RD1_AnB & MC9_q[9] # !RD1_AnB & MC71_q[9]);


--MC7_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9]
MC7_q[9]_data_in = DE1L84;
MC7_q[9]_write_enable = WD1_i1252;
MC7_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[9]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[9]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[9] = MEMORY_SEGMENT(MC7_q[9]_data_in, MC7_q[9]_write_enable, MC7_q[9]_clock_0, , , , , , VCC, MC7_q[9]_write_address, MC7_q[9]_read_address);


--MC51_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9]
MC51_q[9]_data_in = DE2L84;
MC51_q[9]_write_enable = WD2_i1252;
MC51_q[9]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[9]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[9]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[9] = MEMORY_SEGMENT(MC51_q[9]_data_in, MC51_q[9]_write_enable, MC51_q[9]_clock_0, , , , , , VCC, MC51_q[9]_write_address, MC51_q[9]_read_address);


--RD1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~451
--operation mode is normal

RD1L58 = MC7_q[9] & (MC51_q[9] # RD1_AnB) # !MC7_q[9] & MC51_q[9] & !RD1_AnB;


--MC2_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1]
MC2_q[1]_data_in = GE1_ram_data_in[1];
MC2_q[1]_write_enable = GE1_ram_we0;
MC2_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[1]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[1] = MEMORY_SEGMENT(MC2_q[1]_data_in, MC2_q[1]_write_enable, MC2_q[1]_clock_0, , , , , , VCC, MC2_q[1]_write_address, MC2_q[1]_read_address);


--MC01_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1]
MC01_q[1]_data_in = GE2_ram_data_in[1];
MC01_q[1]_write_enable = GE2_ram_we0;
MC01_q[1]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[1]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[1]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[1] = MEMORY_SEGMENT(MC01_q[1]_data_in, MC01_q[1]_write_enable, MC01_q[1]_clock_0, , , , , , VCC, MC01_q[1]_write_address, MC01_q[1]_read_address);


--RD1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~452
--operation mode is normal

RD1L68 = RD1_AnB & MC2_q[1] # !RD1_AnB & MC01_q[1] # !RD1L634Q;


--RD1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~453
--operation mode is normal

RD1L78 = !RD1L324Q & (RD1L424Q & RD1L58 # !RD1L424Q & RD1L68);


--PD1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i295~808
--operation mode is normal

PD1L05 = PD1L94 # PD1L57 & (RD1L48 # RD1L78);


--WD1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42]
--operation mode is normal

WD1_header_1.timestamp[42]_lut_out = XD1_HEADER_data.timestamp[42]~reg0;
WD1_header_1.timestamp[42] = DFFE(WD1_header_1.timestamp[42]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42]
--operation mode is normal

WD1_header_0.timestamp[42]_lut_out = XD1_HEADER_data.timestamp[42]~reg0;
WD1_header_0.timestamp[42] = DFFE(WD1_header_0.timestamp[42]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L232 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1012~7
--operation mode is normal

WD1L232 = WD1_header_1.timestamp[42] & (WD1_header_0.timestamp[42] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[42] & WD1_header_0.timestamp[42] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42]
--operation mode is normal

WD2_header_1.timestamp[42]_lut_out = XD2_HEADER_data.timestamp[42]~reg0;
WD2_header_1.timestamp[42] = DFFE(WD2_header_1.timestamp[42]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42]
--operation mode is normal

WD2_header_0.timestamp[42]_lut_out = XD2_HEADER_data.timestamp[42]~reg0;
WD2_header_0.timestamp[42] = DFFE(WD2_header_0.timestamp[42]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L232 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1012~7
--operation mode is normal

WD2L232 = WD2_header_1.timestamp[42] & (WD2_header_0.timestamp[42] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[42] & WD2_header_0.timestamp[42] & !WD2_rd_ptr[0];


--PD1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i293~807
--operation mode is normal

PD1L74 = RD1L024Q & (RD1_AnB & WD1L232 # !RD1_AnB & WD2L232);


--MC9_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10]
MC9_q[10]_data_in = QD1L11Q;
MC9_q[10]_write_enable = WD1L292;
MC9_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[10]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[10]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[10] = MEMORY_SEGMENT(MC9_q[10]_data_in, MC9_q[10]_write_enable, MC9_q[10]_clock_0, , , , , , VCC, MC9_q[10]_write_address, MC9_q[10]_read_address);


--MC71_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10]
MC71_q[10]_data_in = QD1L11Q;
MC71_q[10]_write_enable = WD2L192;
MC71_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[10]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[10]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[10] = MEMORY_SEGMENT(MC71_q[10]_data_in, MC71_q[10]_write_enable, MC71_q[10]_clock_0, , , , , , VCC, MC71_q[10]_write_address, MC71_q[10]_read_address);


--RD1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~450
--operation mode is normal

RD1L08 = RD1L324Q & (RD1_AnB & MC9_q[10] # !RD1_AnB & MC71_q[10]);


--MC7_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10]
MC7_q[10]_data_in = ~GND;
MC7_q[10]_write_enable = WD1_i1252;
MC7_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[10]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[10]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[10] = MEMORY_SEGMENT(MC7_q[10]_data_in, MC7_q[10]_write_enable, MC7_q[10]_clock_0, , , , , , VCC, MC7_q[10]_write_address, MC7_q[10]_read_address);


--MC51_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10]
MC51_q[10]_data_in = ~GND;
MC51_q[10]_write_enable = WD2_i1252;
MC51_q[10]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[10]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[10]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[10] = MEMORY_SEGMENT(MC51_q[10]_data_in, MC51_q[10]_write_enable, MC51_q[10]_clock_0, , , , , , VCC, MC51_q[10]_write_address, MC51_q[10]_read_address);


--RD1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~451
--operation mode is normal

RD1L18 = MC7_q[10] & (MC51_q[10] # RD1_AnB) # !MC7_q[10] & MC51_q[10] & !RD1_AnB;


--MC2_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2]
MC2_q[2]_data_in = GE1_ram_data_in[2];
MC2_q[2]_write_enable = GE1_ram_we0;
MC2_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[2]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[2] = MEMORY_SEGMENT(MC2_q[2]_data_in, MC2_q[2]_write_enable, MC2_q[2]_clock_0, , , , , , VCC, MC2_q[2]_write_address, MC2_q[2]_read_address);


--MC01_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2]
MC01_q[2]_data_in = GE2_ram_data_in[2];
MC01_q[2]_write_enable = GE2_ram_we0;
MC01_q[2]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[2]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[2]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[2] = MEMORY_SEGMENT(MC01_q[2]_data_in, MC01_q[2]_write_enable, MC01_q[2]_clock_0, , , , , , VCC, MC01_q[2]_write_address, MC01_q[2]_read_address);


--RD1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~452
--operation mode is normal

RD1L28 = RD1_AnB & MC2_q[2] # !RD1_AnB & MC01_q[2] # !RD1L634Q;


--RD1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~453
--operation mode is normal

RD1L38 = !RD1L324Q & (RD1L424Q & RD1L18 # !RD1L424Q & RD1L28);


--PD1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i293~808
--operation mode is normal

PD1L84 = PD1L74 # PD1L57 & (RD1L08 # RD1L38);


--WD1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43]
--operation mode is normal

WD1_header_1.timestamp[43]_lut_out = XD1_HEADER_data.timestamp[43]~reg0;
WD1_header_1.timestamp[43] = DFFE(WD1_header_1.timestamp[43]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43]
--operation mode is normal

WD1_header_0.timestamp[43]_lut_out = XD1_HEADER_data.timestamp[43]~reg0;
WD1_header_0.timestamp[43] = DFFE(WD1_header_0.timestamp[43]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L132 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1011~7
--operation mode is normal

WD1L132 = WD1_header_1.timestamp[43] & (WD1_header_0.timestamp[43] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[43] & WD1_header_0.timestamp[43] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43]
--operation mode is normal

WD2_header_1.timestamp[43]_lut_out = XD2_HEADER_data.timestamp[43]~reg0;
WD2_header_1.timestamp[43] = DFFE(WD2_header_1.timestamp[43]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43]
--operation mode is normal

WD2_header_0.timestamp[43]_lut_out = XD2_HEADER_data.timestamp[43]~reg0;
WD2_header_0.timestamp[43] = DFFE(WD2_header_0.timestamp[43]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L132 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1011~7
--operation mode is normal

WD2L132 = WD2_header_1.timestamp[43] & (WD2_header_0.timestamp[43] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[43] & WD2_header_0.timestamp[43] & !WD2_rd_ptr[0];


--PD1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i291~807
--operation mode is normal

PD1L54 = RD1L024Q & (RD1_AnB & WD1L132 # !RD1_AnB & WD2L132);


--MC9_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11]
MC9_q[11]_data_in = ~GND;
MC9_q[11]_write_enable = WD1L292;
MC9_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[11]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[11]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[11] = MEMORY_SEGMENT(MC9_q[11]_data_in, MC9_q[11]_write_enable, MC9_q[11]_clock_0, , , , , , VCC, MC9_q[11]_write_address, MC9_q[11]_read_address);


--MC71_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11]
MC71_q[11]_data_in = ~GND;
MC71_q[11]_write_enable = WD2L192;
MC71_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[11]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[11]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[11] = MEMORY_SEGMENT(MC71_q[11]_data_in, MC71_q[11]_write_enable, MC71_q[11]_clock_0, , , , , , VCC, MC71_q[11]_write_address, MC71_q[11]_read_address);


--RD1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~450
--operation mode is normal

RD1L67 = RD1L324Q & (RD1_AnB & MC9_q[11] # !RD1_AnB & MC71_q[11]);


--MC7_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11]
MC7_q[11]_data_in = ~GND;
MC7_q[11]_write_enable = WD1_i1252;
MC7_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[11]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[11]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[11] = MEMORY_SEGMENT(MC7_q[11]_data_in, MC7_q[11]_write_enable, MC7_q[11]_clock_0, , , , , , VCC, MC7_q[11]_write_address, MC7_q[11]_read_address);


--MC51_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11]
MC51_q[11]_data_in = ~GND;
MC51_q[11]_write_enable = WD2_i1252;
MC51_q[11]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[11]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[11]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[11] = MEMORY_SEGMENT(MC51_q[11]_data_in, MC51_q[11]_write_enable, MC51_q[11]_clock_0, , , , , , VCC, MC51_q[11]_write_address, MC51_q[11]_read_address);


--RD1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~451
--operation mode is normal

RD1L77 = MC7_q[11] & (MC51_q[11] # RD1_AnB) # !MC7_q[11] & MC51_q[11] & !RD1_AnB;


--MC2_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3]
MC2_q[3]_data_in = GE1_ram_data_in[3];
MC2_q[3]_write_enable = GE1_ram_we0;
MC2_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[3]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[3] = MEMORY_SEGMENT(MC2_q[3]_data_in, MC2_q[3]_write_enable, MC2_q[3]_clock_0, , , , , , VCC, MC2_q[3]_write_address, MC2_q[3]_read_address);


--MC01_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3]
MC01_q[3]_data_in = GE2_ram_data_in[3];
MC01_q[3]_write_enable = GE2_ram_we0;
MC01_q[3]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[3]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[3]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[3] = MEMORY_SEGMENT(MC01_q[3]_data_in, MC01_q[3]_write_enable, MC01_q[3]_clock_0, , , , , , VCC, MC01_q[3]_write_address, MC01_q[3]_read_address);


--RD1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~452
--operation mode is normal

RD1L87 = RD1_AnB & MC2_q[3] # !RD1_AnB & MC01_q[3] # !RD1L634Q;


--RD1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~453
--operation mode is normal

RD1L97 = !RD1L324Q & (RD1L424Q & RD1L77 # !RD1L424Q & RD1L87);


--PD1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i291~808
--operation mode is normal

PD1L64 = PD1L54 # PD1L57 & (RD1L67 # RD1L97);


--WD1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44]
--operation mode is normal

WD1_header_1.timestamp[44]_lut_out = XD1_HEADER_data.timestamp[44]~reg0;
WD1_header_1.timestamp[44] = DFFE(WD1_header_1.timestamp[44]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44]
--operation mode is normal

WD1_header_0.timestamp[44]_lut_out = XD1_HEADER_data.timestamp[44]~reg0;
WD1_header_0.timestamp[44] = DFFE(WD1_header_0.timestamp[44]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L032 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1010~7
--operation mode is normal

WD1L032 = WD1_header_1.timestamp[44] & (WD1_header_0.timestamp[44] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[44] & WD1_header_0.timestamp[44] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44]
--operation mode is normal

WD2_header_1.timestamp[44]_lut_out = XD2_HEADER_data.timestamp[44]~reg0;
WD2_header_1.timestamp[44] = DFFE(WD2_header_1.timestamp[44]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44]
--operation mode is normal

WD2_header_0.timestamp[44]_lut_out = XD2_HEADER_data.timestamp[44]~reg0;
WD2_header_0.timestamp[44] = DFFE(WD2_header_0.timestamp[44]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L032 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1010~7
--operation mode is normal

WD2L032 = WD2_header_1.timestamp[44] & (WD2_header_0.timestamp[44] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[44] & WD2_header_0.timestamp[44] & !WD2_rd_ptr[0];


--PD1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i289~807
--operation mode is normal

PD1L34 = RD1L024Q & (RD1_AnB & WD1L032 # !RD1_AnB & WD2L032);


--MC9_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12]
MC9_q[12]_data_in = ~GND;
MC9_q[12]_write_enable = WD1L292;
MC9_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[12]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[12]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[12] = MEMORY_SEGMENT(MC9_q[12]_data_in, MC9_q[12]_write_enable, MC9_q[12]_clock_0, , , , , , VCC, MC9_q[12]_write_address, MC9_q[12]_read_address);


--MC71_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12]
MC71_q[12]_data_in = ~GND;
MC71_q[12]_write_enable = WD2L192;
MC71_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[12]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[12]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[12] = MEMORY_SEGMENT(MC71_q[12]_data_in, MC71_q[12]_write_enable, MC71_q[12]_clock_0, , , , , , VCC, MC71_q[12]_write_address, MC71_q[12]_read_address);


--RD1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~450
--operation mode is normal

RD1L27 = RD1L324Q & (RD1_AnB & MC9_q[12] # !RD1_AnB & MC71_q[12]);


--MC7_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12]
MC7_q[12]_data_in = ~GND;
MC7_q[12]_write_enable = WD1_i1252;
MC7_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[12]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[12]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[12] = MEMORY_SEGMENT(MC7_q[12]_data_in, MC7_q[12]_write_enable, MC7_q[12]_clock_0, , , , , , VCC, MC7_q[12]_write_address, MC7_q[12]_read_address);


--MC51_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12]
MC51_q[12]_data_in = ~GND;
MC51_q[12]_write_enable = WD2_i1252;
MC51_q[12]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[12]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[12]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[12] = MEMORY_SEGMENT(MC51_q[12]_data_in, MC51_q[12]_write_enable, MC51_q[12]_clock_0, , , , , , VCC, MC51_q[12]_write_address, MC51_q[12]_read_address);


--RD1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~451
--operation mode is normal

RD1L37 = MC7_q[12] & (MC51_q[12] # RD1_AnB) # !MC7_q[12] & MC51_q[12] & !RD1_AnB;


--MC2_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4]
MC2_q[4]_data_in = GE1_ram_data_in[4];
MC2_q[4]_write_enable = GE1_ram_we0;
MC2_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[4]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[4] = MEMORY_SEGMENT(MC2_q[4]_data_in, MC2_q[4]_write_enable, MC2_q[4]_clock_0, , , , , , VCC, MC2_q[4]_write_address, MC2_q[4]_read_address);


--MC01_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4]
MC01_q[4]_data_in = GE2_ram_data_in[4];
MC01_q[4]_write_enable = GE2_ram_we0;
MC01_q[4]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[4]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[4]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[4] = MEMORY_SEGMENT(MC01_q[4]_data_in, MC01_q[4]_write_enable, MC01_q[4]_clock_0, , , , , , VCC, MC01_q[4]_write_address, MC01_q[4]_read_address);


--RD1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~452
--operation mode is normal

RD1L47 = RD1_AnB & MC2_q[4] # !RD1_AnB & MC01_q[4] # !RD1L634Q;


--RD1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~453
--operation mode is normal

RD1L57 = !RD1L324Q & (RD1L424Q & RD1L37 # !RD1L424Q & RD1L47);


--PD1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i289~808
--operation mode is normal

PD1L44 = PD1L34 # PD1L57 & (RD1L27 # RD1L57);


--WD1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45]
--operation mode is normal

WD1_header_1.timestamp[45]_lut_out = XD1_HEADER_data.timestamp[45]~reg0;
WD1_header_1.timestamp[45] = DFFE(WD1_header_1.timestamp[45]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45]
--operation mode is normal

WD1_header_0.timestamp[45]_lut_out = XD1_HEADER_data.timestamp[45]~reg0;
WD1_header_0.timestamp[45] = DFFE(WD1_header_0.timestamp[45]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L922 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1009~7
--operation mode is normal

WD1L922 = WD1_header_1.timestamp[45] & (WD1_header_0.timestamp[45] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[45] & WD1_header_0.timestamp[45] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45]
--operation mode is normal

WD2_header_1.timestamp[45]_lut_out = XD2_HEADER_data.timestamp[45]~reg0;
WD2_header_1.timestamp[45] = DFFE(WD2_header_1.timestamp[45]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45]
--operation mode is normal

WD2_header_0.timestamp[45]_lut_out = XD2_HEADER_data.timestamp[45]~reg0;
WD2_header_0.timestamp[45] = DFFE(WD2_header_0.timestamp[45]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L922 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1009~7
--operation mode is normal

WD2L922 = WD2_header_1.timestamp[45] & (WD2_header_0.timestamp[45] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[45] & WD2_header_0.timestamp[45] & !WD2_rd_ptr[0];


--PD1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i287~807
--operation mode is normal

PD1L14 = RD1L024Q & (RD1_AnB & WD1L922 # !RD1_AnB & WD2L922);


--MC9_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13]
MC9_q[13]_data_in = ~GND;
MC9_q[13]_write_enable = WD1L292;
MC9_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[13]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[13]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[13] = MEMORY_SEGMENT(MC9_q[13]_data_in, MC9_q[13]_write_enable, MC9_q[13]_clock_0, , , , , , VCC, MC9_q[13]_write_address, MC9_q[13]_read_address);


--MC71_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13]
MC71_q[13]_data_in = ~GND;
MC71_q[13]_write_enable = WD2L192;
MC71_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[13]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[13]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[13] = MEMORY_SEGMENT(MC71_q[13]_data_in, MC71_q[13]_write_enable, MC71_q[13]_clock_0, , , , , , VCC, MC71_q[13]_write_address, MC71_q[13]_read_address);


--RD1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~450
--operation mode is normal

RD1L86 = RD1L324Q & (RD1_AnB & MC9_q[13] # !RD1_AnB & MC71_q[13]);


--MC7_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13]
MC7_q[13]_data_in = ~GND;
MC7_q[13]_write_enable = WD1_i1252;
MC7_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[13]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[13]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[13] = MEMORY_SEGMENT(MC7_q[13]_data_in, MC7_q[13]_write_enable, MC7_q[13]_clock_0, , , , , , VCC, MC7_q[13]_write_address, MC7_q[13]_read_address);


--MC51_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13]
MC51_q[13]_data_in = ~GND;
MC51_q[13]_write_enable = WD2_i1252;
MC51_q[13]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[13]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[13]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[13] = MEMORY_SEGMENT(MC51_q[13]_data_in, MC51_q[13]_write_enable, MC51_q[13]_clock_0, , , , , , VCC, MC51_q[13]_write_address, MC51_q[13]_read_address);


--RD1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~451
--operation mode is normal

RD1L96 = MC7_q[13] & (MC51_q[13] # RD1_AnB) # !MC7_q[13] & MC51_q[13] & !RD1_AnB;


--MC2_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5]
MC2_q[5]_data_in = GE1_ram_data_in[5];
MC2_q[5]_write_enable = GE1_ram_we0;
MC2_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[5]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[5] = MEMORY_SEGMENT(MC2_q[5]_data_in, MC2_q[5]_write_enable, MC2_q[5]_clock_0, , , , , , VCC, MC2_q[5]_write_address, MC2_q[5]_read_address);


--MC01_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5]
MC01_q[5]_data_in = GE2_ram_data_in[5];
MC01_q[5]_write_enable = GE2_ram_we0;
MC01_q[5]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[5]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[5]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[5] = MEMORY_SEGMENT(MC01_q[5]_data_in, MC01_q[5]_write_enable, MC01_q[5]_clock_0, , , , , , VCC, MC01_q[5]_write_address, MC01_q[5]_read_address);


--RD1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~452
--operation mode is normal

RD1L07 = RD1_AnB & MC2_q[5] # !RD1_AnB & MC01_q[5] # !RD1L634Q;


--RD1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~453
--operation mode is normal

RD1L17 = !RD1L324Q & (RD1L424Q & RD1L96 # !RD1L424Q & RD1L07);


--PD1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i287~808
--operation mode is normal

PD1L24 = PD1L14 # PD1L57 & (RD1L86 # RD1L17);


--WD1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46]
--operation mode is normal

WD1_header_1.timestamp[46]_lut_out = XD1_HEADER_data.timestamp[46]~reg0;
WD1_header_1.timestamp[46] = DFFE(WD1_header_1.timestamp[46]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46]
--operation mode is normal

WD1_header_0.timestamp[46]_lut_out = XD1_HEADER_data.timestamp[46]~reg0;
WD1_header_0.timestamp[46] = DFFE(WD1_header_0.timestamp[46]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L822 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1008~7
--operation mode is normal

WD1L822 = WD1_header_1.timestamp[46] & (WD1_header_0.timestamp[46] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[46] & WD1_header_0.timestamp[46] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46]
--operation mode is normal

WD2_header_1.timestamp[46]_lut_out = XD2_HEADER_data.timestamp[46]~reg0;
WD2_header_1.timestamp[46] = DFFE(WD2_header_1.timestamp[46]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46]
--operation mode is normal

WD2_header_0.timestamp[46]_lut_out = XD2_HEADER_data.timestamp[46]~reg0;
WD2_header_0.timestamp[46] = DFFE(WD2_header_0.timestamp[46]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L822 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1008~7
--operation mode is normal

WD2L822 = WD2_header_1.timestamp[46] & (WD2_header_0.timestamp[46] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[46] & WD2_header_0.timestamp[46] & !WD2_rd_ptr[0];


--PD1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i285~807
--operation mode is normal

PD1L93 = RD1L024Q & (RD1_AnB & WD1L822 # !RD1_AnB & WD2L822);


--MC9_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14]
MC9_q[14]_data_in = ~GND;
MC9_q[14]_write_enable = WD1L292;
MC9_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[14]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[14]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[14] = MEMORY_SEGMENT(MC9_q[14]_data_in, MC9_q[14]_write_enable, MC9_q[14]_clock_0, , , , , , VCC, MC9_q[14]_write_address, MC9_q[14]_read_address);


--MC71_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14]
MC71_q[14]_data_in = ~GND;
MC71_q[14]_write_enable = WD2L192;
MC71_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[14]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[14]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[14] = MEMORY_SEGMENT(MC71_q[14]_data_in, MC71_q[14]_write_enable, MC71_q[14]_clock_0, , , , , , VCC, MC71_q[14]_write_address, MC71_q[14]_read_address);


--RD1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~450
--operation mode is normal

RD1L46 = RD1L324Q & (RD1_AnB & MC9_q[14] # !RD1_AnB & MC71_q[14]);


--MC7_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14]
MC7_q[14]_data_in = ~GND;
MC7_q[14]_write_enable = WD1_i1252;
MC7_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[14]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[14]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[14] = MEMORY_SEGMENT(MC7_q[14]_data_in, MC7_q[14]_write_enable, MC7_q[14]_clock_0, , , , , , VCC, MC7_q[14]_write_address, MC7_q[14]_read_address);


--MC51_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14]
MC51_q[14]_data_in = ~GND;
MC51_q[14]_write_enable = WD2_i1252;
MC51_q[14]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[14]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[14]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[14] = MEMORY_SEGMENT(MC51_q[14]_data_in, MC51_q[14]_write_enable, MC51_q[14]_clock_0, , , , , , VCC, MC51_q[14]_write_address, MC51_q[14]_read_address);


--RD1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~451
--operation mode is normal

RD1L56 = MC7_q[14] & (MC51_q[14] # RD1_AnB) # !MC7_q[14] & MC51_q[14] & !RD1_AnB;


--MC2_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6]
MC2_q[6]_data_in = GE1_ram_data_in[6];
MC2_q[6]_write_enable = GE1_ram_we0;
MC2_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[6]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[6] = MEMORY_SEGMENT(MC2_q[6]_data_in, MC2_q[6]_write_enable, MC2_q[6]_clock_0, , , , , , VCC, MC2_q[6]_write_address, MC2_q[6]_read_address);


--MC01_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6]
MC01_q[6]_data_in = GE2_ram_data_in[6];
MC01_q[6]_write_enable = GE2_ram_we0;
MC01_q[6]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[6]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[6]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[6] = MEMORY_SEGMENT(MC01_q[6]_data_in, MC01_q[6]_write_enable, MC01_q[6]_clock_0, , , , , , VCC, MC01_q[6]_write_address, MC01_q[6]_read_address);


--RD1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~452
--operation mode is normal

RD1L66 = RD1_AnB & MC2_q[6] # !RD1_AnB & MC01_q[6] # !RD1L634Q;


--RD1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~453
--operation mode is normal

RD1L76 = !RD1L324Q & (RD1L424Q & RD1L56 # !RD1L424Q & RD1L66);


--PD1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i285~808
--operation mode is normal

PD1L04 = PD1L93 # PD1L57 & (RD1L46 # RD1L76);


--M1L592 is slaveregister:inst_slaveregister|i38~27
--operation mode is normal

M1L592 = !UE1L54Q & !UE1L64Q & !UE1L44Q;


--M1_i38 is slaveregister:inst_slaveregister|i38
--operation mode is normal

M1_i38 = UE1L34Q # UE1L24Q # !M1L592;


--M1L992 is slaveregister:inst_slaveregister|i306~35
--operation mode is normal

M1L992 = M1L783 & !UE1L24Q & !UE1L04Q & !UE1L93Q;


--M1L203 is slaveregister:inst_slaveregister|i334~26
--operation mode is normal

M1L203 = M1L992 & !UE1L14Q & !UE1L83Q & !UE1L63Q;


--M1_i150 is slaveregister:inst_slaveregister|i150
--operation mode is normal

M1_i150 = UE1L73Q # UE1L53Q # !M1L203;


--XD1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0
--operation mode is normal

XD1L1Q_lut_out = XD1L17 # XD1L1Q & (XD1L27 # XD1L37);
XD1L1Q = DFFE(XD1L1Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--M1L603 is slaveregister:inst_slaveregister|i426~29
--operation mode is normal

M1L603 = M1L992 & UE1L83Q & !UE1L14Q & !UE1L63Q;


--M1L4031 is slaveregister:inst_slaveregister|i5668~111
--operation mode is normal

M1L4031 = M1L603 & UE1L73Q & !M1L203 & !UE1L53Q;


--M1L5031 is slaveregister:inst_slaveregister|i5668~112
--operation mode is normal

M1L5031 = M1_i38 & M1_i150 & XD1L1Q & M1L4031;


--AF1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
AF1_q[0]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[0]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[0] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[0]_write_address, AF1_q[0]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_DAQ_ctrl_local.trigger_enable[0] = DFFE(M1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L6031 is slaveregister:inst_slaveregister|i5668~113
--operation mode is normal

M1L6031 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[0] & !M1_i150 # !M1_i38 & AF1_q[0];


--M1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ
--operation mode is normal

M1_DAQ_ctrl_local.enable_DAQ_lut_out = CF1_MASTERHWDATA[0];
M1_DAQ_ctrl_local.enable_DAQ = DFFE(M1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L0321 is slaveregister:inst_slaveregister|i5652~510
--operation mode is normal

M1L0321 = M1L203 & M1_i38 & UE1L73Q & !UE1L53Q;


--M1L7031 is slaveregister:inst_slaveregister|i5668~114
--operation mode is normal

M1L7031 = M1L5031 # M1L6031 # M1_DAQ_ctrl_local.enable_DAQ & M1L0321;


--M1L502 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~33
--operation mode is normal

M1L502 = M1_i38 & (UE1L73Q # UE1L53Q # !M1L203);

--M1L112 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~42
--operation mode is normal

M1L112 = M1_i38 & (UE1L73Q # UE1L53Q # !M1L203);


--M1L8031 is slaveregister:inst_slaveregister|i5668~115
--operation mode is normal

M1L8031 = UE1L53Q & (UE1L73Q # !M1L603) # !UE1L53Q & !M1L603 & (!M1L203 # !UE1L73Q);


--M1L713 is slaveregister:inst_slaveregister|i1064~32
--operation mode is normal

M1L713 = UE1L73Q & !UE1L83Q;


--M1_i959 is slaveregister:inst_slaveregister|i959
--operation mode is normal

M1_i959 = UE1L14Q # UE1L63Q # !M1L713 # !M1L913;

--M1L413 is slaveregister:inst_slaveregister|i959~29
--operation mode is normal

M1L413 = UE1L14Q # UE1L63Q # !M1L713 # !M1L913;


--M1L033 is slaveregister:inst_slaveregister|i1653~75
--operation mode is normal

M1L033 = !UE1L83Q & !UE1L73Q;


--M1_i763 is slaveregister:inst_slaveregister|i763
--operation mode is normal

M1_i763 = UE1L14Q # UE1L63Q # !M1L033 # !M1L913;


--M1L229 is slaveregister:inst_slaveregister|i5464~504
--operation mode is normal

M1L229 = M1L913 & M1L123 & !UE1L14Q & !UE1L63Q;

--M1L039 is slaveregister:inst_slaveregister|i5464~513
--operation mode is normal

M1L039 = M1L913 & M1L123 & !UE1L14Q & !UE1L63Q;


--M1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]
--operation mode is normal

M1_CS_ctrl_local.CS_time[0]_lut_out = CF1_MASTERHWDATA[0];
M1_CS_ctrl_local.CS_time[0] = DFFE(M1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_CS_ctrl_local.CS_enable[0] = DFFE(M1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L199 is slaveregister:inst_slaveregister|i5476~363
--operation mode is normal

M1L199 = M1_CS_ctrl_local.CS_time[0] & (M1_CS_ctrl_local.CS_enable[0] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[0] & M1_CS_ctrl_local.CS_enable[0] & !UE1L53Q;


--M1L299 is slaveregister:inst_slaveregister|i5476~364
--operation mode is normal

M1L299 = M1_i959 & M1_i763 & M1L229 & M1L199;


--M1L399 is slaveregister:inst_slaveregister|i5476~365
--operation mode is normal

M1L399 = Q44_sload_path[32] & (Q44_sload_path[0] # UE1L53Q) # !Q44_sload_path[32] & Q44_sload_path[0] & !UE1L53Q;


--M1_LC_ctrl_local.lc_tx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[0]
--operation mode is normal

M1_LC_ctrl_local.lc_tx_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_tx_enable[0] = DFFE(M1_LC_ctrl_local.lc_tx_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1_LC_ctrl_local.lc_cable_length_up[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out = !CF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_cable_length_up[0][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1L499 is slaveregister:inst_slaveregister|i5476~366
--operation mode is normal

M1L499 = M1_LC_ctrl_local.lc_tx_enable[0] & (!M1_LC_ctrl_local.lc_cable_length_up[0][0] # !UE1L53Q) # !M1_LC_ctrl_local.lc_tx_enable[0] & UE1L53Q & !M1_LC_ctrl_local.lc_cable_length_up[0][0];


--M1L599 is slaveregister:inst_slaveregister|i5476~367
--operation mode is normal

M1L599 = M1_i763 & M1L499 & !M1_i959 # !M1_i763 & M1L399;


--M1_i1064 is slaveregister:inst_slaveregister|i1064
--operation mode is normal

M1_i1064 = UE1L14Q # UE1L83Q # !UE1L73Q # !M1L913;


--M1L699 is slaveregister:inst_slaveregister|i5476~368
--operation mode is normal

M1L699 = M1_i959 & M1_i763 & M1L717 & !M1_i1064;


--M1_LC_ctrl_local.lc_cable_length_down[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out = !CF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_cable_length_down[0][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L799 is slaveregister:inst_slaveregister|i5476~369
--operation mode is normal

M1L799 = M1L299 # M1L599 # M1L699 & !M1_LC_ctrl_local.lc_cable_length_down[0][0];


--M1L899 is slaveregister:inst_slaveregister|i5476~370
--operation mode is normal

M1L899 = M1_i959 & M1_i763 & (M1_i1064 # !M1L717);


--M1L999 is slaveregister:inst_slaveregister|i5476~371
--operation mode is normal

M1L999 = UE1L63Q & UE1L53Q;


--M1L289 is slaveregister:inst_slaveregister|i5475~357
--operation mode is normal

M1L289 = M1L999 # UE1L14Q # !M1L123 # !M1L913;

--M1L099 is slaveregister:inst_slaveregister|i5475~366
--operation mode is normal

M1L099 = M1L999 # UE1L14Q # !M1L123 # !M1L913;


--M1_i1499 is slaveregister:inst_slaveregister|i1499
--operation mode is normal

M1_i1499 = UE1L14Q # !M1L999 # !M1L123 # !M1L913;


--M1L443 is slaveregister:inst_slaveregister|i2341~26
--operation mode is normal

M1L443 = UE1L04Q & !UE1L14Q;


--M1_i1639 is slaveregister:inst_slaveregister|i1639
--operation mode is normal

M1_i1639 = UE1L24Q # UE1L93Q # !M1L443 # !M1L783;


--M1L133 is slaveregister:inst_slaveregister|i1660~28
--operation mode is normal

M1L133 = !M1_i1639 & !UE1L83Q & !UE1L63Q & !UE1L73Q;


--M1L523 is slaveregister:inst_slaveregister|i1583~27
--operation mode is normal

M1L523 = UE1L53Q # !UE1L83Q;


--M1L863 is slaveregister:inst_slaveregister|i3759~23
--operation mode is normal

M1L863 = UE1L73Q & !UE1L63Q;


--M1_i1583 is slaveregister:inst_slaveregister|i1583
--operation mode is normal

M1_i1583 = M1L523 # UE1L14Q # !M1L863 # !M1L913;

--M1L723 is slaveregister:inst_slaveregister|i1583~30
--operation mode is normal

M1L723 = M1L523 # UE1L14Q # !M1L863 # !M1L913;


--K1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0]
--operation mode is normal

K1_RM_rate_SPE[0]_lut_out = Q24_q[0];
K1_RM_rate_SPE[0] = DFFE(K1_RM_rate_SPE[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_RM_ctrl_local.rm_rate_enable[0] = DFFE(M1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L927 is slaveregister:inst_slaveregister|i5220~118
--operation mode is normal

M1L927 = K1_RM_rate_SPE[0] & (M1_RM_ctrl_local.rm_rate_enable[0] # UE1L53Q) # !K1_RM_rate_SPE[0] & M1_RM_ctrl_local.rm_rate_enable[0] & !UE1L53Q;


--M1L037 is slaveregister:inst_slaveregister|i5220~119
--operation mode is normal

M1L037 = M1_i1499 & M1L133 & M1_i1583 & M1L927;


--C1L8Q is calibration_sources:inst_calibration_sources|cs_flash_time[0]~reg0
--operation mode is normal

C1L8Q_lut_out = Q44_sload_path[0];
C1L8Q = DFFE(C1L8Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L04Q is calibration_sources:inst_calibration_sources|cs_flash_time[32]~reg0
--operation mode is normal

C1L04Q_lut_out = Q44_sload_path[32];
C1L04Q = DFFE(C1L04Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L137 is slaveregister:inst_slaveregister|i5220~120
--operation mode is normal

M1L137 = M1_i1499 & C1L04Q & !M1_i1583 # !M1_i1499 & C1L8Q;


--K1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0]
--operation mode is normal

K1_RM_rate_MPE[0]_lut_out = Q14_q[0];
K1_RM_rate_MPE[0] = DFFE(K1_RM_rate_MPE[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1_i1176 is slaveregister:inst_slaveregister|i1176
--operation mode is normal

M1_i1176 = UE1L14Q # UE1L73Q # !UE1L83Q # !M1L913;


--M1L237 is slaveregister:inst_slaveregister|i5220~121
--operation mode is normal

M1L237 = M1_i1583 & M1L827 & (M1_i1176 # !M1L999);


--M1L337 is slaveregister:inst_slaveregister|i5220~122
--operation mode is normal

M1L337 = M1L037 # M1L137 # K1_RM_rate_MPE[0] & M1L237;


--M1L433 is slaveregister:inst_slaveregister|i1847~15
--operation mode is normal

M1L433 = M1L343 & M1L033 & M1L717 & !UE1L93Q;


--M1L437 is slaveregister:inst_slaveregister|i5220~123
--operation mode is normal

M1L437 = M1_i1499 & M1_i1583 & !M1L133 & !M1L433;


--M1L043 is slaveregister:inst_slaveregister|i2187~29
--operation mode is normal

M1L043 = !UE1L83Q & !UE1L63Q & !UE1L73Q;


--M1L644 is slaveregister:inst_slaveregister|i4989~55
--operation mode is normal

M1L644 = !M1L633 & !M1L043 # !UE1L93Q # !M1L343;


--M1L743 is slaveregister:inst_slaveregister|i2446~28
--operation mode is normal

M1L743 = M1L992 & M1L033 & UE1L14Q & !UE1L63Q;


--M1L736 is slaveregister:inst_slaveregister|i5060~768
--operation mode is normal

M1L736 = M1L644 & !M1L743 & (M1_i1639 # !M1L633);


--U1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0]
--operation mode is normal

U1_inst16[0]_lut_out = Q91_q[0];
U1_inst16[0] = DFFE(U1_inst16[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[0]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[0] # !M1L0231 & M1_COMM_ctrl_local.tx_head[0]);
M1_COMM_ctrl_local.tx_head[0] = DFFE(M1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_i2716 is slaveregister:inst_slaveregister|i2716
--operation mode is normal

M1_i2716 = !UE1L63Q # !UE1L14Q # !M1L033 # !M1L992;

--M1L943 is slaveregister:inst_slaveregister|i2716~29
--operation mode is normal

M1L943 = !UE1L63Q # !UE1L14Q # !M1L033 # !M1L992;


--M1L624 is slaveregister:inst_slaveregister|i4804~833
--operation mode is normal

M1L624 = !M1_i2716 & (UE1L53Q & U1_inst16[0] # !UE1L53Q & M1_COMM_ctrl_local.tx_head[0]);


--M1_i2439 is slaveregister:inst_slaveregister|i2439
--operation mode is normal

M1_i2439 = UE1L83Q # UE1L73Q # !UE1L14Q # !M1L992;


--M1L724 is slaveregister:inst_slaveregister|i4804~834
--operation mode is normal

M1L724 = UE1L53Q & (M1_i2439 # !UE1L63Q);


--M1L753 is slaveregister:inst_slaveregister|i3270~29
--operation mode is normal

M1L753 = M1L992 & UE1L14Q & UE1L73Q & !UE1L63Q;


--M1_i3069 is slaveregister:inst_slaveregister|i3069
--operation mode is normal

M1_i3069 = !UE1L63Q # !UE1L14Q # !M1L713 # !M1L992;

--M1L453 is slaveregister:inst_slaveregister|i3069~36
--operation mode is normal

M1L453 = !UE1L63Q # !UE1L14Q # !M1L713 # !M1L992;


--M1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]
--operation mode is normal

M1_COMM_ctrl_local.id[32]_lut_out = CF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.id[32] = DFFE(M1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L824 is slaveregister:inst_slaveregister|i4804~835
--operation mode is normal

M1L824 = M1L753 & M1_i3069 & M1_COMM_ctrl_local.id[32] & UE1L83Q;


--M1_i2901 is slaveregister:inst_slaveregister|i2901
--operation mode is normal

M1_i2901 = UE1L83Q # !UE1L14Q # !M1L992 # !M1L863;

--M1L153 is slaveregister:inst_slaveregister|i2901~29
--operation mode is normal

M1L153 = UE1L83Q # !UE1L14Q # !M1L992 # !M1L863;


--M1L924 is slaveregister:inst_slaveregister|i4804~836
--operation mode is normal

M1L924 = M1_i2901 & Q6_sload_path[0] & !M1_i3069 # !M1_i2901 & Q9_q[0];


--M1L034 is slaveregister:inst_slaveregister|i4804~837
--operation mode is normal

M1L034 = M1L624 # M1L724 & (M1L824 # M1L924);


--M1_i3270 is slaveregister:inst_slaveregister|i3270
--operation mode is normal

M1_i3270 = !UE1L83Q # !UE1L14Q # !M1L992 # !M1L863;


--M1L134 is slaveregister:inst_slaveregister|i4804~838
--operation mode is normal

M1L134 = M1_i2716 & M1_i3069 & (UE1L83Q # !M1L753);

--M1L934 is slaveregister:inst_slaveregister|i4804~848
--operation mode is normal

M1L934 = M1_i2716 & M1_i3069 & (UE1L83Q # !M1L753);


--M1L363 is slaveregister:inst_slaveregister|i3537~23
--operation mode is normal

M1L363 = UE1L83Q # !UE1L14Q;


--M1_COMPR_ctrl_local.ATWDb2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDb2thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDb0thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L273 is slaveregister:inst_slaveregister|i4548~559
--operation mode is normal

M1L273 = M1_COMPR_ctrl_local.ATWDb2thres[0] & (M1_COMPR_ctrl_local.ATWDb0thres[0] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb2thres[0] & M1_COMPR_ctrl_local.ATWDb0thres[0] & !UE1L53Q;


--M1L373 is slaveregister:inst_slaveregister|i4548~560
--operation mode is normal

M1L373 = M1L913 & M1L863 & M1L273 & !M1L363;


--M1L883 is slaveregister:inst_slaveregister|i4802~945
--operation mode is normal

M1L883 = UE1L14Q & UE1L83Q & UE1L63Q & UE1L73Q;

--M1L014 is slaveregister:inst_slaveregister|i4802~976
--operation mode is normal

M1L014 = UE1L14Q & UE1L83Q & UE1L63Q & UE1L73Q;


--M1L983 is slaveregister:inst_slaveregister|i4802~946
--operation mode is normal

M1L983 = UE1L24Q & UE1L04Q;


--M1L093 is slaveregister:inst_slaveregister|i4802~947
--operation mode is normal

M1L093 = M1L783 & UE1L93Q & M1L883 & M1L983;


--M1L473 is slaveregister:inst_slaveregister|i4548~561
--operation mode is normal

M1L473 = M1L093 & (M1L363 # !M1L863 # !M1L913);

--M1L083 is slaveregister:inst_slaveregister|i4548~568
--operation mode is normal

M1L083 = M1L093 & (M1L363 # !M1L863 # !M1L913);


--M1L573 is slaveregister:inst_slaveregister|i4548~562
--operation mode is normal

M1L573 = Q1_sload_path[0] # !UE1L53Q;


--M1L673 is slaveregister:inst_slaveregister|i4548~563
--operation mode is normal

M1L673 = M1L173 & (M1L373 # M1L473 & M1L573);


--M1_COMPR_ctrl_local.ATWDa2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDa2thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDa0thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L773 is slaveregister:inst_slaveregister|i4548~564
--operation mode is normal

M1L773 = M1_COMPR_ctrl_local.ATWDa2thres[0] & (M1_COMPR_ctrl_local.ATWDa0thres[0] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa2thres[0] & M1_COMPR_ctrl_local.ATWDa0thres[0] & !UE1L53Q;


--M1_COMPR_ctrl_local.FADCthres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.FADCthres[0] = DFFE(M1_COMPR_ctrl_local.FADCthres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1_COMPR_ctrl_local.LASTonly is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly
--operation mode is normal

M1_COMPR_ctrl_local.LASTonly_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.LASTonly = DFFE(M1_COMPR_ctrl_local.LASTonly_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L002);


--M1L873 is slaveregister:inst_slaveregister|i4548~565
--operation mode is normal

M1L873 = M1_COMPR_ctrl_local.FADCthres[0] & (M1_COMPR_ctrl_local.LASTonly # UE1L53Q) # !M1_COMPR_ctrl_local.FADCthres[0] & M1_COMPR_ctrl_local.LASTonly & !UE1L53Q;


--M1_i3544 is slaveregister:inst_slaveregister|i3544
--operation mode is normal

M1_i3544 = UE1L83Q # UE1L73Q # !UE1L14Q # !M1L913;


--M1L973 is slaveregister:inst_slaveregister|i4548~566
--operation mode is normal

M1L973 = !M1_i3544 & (UE1L63Q & M1L773 # !UE1L63Q & M1L873);


--M1L234 is slaveregister:inst_slaveregister|i4804~839
--operation mode is normal

M1L234 = M1_i3270 & M1L134 & (M1L673 # M1L973);


--M1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]
--operation mode is normal

M1_COMM_ctrl_local.id[0]_lut_out = CF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.id[0] = DFFE(M1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L334 is slaveregister:inst_slaveregister|i4804~840
--operation mode is normal

M1L334 = M1L753 & M1_i3069 & M1_COMM_ctrl_local.id[0] & UE1L83Q;


--M1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[0]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[0] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[0]);
M1_COMM_ctrl_local.rx_tail[0] = DFFE(M1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L434 is slaveregister:inst_slaveregister|i4804~841
--operation mode is normal

M1L434 = M1_i2901 & Q8_sload_path[0] & !M1_i3069 # !M1_i2901 & M1_COMM_ctrl_local.rx_tail[0];


--M1L534 is slaveregister:inst_slaveregister|i4804~842
--operation mode is normal

M1L534 = M1_i2716 & !UE1L53Q & (M1L334 # M1L434);


--M1L836 is slaveregister:inst_slaveregister|i5060~769
--operation mode is normal

M1L836 = M1L736 & (M1L034 # M1L234 # M1L534);


--K1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0]
--operation mode is normal

K1_RM_sn_data[0]_lut_out = K1_RM_sn_data_int[0];
K1_RM_sn_data[0] = DFFE(K1_RM_sn_data[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1_i1924 is slaveregister:inst_slaveregister|i1924
--operation mode is normal

M1_i1924 = M1_i1639 # UE1L63Q # UE1L73Q # !UE1L83Q;

--M1L733 is slaveregister:inst_slaveregister|i1924~32
--operation mode is normal

M1L733 = M1_i1639 # UE1L63Q # UE1L73Q # !UE1L83Q;


--M1_i2187 is slaveregister:inst_slaveregister|i2187
--operation mode is normal

M1_i2187 = UE1L63Q # !UE1L93Q # !M1L033 # !M1L343;


--M1L936 is slaveregister:inst_slaveregister|i5060~770
--operation mode is normal

M1L936 = M1_i1924 & WE1L1Q & !M1_i2187 # !M1_i1924 & K1_RM_sn_data[0];


--S1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DOM_REBOOT
--operation mode is normal

S1_DOM_REBOOT_lut_out = !V1L81Q & (S1_DOM_REBOOT # S1_SND_DRBT & WC1L26Q);
S1_DOM_REBOOT = DFFE(S1_DOM_REBOOT_lut_out, GLOBAL(TE1_outclock0), , , );


--M1_i2362 is slaveregister:inst_slaveregister|i2362
--operation mode is normal

M1_i2362 = UE1L63Q # !UE1L93Q # !M1L123 # !M1L343;


--M1L046 is slaveregister:inst_slaveregister|i5060~771
--operation mode is normal

M1L046 = M1_i2362 & M1L743 & S1_DOM_REBOOT # !M1_i2362 & FL_ATTN;


--M1L146 is slaveregister:inst_slaveregister|i5060~772
--operation mode is normal

M1L146 = M1L936 # M1_i1924 & M1_i2187 & M1L046;


--M1_int_enable[0] is slaveregister:inst_slaveregister|int_enable[0]
--operation mode is normal

M1_int_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_int_enable[0] = DFFE(M1_int_enable[0]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--M1L246 is slaveregister:inst_slaveregister|i5060~773
--operation mode is normal

M1L246 = M1_int_enable[0] & !M1_i2187 & (M1_i1639 # !M1L633);


--M1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]
--operation mode is normal

M1_RM_ctrl_local.rm_sn_enable[0]_lut_out = CF1_MASTERHWDATA[0];
M1_RM_ctrl_local.rm_sn_enable[0] = DFFE(M1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L0941);


--M1L346 is slaveregister:inst_slaveregister|i5060~774
--operation mode is normal

M1L346 = M1L746 # M1L246 # M1_RM_ctrl_local.rm_sn_enable[0] & !M1_i1924;


--M1L446 is slaveregister:inst_slaveregister|i5060~775
--operation mode is normal

M1L446 = M1L146 & (M1L346 # UE1L53Q) # !M1L146 & M1L346 & !UE1L53Q;


--M1L537 is slaveregister:inst_slaveregister|i5220~124
--operation mode is normal

M1L537 = M1L337 # M1L437 & (M1L836 # M1L446);


--M1L0001 is slaveregister:inst_slaveregister|i5476~372
--operation mode is normal

M1L0001 = M1L799 # M1L899 & M1L289 & M1L537;


--AE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0
--operation mode is normal

AE1L1Q_lut_out = AE1L6 & AE1L7 & (AE1L2 # AE1L4);
AE1L1Q = DFFE(AE1L1Q_lut_out, !GLOBAL(TE1_outclock1), , , !L1L4Q);


--M1L1031 is slaveregister:inst_slaveregister|i5667~101
--operation mode is normal

M1L1031 = M1_i38 & M1_i150 & AE1L1Q & M1L4031;


--AF1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
AF1_q[1]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[1]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[1] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[1]_write_address, AF1_q[1]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_DAQ_ctrl_local.trigger_enable[1] = DFFE(M1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L2031 is slaveregister:inst_slaveregister|i5667~102
--operation mode is normal

M1L2031 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[1] & !M1_i150 # !M1_i38 & AF1_q[1];


--M1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0]
--operation mode is normal

M1_DAQ_ctrl_local.enable_AB[0]_lut_out = CF1_MASTERHWDATA[1];
M1_DAQ_ctrl_local.enable_AB[0] = DFFE(M1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L3031 is slaveregister:inst_slaveregister|i5667~103
--operation mode is normal

M1L3031 = M1L1031 # M1L2031 # M1_DAQ_ctrl_local.enable_AB[0] & M1L0321;


--M1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1]
--operation mode is normal

M1_CS_ctrl_local.CS_time[1]_lut_out = CF1_MASTERHWDATA[1];
M1_CS_ctrl_local.CS_time[1] = DFFE(M1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L389 is slaveregister:inst_slaveregister|i5475~358
--operation mode is normal

M1L389 = M1_CS_ctrl_local.CS_time[1] & (M1_CS_ctrl_local.CS_enable[1] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[1] & M1_CS_ctrl_local.CS_enable[1] & !UE1L53Q;


--M1L489 is slaveregister:inst_slaveregister|i5475~359
--operation mode is normal

M1L489 = M1_i959 & M1_i763 & M1L229 & M1L389;


--M1L589 is slaveregister:inst_slaveregister|i5475~360
--operation mode is normal

M1L589 = Q44_sload_path[33] & (Q44_sload_path[1] # UE1L53Q) # !Q44_sload_path[33] & Q44_sload_path[1] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out = CF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_cable_length_up[0][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_tx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1]
--operation mode is normal

M1_LC_ctrl_local.lc_tx_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_tx_enable[1] = DFFE(M1_LC_ctrl_local.lc_tx_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L689 is slaveregister:inst_slaveregister|i5475~361
--operation mode is normal

M1L689 = M1_LC_ctrl_local.lc_cable_length_up[0][1] & (M1_LC_ctrl_local.lc_tx_enable[1] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][1] & M1_LC_ctrl_local.lc_tx_enable[1] & !UE1L53Q;


--M1L789 is slaveregister:inst_slaveregister|i5475~362
--operation mode is normal

M1L789 = M1_i763 & M1L689 & !M1_i959 # !M1_i763 & M1L589;


--M1_LC_ctrl_local.lc_cable_length_down[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out = CF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_cable_length_down[0][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L889 is slaveregister:inst_slaveregister|i5475~363
--operation mode is normal

M1L889 = M1L489 # M1L789 # M1_LC_ctrl_local.lc_cable_length_down[0][1] & M1L699;


--C1L9Q is calibration_sources:inst_calibration_sources|cs_flash_time[1]~reg0
--operation mode is normal

C1L9Q_lut_out = Q44_sload_path[1];
C1L9Q = DFFE(C1L9Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L14Q is calibration_sources:inst_calibration_sources|cs_flash_time[33]~reg0
--operation mode is normal

C1L14Q_lut_out = Q44_sload_path[33];
C1L14Q = DFFE(C1L14Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L427 is slaveregister:inst_slaveregister|i5219~227
--operation mode is normal

M1L427 = M1_i1499 & C1L14Q & !M1_i1583 # !M1_i1499 & C1L9Q;


--M1L637 is slaveregister:inst_slaveregister|i5220~125
--operation mode is normal

M1L637 = M1_i1583 & (M1_i1176 # !UE1L53Q # !UE1L63Q);


--K1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1]
--operation mode is normal

K1_RM_rate_SPE[1]_lut_out = Q24_q[1];
K1_RM_rate_SPE[1] = DFFE(K1_RM_rate_SPE[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_RM_ctrl_local.rm_rate_enable[1] = DFFE(M1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L527 is slaveregister:inst_slaveregister|i5219~228
--operation mode is normal

M1L527 = K1_RM_rate_SPE[1] & (M1_RM_ctrl_local.rm_rate_enable[1] # UE1L53Q) # !K1_RM_rate_SPE[1] & M1_RM_ctrl_local.rm_rate_enable[1] & !UE1L53Q;


--M1L627 is slaveregister:inst_slaveregister|i5219~229
--operation mode is normal

M1L627 = M1L427 # M1L133 & M1L637 & M1L527;


--M1L737 is slaveregister:inst_slaveregister|i5220~126
--operation mode is normal

M1L737 = M1_i1583 & !M1L133 & (M1_i1176 # !M1L999);


--M1L846 is slaveregister:inst_slaveregister|i5091~476
--operation mode is normal

M1L846 = M1_i1924 & M1L644 & !M1L743 & !M1L433;


--M1_i3464 is slaveregister:inst_slaveregister|i3464
--operation mode is normal

M1_i3464 = M1_i3544 # UE1L63Q # !UE1L53Q;


--M1L634 is slaveregister:inst_slaveregister|i4804~843
--operation mode is normal

M1L634 = M1_i2716 & M1_i3069 & !M1L753;

--M1L834 is slaveregister:inst_slaveregister|i4804~847
--operation mode is normal

M1L834 = M1_i2716 & M1_i3069 & !M1L753;


--M1L394 is slaveregister:inst_slaveregister|i5052~756
--operation mode is normal

M1L394 = M1L913 & UE1L63Q & !M1L363 & !UE1L73Q;

--M1L215 is slaveregister:inst_slaveregister|i5052~789
--operation mode is normal

M1L215 = M1L913 & UE1L63Q & !M1L363 & !UE1L73Q;


--M1_COMPR_ctrl_local.ATWDa2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDa2thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDa0thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L214 is slaveregister:inst_slaveregister|i4803~1008
--operation mode is normal

M1L214 = M1L394 & (UE1L53Q & M1_COMPR_ctrl_local.ATWDa2thres[1] # !UE1L53Q & M1_COMPR_ctrl_local.ATWDa0thres[1]);


--M1_COMPR_ctrl_local.ATWDb2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDb2thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDb0thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L314 is slaveregister:inst_slaveregister|i4803~1009
--operation mode is normal

M1L314 = M1_COMPR_ctrl_local.ATWDb2thres[1] & (M1_COMPR_ctrl_local.ATWDb0thres[1] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb2thres[1] & M1_COMPR_ctrl_local.ATWDb0thres[1] & !UE1L53Q;


--M1L414 is slaveregister:inst_slaveregister|i4803~1010
--operation mode is normal

M1L414 = M1L913 & M1L863 & M1L314 & !M1L363;


--M1L514 is slaveregister:inst_slaveregister|i4803~1011
--operation mode is normal

M1L514 = Q1_sload_path[1] # !UE1L53Q;


--M1L614 is slaveregister:inst_slaveregister|i4803~1012
--operation mode is normal

M1L614 = !M1L394 & (M1L414 # M1L473 & M1L514);


--M1L714 is slaveregister:inst_slaveregister|i4803~1013
--operation mode is normal

M1L714 = M1_i3464 & M1L634 & (M1L214 # M1L614);


--M1_COMPR_ctrl_local.FADCthres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[1]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.FADCthres[1] = DFFE(M1_COMPR_ctrl_local.FADCthres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L814 is slaveregister:inst_slaveregister|i4803~1014
--operation mode is normal

M1L814 = M1_COMPR_ctrl_local.FADCthres[1] & UE1L53Q & !M1_i3544 & !UE1L63Q;


--M1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33]
--operation mode is normal

M1_COMM_ctrl_local.id[33]_lut_out = CF1_MASTERHWDATA[1];
M1_COMM_ctrl_local.id[33] = DFFE(M1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1]
--operation mode is normal

M1_COMM_ctrl_local.id[1]_lut_out = CF1_MASTERHWDATA[1];
M1_COMM_ctrl_local.id[1] = DFFE(M1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L914 is slaveregister:inst_slaveregister|i4803~1015
--operation mode is normal

M1L914 = M1_COMM_ctrl_local.id[33] & (M1_COMM_ctrl_local.id[1] # UE1L53Q) # !M1_COMM_ctrl_local.id[33] & M1_COMM_ctrl_local.id[1] & !UE1L53Q;


--M1L024 is slaveregister:inst_slaveregister|i4803~1016
--operation mode is normal

M1L024 = M1L134 & (M1_i3270 & M1L814 # !M1_i3270 & M1L914);


--U1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1]
--operation mode is normal

U1_inst16[1]_lut_out = Q91_q[1];
U1_inst16[1] = DFFE(U1_inst16[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[1]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[1] # !M1L0231 & M1_COMM_ctrl_local.tx_head[1]);
M1_COMM_ctrl_local.tx_head[1] = DFFE(M1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L124 is slaveregister:inst_slaveregister|i4803~1017
--operation mode is normal

M1L124 = U1_inst16[1] & (M1_COMM_ctrl_local.tx_head[1] # UE1L53Q) # !U1_inst16[1] & M1_COMM_ctrl_local.tx_head[1] & !UE1L53Q;


--M1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[1]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[1] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[1]);
M1_COMM_ctrl_local.rx_tail[1] = DFFE(M1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L224 is slaveregister:inst_slaveregister|i4803~1018
--operation mode is normal

M1L224 = Q9_q[1] & (M1_COMM_ctrl_local.rx_tail[1] # UE1L53Q) # !Q9_q[1] & M1_COMM_ctrl_local.rx_tail[1] & !UE1L53Q;


--M1L324 is slaveregister:inst_slaveregister|i4803~1019
--operation mode is normal

M1L324 = M1_i2716 & M1L224 & !M1_i2901 # !M1_i2716 & M1L124;


--M1L353 is slaveregister:inst_slaveregister|i3069~34
--operation mode is normal

M1L353 = UE1L83Q # !UE1L73Q # !UE1L63Q;


--M1L734 is slaveregister:inst_slaveregister|i4804~844
--operation mode is normal

M1L734 = M1L992 & M1_i2901 & UE1L14Q & !M1L353;


--M1L424 is slaveregister:inst_slaveregister|i4803~1020
--operation mode is normal

M1L424 = Q6_sload_path[1] & (Q8_pre_out[1] # UE1L53Q) # !Q6_sload_path[1] & Q8_pre_out[1] & !UE1L53Q;


--M1L524 is slaveregister:inst_slaveregister|i4803~1021
--operation mode is normal

M1L524 = M1L324 # M1_i2716 & M1L734 & M1L424;


--M1L946 is slaveregister:inst_slaveregister|i5091~477
--operation mode is normal

M1L946 = M1L846 & (M1L714 # M1L024 # M1L524);


--M1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1]
--operation mode is normal

M1_RM_ctrl_local.rm_sn_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_RM_ctrl_local.rm_sn_enable[1] = DFFE(M1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L0941);


--M1L056 is slaveregister:inst_slaveregister|i5091~478
--operation mode is normal

M1L056 = M1L343 & M1L633 & M1_RM_ctrl_local.rm_sn_enable[1] & !UE1L93Q;


--M1_int_enable[1] is slaveregister:inst_slaveregister|int_enable[1]
--operation mode is normal

M1_int_enable[1]_lut_out = CF1_MASTERHWDATA[1];
M1_int_enable[1] = DFFE(M1_int_enable[1]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--M1L726 is slaveregister:inst_slaveregister|i5058~137
--operation mode is normal

M1L726 = M1L343 & M1L043 & UE1L93Q;

--M1L636 is slaveregister:inst_slaveregister|i5058~151
--operation mode is normal

M1L636 = M1L343 & M1L043 & UE1L93Q;


--M1L156 is slaveregister:inst_slaveregister|i5091~479
--operation mode is normal

M1L156 = M1L7131 & (M1L056 # M1_int_enable[1] & M1L726);


--K1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1]
--operation mode is normal

K1_RM_sn_data[1]_lut_out = K1_RM_sn_data_int[1];
K1_RM_sn_data[1] = DFFE(K1_RM_sn_data[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L256 is slaveregister:inst_slaveregister|i5091~480
--operation mode is normal

M1L256 = M1L343 & M1L633 & K1_RM_sn_data[1] & !UE1L93Q;


--XB2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

XB2L1 = Q32_pre_out[14] # Q32_pre_out[15] # XB2_or_node[0][6];


--WC1L26Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg
--operation mode is normal

WC1L26Q_lut_out = WC1_EOF_WAIT & !FD1L7Q;
WC1L26Q = DFFE(WC1L26Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--YC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~reg
--operation mode is normal

YC1L9Q_lut_out = VCC;
YC1L9Q = DFFE(YC1L9Q_lut_out, GLOBAL(TE1_outclock0), S1_SND_DAT, , YC1L8);


--U1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50
--operation mode is normal

U1_inst50 = XB2L1 & WC1L26Q & YC1L9Q;


--M1L546 is slaveregister:inst_slaveregister|i5060~776
--operation mode is normal

M1L546 = !M1L633 & (!UE1L93Q # !M1L043) # !M1L343;


--M1L356 is slaveregister:inst_slaveregister|i5091~481
--operation mode is normal

M1L356 = M1L256 # M1L743 & U1_inst50 & M1L546;


--M1L456 is slaveregister:inst_slaveregister|i5091~482
--operation mode is normal

M1L456 = WE1L2Q & !M1_i2187 & (M1_i1639 # !M1L633);


--M1L556 is slaveregister:inst_slaveregister|i5091~483
--operation mode is normal

M1L556 = M1L156 # UE1L53Q & (M1L356 # M1L456);


--K1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1]
--operation mode is normal

K1_RM_rate_MPE[1]_lut_out = Q14_q[1];
K1_RM_rate_MPE[1] = DFFE(K1_RM_rate_MPE[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1_i1653 is slaveregister:inst_slaveregister|i1653
--operation mode is normal

M1_i1653 = UE1L93Q # UE1L83Q # UE1L73Q # !M1L343;


--M1L656 is slaveregister:inst_slaveregister|i5091~484
--operation mode is normal

M1L656 = M1L556 # M1L717 & K1_RM_rate_MPE[1] & !M1_i1653;


--M1L727 is slaveregister:inst_slaveregister|i5219~230
--operation mode is normal

M1L727 = M1L627 # M1L737 & (M1L946 # M1L656);


--M1L989 is slaveregister:inst_slaveregister|i5475~364
--operation mode is normal

M1L989 = M1L889 # M1L899 & M1L289 & M1L727;


--M1L303 is slaveregister:inst_slaveregister|i334~27
--operation mode is normal

M1L303 = !UE1L83Q & !UE1L63Q;


--M1L403 is slaveregister:inst_slaveregister|i334~28
--operation mode is normal

M1L403 = M1L992 & M1L303 & !UE1L14Q & !UE1L53Q;


--M1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[2]_lut_out = CF1_MASTERHWDATA[2];
M1_DAQ_ctrl_local.trigger_enable[2] = DFFE(M1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L6921 is slaveregister:inst_slaveregister|i5666~130
--operation mode is normal

M1L6921 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[2] & !UE1L73Q;


--WD1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0]
--operation mode is normal

WD1_wr_ptr[0]_lut_out = !WD1_wr_ptr[0];
WD1_wr_ptr[0] = DFFE(WD1_wr_ptr[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , XD1L48Q);


--WD1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]
--operation mode is normal

WD1_wr_ptr[1]_lut_out = !WD1_wr_ptr[1];
WD1_wr_ptr[1] = DFFE(WD1_wr_ptr[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , WD1L203);


--WD1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]
--operation mode is normal

WD1_rd_ptr[1]_lut_out = !WD1_rd_ptr[1];
WD1_rd_ptr[1] = DFFE(WD1_rd_ptr[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , WD1L892);


--XD1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~695
--operation mode is normal

XD1L96 = WD1_wr_ptr[0] & WD1_rd_ptr[0] & (WD1_wr_ptr[1] $ WD1_rd_ptr[1]) # !WD1_wr_ptr[0] & !WD1_rd_ptr[0] & (WD1_wr_ptr[1] $ WD1_rd_ptr[1]);


--M1L7921 is slaveregister:inst_slaveregister|i5666~131
--operation mode is normal

M1L7921 = M1L6921 # M1L502 & XD1L96 & M1L4031;


--M1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1]
--operation mode is normal

M1_DAQ_ctrl_local.enable_AB[1]_lut_out = CF1_MASTERHWDATA[2];
M1_DAQ_ctrl_local.enable_AB[1] = DFFE(M1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--AF1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
AF1_q[2]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[2]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[2] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[2]_write_address, AF1_q[2]_read_address);


--M1L8921 is slaveregister:inst_slaveregister|i5666~132
--operation mode is normal

M1L8921 = M1_DAQ_ctrl_local.enable_AB[1] & (M1L0321 # AF1_q[2] & !M1_i38) # !M1_DAQ_ctrl_local.enable_AB[1] & AF1_q[2] & !M1_i38;


--M1L9921 is slaveregister:inst_slaveregister|i5666~133
--operation mode is normal

M1L9921 = M1L603 & M1_i38 & UE1L53Q & !UE1L73Q;


--M1L0031 is slaveregister:inst_slaveregister|i5666~134
--operation mode is normal

M1L0031 = M1L7921 # M1L8921 # M1L9921 & PD1L912Q;


--M1L6101 is slaveregister:inst_slaveregister|i5594~501
--operation mode is normal

M1L6101 = UE1L73Q & UE1L53Q # !M1L603;

--M1L8201 is slaveregister:inst_slaveregister|i5594~517
--operation mode is normal

M1L8201 = UE1L73Q & UE1L53Q # !M1L603;


--M1L9031 is slaveregister:inst_slaveregister|i5668~117
--operation mode is normal

M1L9031 = M1_i38 & M1L6101 & !M1L403;

--M1L0131 is slaveregister:inst_slaveregister|i5668~119
--operation mode is normal

M1L0131 = M1_i38 & M1L6101 & !M1L403;


--M1_i1078 is slaveregister:inst_slaveregister|i1078
--operation mode is normal

M1_i1078 = UE1L14Q # !M1L717 # !M1L713 # !M1L913;


--M1L1001 is slaveregister:inst_slaveregister|i5476~373
--operation mode is normal

M1L1001 = M1_i959 & M1_i763 & M1_i1078 & M1L289;

--M1L2001 is slaveregister:inst_slaveregister|i5476~375
--operation mode is normal

M1L2001 = M1_i959 & M1_i763 & M1_i1078 & M1L289;


--C1L01Q is calibration_sources:inst_calibration_sources|cs_flash_time[2]~reg0
--operation mode is normal

C1L01Q_lut_out = Q44_sload_path[2];
C1L01Q = DFFE(C1L01Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L24Q is calibration_sources:inst_calibration_sources|cs_flash_time[34]~reg0
--operation mode is normal

C1L24Q_lut_out = Q44_sload_path[34];
C1L24Q = DFFE(C1L24Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L817 is slaveregister:inst_slaveregister|i5218~158
--operation mode is normal

M1L817 = M1_i1499 & C1L24Q & !M1_i1583 # !M1_i1499 & C1L01Q;


--K1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2]
--operation mode is normal

K1_RM_rate_SPE[2]_lut_out = Q24_q[2];
K1_RM_rate_SPE[2] = DFFE(K1_RM_rate_SPE[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2]
--operation mode is normal

K1_RM_rate_MPE[2]_lut_out = Q14_q[2];
K1_RM_rate_MPE[2] = DFFE(K1_RM_rate_MPE[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L917 is slaveregister:inst_slaveregister|i5218~159
--operation mode is normal

M1L917 = UE1L63Q & K1_RM_rate_MPE[2] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[2] & UE1L53Q;


--M1L027 is slaveregister:inst_slaveregister|i5218~160
--operation mode is normal

M1L027 = M1L817 # M1L637 & M1L917 & !M1_i1653;


--M1L127 is slaveregister:inst_slaveregister|i5218~161
--operation mode is normal

M1L127 = M1_i1583 & (M1L999 & M1_i1176 # !M1L999 & M1_i1653);

--M1L327 is slaveregister:inst_slaveregister|i5218~164
--operation mode is normal

M1L327 = M1_i1583 & (M1L999 & M1_i1176 # !M1L999 & M1_i1653);


--M1_COMPR_ctrl_local.FADCthres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[2]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.FADCthres[2] = DFFE(M1_COMPR_ctrl_local.FADCthres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1_COMPR_ctrl_local.ATWDa0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDa0thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L193 is slaveregister:inst_slaveregister|i4802~948
--operation mode is normal

M1L193 = UE1L63Q & M1_COMPR_ctrl_local.ATWDa0thres[2] & !UE1L53Q # !UE1L63Q & M1_COMPR_ctrl_local.FADCthres[2] & UE1L53Q;


--M1L293 is slaveregister:inst_slaveregister|i4802~949
--operation mode is normal

M1L293 = M1L913 & M1L193 & !M1L363 & !UE1L73Q;


--M1_COMPR_ctrl_local.ATWDa2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDa2thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_i3537 is slaveregister:inst_slaveregister|i3537
--operation mode is normal

M1_i3537 = UE1L83Q # !UE1L14Q # !M1L913;


--M1L035 is slaveregister:inst_slaveregister|i5054~1144
--operation mode is normal

M1L035 = UE1L63Q & UE1L53Q & !M1_i3537 & !UE1L73Q;


--M1L393 is slaveregister:inst_slaveregister|i4802~950
--operation mode is normal

M1L393 = M1L634 & (M1L293 # M1_COMPR_ctrl_local.ATWDa2thres[2] & M1L035);


--M1L493 is slaveregister:inst_slaveregister|i4802~951
--operation mode is normal

M1L493 = Q6_sload_path[2] & (Q8_pre_out[2] # UE1L53Q) # !Q6_sload_path[2] & Q8_pre_out[2] & !UE1L53Q;


--M1L593 is slaveregister:inst_slaveregister|i4802~952
--operation mode is normal

M1L593 = M1_i2901 & M1_i2716 & M1L493 & !M1_i3069;


--M1_COMPR_ctrl_local.ATWDb2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDb2thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDb0thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L693 is slaveregister:inst_slaveregister|i4802~953
--operation mode is normal

M1L693 = M1_COMPR_ctrl_local.ATWDb2thres[2] & (M1_COMPR_ctrl_local.ATWDb0thres[2] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb2thres[2] & M1_COMPR_ctrl_local.ATWDb0thres[2] & !UE1L53Q;


--M1L793 is slaveregister:inst_slaveregister|i4802~954
--operation mode is normal

M1L793 = M1L913 & M1L863 & M1L693 & !M1L363;


--M1L893 is slaveregister:inst_slaveregister|i4802~955
--operation mode is normal

M1L893 = M1L793 # M1L473 & (Q1_sload_path[2] # !UE1L53Q);


--M1L993 is slaveregister:inst_slaveregister|i4802~956
--operation mode is normal

M1L993 = M1L593 # M1_i3544 & M1L634 & M1L893;


--U1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2]
--operation mode is normal

U1_inst16[2]_lut_out = Q91_q[2];
U1_inst16[2] = DFFE(U1_inst16[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[2]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[2] # !M1L0231 & M1_COMM_ctrl_local.tx_head[2]);
M1_COMM_ctrl_local.tx_head[2] = DFFE(M1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L004 is slaveregister:inst_slaveregister|i4802~957
--operation mode is normal

M1L004 = U1_inst16[2] & (M1_COMM_ctrl_local.tx_head[2] # UE1L53Q) # !U1_inst16[2] & M1_COMM_ctrl_local.tx_head[2] & !UE1L53Q;


--M1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[2]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[2] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[2]);
M1_COMM_ctrl_local.rx_tail[2] = DFFE(M1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L104 is slaveregister:inst_slaveregister|i4802~958
--operation mode is normal

M1L104 = Q9_q[2] & (M1_COMM_ctrl_local.rx_tail[2] # UE1L53Q) # !Q9_q[2] & M1_COMM_ctrl_local.rx_tail[2] & !UE1L53Q;


--M1L204 is slaveregister:inst_slaveregister|i4802~959
--operation mode is normal

M1L204 = M1_i2716 & M1L104 & !M1_i2901 # !M1_i2716 & M1L004;


--M1L304 is slaveregister:inst_slaveregister|i4802~960
--operation mode is normal

M1L304 = M1L592 & UE1L34Q & UE1L53Q & M1L804;

--M1L114 is slaveregister:inst_slaveregister|i4802~977
--operation mode is normal

M1L114 = M1L592 & UE1L34Q & UE1L53Q & M1L804;


--M1L404 is slaveregister:inst_slaveregister|i4802~961
--operation mode is normal

M1L404 = M1L704 # M1L204 # M1L304 & Q1_sload_path[2];


--M1L826 is slaveregister:inst_slaveregister|i5058~138
--operation mode is normal

M1L826 = M1L736 & (M1L393 # M1L993 # M1L404);


--K1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2]
--operation mode is normal

K1_RM_sn_data[2]_lut_out = K1_RM_sn_data_int[2];
K1_RM_sn_data[2] = DFFE(K1_RM_sn_data[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L926 is slaveregister:inst_slaveregister|i5058~139
--operation mode is normal

M1L926 = M1L343 & M1L633 & K1_RM_sn_data[2] & !UE1L93Q;


--M1L036 is slaveregister:inst_slaveregister|i5058~140
--operation mode is normal

M1L036 = M1L743 & M1L644 & (M1_i1639 # !M1L633);


--VC1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342
--operation mode is normal

VC1L68 = VC1L33 # VC1L53 # VC1L73 # VC1L93;


--VC1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343
--operation mode is normal

VC1L78 = VC1L34 # VC1L54;


--VC1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344
--operation mode is normal

VC1L88 = VC1L74 & (VC1L68 # VC1L14 # VC1L78);


--VC1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345
--operation mode is normal

VC1L98 = VC1L94 # VC1L15 # VC1L35 # VC1L55;


--VC1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13]
--operation mode is normal

VC1_tx_dpr_waddr[13]_lut_out = M1_COMM_ctrl_local.tx_head[13];
VC1_tx_dpr_waddr[13] = DFFE(VC1_tx_dpr_waddr[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14]
--operation mode is normal

VC1_tx_dpr_waddr[14]_lut_out = M1_COMM_ctrl_local.tx_head[14];
VC1_tx_dpr_waddr[14] = DFFE(VC1_tx_dpr_waddr[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189
--operation mode is normal

VC1L1 = Q91_q[14] & (Q91_q[13] & !VC1_tx_dpr_waddr[13] # !VC1_tx_dpr_waddr[14]) # !Q91_q[14] & Q91_q[13] & !VC1_tx_dpr_waddr[13] & !VC1_tx_dpr_waddr[14];


--VC1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15]
--operation mode is normal

VC1_tx_dpr_waddr[15]_lut_out = M1_COMM_ctrl_local.tx_head[15];
VC1_tx_dpr_waddr[15] = DFFE(VC1_tx_dpr_waddr[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190
--operation mode is normal

VC1L2 = VC1L1 & (Q91_q[15] # !VC1_tx_dpr_waddr[15]) # !VC1L1 & Q91_q[15] & !VC1_tx_dpr_waddr[15];

--VC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192
--operation mode is normal

VC1L3 = VC1L1 & (Q91_q[15] # !VC1_tx_dpr_waddr[15]) # !VC1L1 & Q91_q[15] & !VC1_tx_dpr_waddr[15];


--M1L136 is slaveregister:inst_slaveregister|i5058~141
--operation mode is normal

M1L136 = !VC1L2 & (VC1L75 # VC1L88 # VC1L98);


--M1L236 is slaveregister:inst_slaveregister|i5058~142
--operation mode is normal

M1L236 = M1L926 # M1L036 & (M1L536 # M1L136);


--M1L336 is slaveregister:inst_slaveregister|i5058~143
--operation mode is normal

M1L336 = M1L826 # M1L436 # UE1L53Q & M1L236;


--M1L579 is slaveregister:inst_slaveregister|i5474~355
--operation mode is normal

M1L579 = M1L1001 & (M1L027 # M1L127 & M1L336);


--M1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2]
--operation mode is normal

M1_CS_ctrl_local.CS_time[2]_lut_out = CF1_MASTERHWDATA[2];
M1_CS_ctrl_local.CS_time[2] = DFFE(M1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L679 is slaveregister:inst_slaveregister|i5474~356
--operation mode is normal

M1L679 = M1_CS_ctrl_local.CS_time[2] & (M1_CS_ctrl_local.CS_enable[2] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[2] & M1_CS_ctrl_local.CS_enable[2] & !UE1L53Q;


--M1L779 is slaveregister:inst_slaveregister|i5474~357
--operation mode is normal

M1L779 = M1_i959 & M1_i763 & M1L229 & M1L679;


--M1L879 is slaveregister:inst_slaveregister|i5474~358
--operation mode is normal

M1L879 = Q44_sload_path[34] & (Q44_sload_path[2] # UE1L53Q) # !Q44_sload_path[34] & Q44_sload_path[2] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out = CF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_cable_length_up[0][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_rx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[0]
--operation mode is normal

M1_LC_ctrl_local.lc_rx_enable[0]_lut_out = CF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_rx_enable[0] = DFFE(M1_LC_ctrl_local.lc_rx_enable[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L979 is slaveregister:inst_slaveregister|i5474~359
--operation mode is normal

M1L979 = M1_LC_ctrl_local.lc_cable_length_up[0][2] & (M1_LC_ctrl_local.lc_rx_enable[0] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][2] & M1_LC_ctrl_local.lc_rx_enable[0] & !UE1L53Q;


--M1L089 is slaveregister:inst_slaveregister|i5474~360
--operation mode is normal

M1L089 = M1_i763 & M1L979 & !M1_i959 # !M1_i763 & M1L879;


--M1_LC_ctrl_local.lc_cable_length_down[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out = CF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_cable_length_down[0][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L189 is slaveregister:inst_slaveregister|i5474~361
--operation mode is normal

M1L189 = M1L779 # M1L089 # M1_LC_ctrl_local.lc_cable_length_down[0][2] & M1L699;


--M1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[3]_lut_out = CF1_MASTERHWDATA[3];
M1_DAQ_ctrl_local.trigger_enable[3] = DFFE(M1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L3921 is slaveregister:inst_slaveregister|i5665~67
--operation mode is normal

M1L3921 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[3] & !UE1L73Q;


--AF1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
AF1_q[3]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[3]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[3] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[3]_write_address, AF1_q[3]_read_address);


--M1L4921 is slaveregister:inst_slaveregister|i5665~68
--operation mode is normal

M1L4921 = M1L592 & AF1_q[3] & !UE1L34Q & !UE1L24Q;


--M1L5921 is slaveregister:inst_slaveregister|i5665~69
--operation mode is normal

M1L5921 = M1L3921 # M1L4921 # M1L9921 & PD1L022Q;


--M1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3]
--operation mode is normal

M1_CS_ctrl_local.CS_time[3]_lut_out = CF1_MASTERHWDATA[3];
M1_CS_ctrl_local.CS_time[3] = DFFE(M1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L869 is slaveregister:inst_slaveregister|i5473~356
--operation mode is normal

M1L869 = M1_CS_ctrl_local.CS_time[3] & (M1_CS_ctrl_local.CS_enable[3] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[3] & M1_CS_ctrl_local.CS_enable[3] & !UE1L53Q;


--M1L969 is slaveregister:inst_slaveregister|i5473~357
--operation mode is normal

M1L969 = M1_i959 & M1_i763 & M1L229 & M1L869;


--M1L079 is slaveregister:inst_slaveregister|i5473~358
--operation mode is normal

M1L079 = Q44_sload_path[35] & (Q44_sload_path[3] # UE1L53Q) # !Q44_sload_path[35] & Q44_sload_path[3] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out = CF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_cable_length_up[0][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_rx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[1]
--operation mode is normal

M1_LC_ctrl_local.lc_rx_enable[1]_lut_out = CF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_rx_enable[1] = DFFE(M1_LC_ctrl_local.lc_rx_enable[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L179 is slaveregister:inst_slaveregister|i5473~359
--operation mode is normal

M1L179 = M1_LC_ctrl_local.lc_cable_length_up[0][3] & (M1_LC_ctrl_local.lc_rx_enable[1] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][3] & M1_LC_ctrl_local.lc_rx_enable[1] & !UE1L53Q;


--M1L279 is slaveregister:inst_slaveregister|i5473~360
--operation mode is normal

M1L279 = M1_i763 & M1L179 & !M1_i959 # !M1_i763 & M1L079;


--M1_LC_ctrl_local.lc_cable_length_down[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out = CF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_cable_length_down[0][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L379 is slaveregister:inst_slaveregister|i5473~361
--operation mode is normal

M1L379 = M1L969 # M1L279 # M1_LC_ctrl_local.lc_cable_length_down[0][3] & M1L699;


--C1L11Q is calibration_sources:inst_calibration_sources|cs_flash_time[3]~reg0
--operation mode is normal

C1L11Q_lut_out = Q44_sload_path[3];
C1L11Q = DFFE(C1L11Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L34Q is calibration_sources:inst_calibration_sources|cs_flash_time[35]~reg0
--operation mode is normal

C1L34Q_lut_out = Q44_sload_path[35];
C1L34Q = DFFE(C1L34Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L317 is slaveregister:inst_slaveregister|i5217~149
--operation mode is normal

M1L317 = M1_i1499 & C1L34Q & !M1_i1583 # !M1_i1499 & C1L11Q;


--K1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3]
--operation mode is normal

K1_RM_rate_SPE[3]_lut_out = Q24_q[3];
K1_RM_rate_SPE[3] = DFFE(K1_RM_rate_SPE[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3]
--operation mode is normal

K1_RM_rate_MPE[3]_lut_out = Q14_q[3];
K1_RM_rate_MPE[3] = DFFE(K1_RM_rate_MPE[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L417 is slaveregister:inst_slaveregister|i5217~150
--operation mode is normal

M1L417 = UE1L63Q & K1_RM_rate_MPE[3] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[3] & UE1L53Q;


--M1L517 is slaveregister:inst_slaveregister|i5217~151
--operation mode is normal

M1L517 = M1L317 # M1L637 & M1L417 & !M1_i1653;


--M1L479 is slaveregister:inst_slaveregister|i5473~362
--operation mode is normal

M1L479 = M1L379 # M1L1001 & (M1L617 # M1L517);


--M1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[4]_lut_out = CF1_MASTERHWDATA[4];
M1_DAQ_ctrl_local.trigger_enable[4] = DFFE(M1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L0921 is slaveregister:inst_slaveregister|i5664~67
--operation mode is normal

M1L0921 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[4] & !UE1L73Q;


--AF1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
AF1_q[4]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[4]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[4] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[4]_write_address, AF1_q[4]_read_address);


--M1L1921 is slaveregister:inst_slaveregister|i5664~68
--operation mode is normal

M1L1921 = M1L592 & AF1_q[4] & !UE1L34Q & !UE1L24Q;


--M1L2921 is slaveregister:inst_slaveregister|i5664~69
--operation mode is normal

M1L2921 = M1L0921 # M1L1921 # M1L9921 & PD1L122Q;


--M1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4]
--operation mode is normal

M1_CS_ctrl_local.CS_time[4]_lut_out = CF1_MASTERHWDATA[4];
M1_CS_ctrl_local.CS_time[4] = DFFE(M1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[4]_lut_out = CF1_MASTERHWDATA[4];
M1_CS_ctrl_local.CS_enable[4] = DFFE(M1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L169 is slaveregister:inst_slaveregister|i5472~355
--operation mode is normal

M1L169 = M1_CS_ctrl_local.CS_time[4] & (M1_CS_ctrl_local.CS_enable[4] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[4] & M1_CS_ctrl_local.CS_enable[4] & !UE1L53Q;


--M1L269 is slaveregister:inst_slaveregister|i5472~356
--operation mode is normal

M1L269 = M1_i959 & M1_i763 & M1L229 & M1L169;


--M1L369 is slaveregister:inst_slaveregister|i5472~357
--operation mode is normal

M1L369 = Q44_sload_path[36] & (Q44_sload_path[4] # UE1L53Q) # !Q44_sload_path[36] & Q44_sload_path[4] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out = CF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_cable_length_up[0][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_length[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[0]
--operation mode is normal

M1_LC_ctrl_local.lc_length[0]_lut_out = CF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_length[0] = DFFE(M1_LC_ctrl_local.lc_length[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L469 is slaveregister:inst_slaveregister|i5472~358
--operation mode is normal

M1L469 = M1_LC_ctrl_local.lc_cable_length_up[0][4] & (M1_LC_ctrl_local.lc_length[0] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][4] & M1_LC_ctrl_local.lc_length[0] & !UE1L53Q;


--M1L569 is slaveregister:inst_slaveregister|i5472~359
--operation mode is normal

M1L569 = M1_i763 & M1L469 & !M1_i959 # !M1_i763 & M1L369;


--M1_LC_ctrl_local.lc_cable_length_down[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out = CF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_cable_length_down[0][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L669 is slaveregister:inst_slaveregister|i5472~360
--operation mode is normal

M1L669 = M1L269 # M1L569 # M1_LC_ctrl_local.lc_cable_length_down[0][4] & M1L699;


--M1L206 is slaveregister:inst_slaveregister|i5057~963
--operation mode is normal

M1L206 = M1_i1924 & M1L644 & !M1L743 & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDb0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDb0thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1_i3759 is slaveregister:inst_slaveregister|i3759
--operation mode is normal

M1_i3759 = UE1L83Q # !UE1L14Q # !M1L863 # !M1L913;


--M1L285 is slaveregister:inst_slaveregister|i5056~930
--operation mode is normal

M1L285 = M1_i3544 & M1_COMPR_ctrl_local.ATWDb0thres[4] & M1L634 & !M1_i3759;


--M1_COMPR_ctrl_local.ATWDa0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDa0thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L385 is slaveregister:inst_slaveregister|i5056~931
--operation mode is normal

M1L385 = M1L394 & M1_i2716 & M1_i3069 & M1_COMPR_ctrl_local.ATWDa0thres[4];


--M1L485 is slaveregister:inst_slaveregister|i5056~932
--operation mode is normal

M1L485 = M1_i2901 & M1_i2716 & Q8_pre_out[4] & !M1_i3069;


--M1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4]
--operation mode is normal

M1_COMM_ctrl_local.id[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMM_ctrl_local.id[4] = DFFE(M1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L504 is slaveregister:inst_slaveregister|i4802~962
--operation mode is normal

M1L504 = M1L753 & M1_i2716 & M1_i3069 & UE1L83Q;

--M1L904 is slaveregister:inst_slaveregister|i4802~975
--operation mode is normal

M1L904 = M1L753 & M1_i2716 & M1_i3069 & UE1L83Q;


--M1L585 is slaveregister:inst_slaveregister|i5056~933
--operation mode is normal

M1L585 = M1L385 # M1L485 # M1_COMM_ctrl_local.id[4] & M1L504;


--M1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[4]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[4] # !M1L0231 & M1_COMM_ctrl_local.tx_head[4]);
M1_COMM_ctrl_local.tx_head[4] = DFFE(M1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[4]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[4] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[4]);
M1_COMM_ctrl_local.rx_tail[4] = DFFE(M1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L685 is slaveregister:inst_slaveregister|i5056~934
--operation mode is normal

M1L685 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[4] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[4];


--M1L785 is slaveregister:inst_slaveregister|i5056~935
--operation mode is normal

M1L785 = M1L206 & (M1L285 # M1L585 # M1L685);


--K1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4]
--operation mode is normal

K1_RM_sn_data[4]_lut_out = K1_RM_sn_data_int[4];
K1_RM_sn_data[4] = DFFE(K1_RM_sn_data[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L885 is slaveregister:inst_slaveregister|i5056~936
--operation mode is normal

M1L885 = M1L633 & K1_RM_sn_data[4] & UE1L53Q & !M1_i1639;


--M1_int_enable[4] is slaveregister:inst_slaveregister|int_enable[4]
--operation mode is normal

M1_int_enable[4]_lut_out = CF1_MASTERHWDATA[4];
M1_int_enable[4] = DFFE(M1_int_enable[4]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--M1_i2341 is slaveregister:inst_slaveregister|i2341
--operation mode is normal

M1_i2341 = UE1L24Q # !UE1L93Q # !M1L443 # !M1L783;


--M1L985 is slaveregister:inst_slaveregister|i5056~937
--operation mode is normal

M1L985 = M1L043 & M1_int_enable[4] & !M1_i2341 & !UE1L53Q;


--AB1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg
--operation mode is normal

AB1L7Q_lut_out = AB1L6Q & AB1L71 & AB1L91 & !AB1L4Q;
AB1L7Q = DFFE(AB1L7Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--M1L095 is slaveregister:inst_slaveregister|i5056~938
--operation mode is normal

M1L095 = M1L743 & AB1L7Q & UE1L53Q & M1L644;


--M1L195 is slaveregister:inst_slaveregister|i5056~939
--operation mode is normal

M1L195 = M1L885 # M1_i1924 & (M1L985 # M1L095);


--M1L5811 is slaveregister:inst_slaveregister|i5648~187
--operation mode is normal

M1L5811 = M1L304 & (M1L363 # !M1L863 # !M1L913);


--M1L135 is slaveregister:inst_slaveregister|i5054~1145
--operation mode is normal

M1L135 = M1_i1924 & M1L644 & !M1L743;


--M1L065 is slaveregister:inst_slaveregister|i5055~915
--operation mode is normal

M1L065 = M1_i3544 & M1L5811 & M1L634 & M1L135;


--M1L295 is slaveregister:inst_slaveregister|i5056~940
--operation mode is normal

M1L295 = M1L195 # M1L065 & Q1_sload_path[4];


--M1L907 is slaveregister:inst_slaveregister|i5216~150
--operation mode is normal

M1L907 = M1L127 & (M1L106 # M1L785 # M1L295);


--C1L21Q is calibration_sources:inst_calibration_sources|cs_flash_time[4]~reg0
--operation mode is normal

C1L21Q_lut_out = Q44_sload_path[4];
C1L21Q = DFFE(C1L21Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L44Q is calibration_sources:inst_calibration_sources|cs_flash_time[36]~reg0
--operation mode is normal

C1L44Q_lut_out = Q44_sload_path[36];
C1L44Q = DFFE(C1L44Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L017 is slaveregister:inst_slaveregister|i5216~151
--operation mode is normal

M1L017 = M1_i1499 & C1L44Q & !M1_i1583 # !M1_i1499 & C1L21Q;


--K1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4]
--operation mode is normal

K1_RM_rate_SPE[4]_lut_out = Q24_q[4];
K1_RM_rate_SPE[4] = DFFE(K1_RM_rate_SPE[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4]
--operation mode is normal

K1_RM_rate_MPE[4]_lut_out = Q14_q[4];
K1_RM_rate_MPE[4] = DFFE(K1_RM_rate_MPE[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L117 is slaveregister:inst_slaveregister|i5216~152
--operation mode is normal

M1L117 = UE1L63Q & K1_RM_rate_MPE[4] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[4] & UE1L53Q;


--M1L217 is slaveregister:inst_slaveregister|i5216~153
--operation mode is normal

M1L217 = M1L017 # M1L637 & M1L117 & !M1_i1653;


--M1L769 is slaveregister:inst_slaveregister|i5472~361
--operation mode is normal

M1L769 = M1L669 # M1L1001 & (M1L907 # M1L217);


--M1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[5]_lut_out = CF1_MASTERHWDATA[5];
M1_DAQ_ctrl_local.trigger_enable[5] = DFFE(M1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L7821 is slaveregister:inst_slaveregister|i5663~68
--operation mode is normal

M1L7821 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[5] & !UE1L73Q;


--AF1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
AF1_q[5]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[5]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[5] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[5]_write_address, AF1_q[5]_read_address);


--M1L8821 is slaveregister:inst_slaveregister|i5663~69
--operation mode is normal

M1L8821 = M1L592 & AF1_q[5] & !UE1L34Q & !UE1L24Q;


--M1L9821 is slaveregister:inst_slaveregister|i5663~70
--operation mode is normal

M1L9821 = M1L7821 # M1L8821 # M1L9921 & PD1L222Q;


--M1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5]
--operation mode is normal

M1_CS_ctrl_local.CS_time[5]_lut_out = CF1_MASTERHWDATA[5];
M1_CS_ctrl_local.CS_time[5] = DFFE(M1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5]
--operation mode is normal

M1_CS_ctrl_local.CS_enable[5]_lut_out = CF1_MASTERHWDATA[5];
M1_CS_ctrl_local.CS_enable[5] = DFFE(M1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L459 is slaveregister:inst_slaveregister|i5471~355
--operation mode is normal

M1L459 = M1_CS_ctrl_local.CS_time[5] & (M1_CS_ctrl_local.CS_enable[5] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[5] & M1_CS_ctrl_local.CS_enable[5] & !UE1L53Q;


--M1L559 is slaveregister:inst_slaveregister|i5471~356
--operation mode is normal

M1L559 = M1_i959 & M1_i763 & M1L229 & M1L459;


--M1L659 is slaveregister:inst_slaveregister|i5471~357
--operation mode is normal

M1L659 = Q44_sload_path[37] & (Q44_sload_path[5] # UE1L53Q) # !Q44_sload_path[37] & Q44_sload_path[5] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out = CF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_cable_length_up[0][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_length[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[1]
--operation mode is normal

M1_LC_ctrl_local.lc_length[1]_lut_out = CF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_length[1] = DFFE(M1_LC_ctrl_local.lc_length[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L759 is slaveregister:inst_slaveregister|i5471~358
--operation mode is normal

M1L759 = M1_LC_ctrl_local.lc_cable_length_up[0][5] & (M1_LC_ctrl_local.lc_length[1] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][5] & M1_LC_ctrl_local.lc_length[1] & !UE1L53Q;


--M1L859 is slaveregister:inst_slaveregister|i5471~359
--operation mode is normal

M1L859 = M1_i763 & M1L759 & !M1_i959 # !M1_i763 & M1L659;


--M1_LC_ctrl_local.lc_cable_length_down[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out = CF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_cable_length_down[0][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L959 is slaveregister:inst_slaveregister|i5471~360
--operation mode is normal

M1L959 = M1L559 # M1L859 # M1_LC_ctrl_local.lc_cable_length_down[0][5] & M1L699;


--M1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[6]_lut_out = CF1_MASTERHWDATA[6];
M1_DAQ_ctrl_local.trigger_enable[6] = DFFE(M1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L4821 is slaveregister:inst_slaveregister|i5662~68
--operation mode is normal

M1L4821 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[6] & !UE1L73Q;


--AF1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
AF1_q[6]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[6]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[6] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[6]_write_address, AF1_q[6]_read_address);


--M1L5821 is slaveregister:inst_slaveregister|i5662~69
--operation mode is normal

M1L5821 = M1L592 & AF1_q[6] & !UE1L34Q & !UE1L24Q;


--M1L6821 is slaveregister:inst_slaveregister|i5662~70
--operation mode is normal

M1L6821 = M1L4821 # M1L5821 # M1L9921 & PD1L322Q;


--M1L649 is slaveregister:inst_slaveregister|i5470~219
--operation mode is normal

M1L649 = Q44_sload_path[38] & (Q44_sload_path[6] # UE1L53Q) # !Q44_sload_path[38] & Q44_sload_path[6] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out = CF1_MASTERHWDATA[6];
M1_LC_ctrl_local.lc_cable_length_up[0][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.LC_up_and_down is slaveregister:inst_slaveregister|LC_ctrl_local.LC_up_and_down
--operation mode is normal

M1_LC_ctrl_local.LC_up_and_down_lut_out = CF1_MASTERHWDATA[6];
M1_LC_ctrl_local.LC_up_and_down = DFFE(M1_LC_ctrl_local.LC_up_and_down_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L749 is slaveregister:inst_slaveregister|i5470~220
--operation mode is normal

M1L749 = M1_LC_ctrl_local.lc_cable_length_up[0][6] & (M1_LC_ctrl_local.LC_up_and_down # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[0][6] & M1_LC_ctrl_local.LC_up_and_down & !UE1L53Q;


--M1L849 is slaveregister:inst_slaveregister|i5470~221
--operation mode is normal

M1L849 = M1_i763 & M1L749 & !M1_i959 # !M1_i763 & M1L649;


--M1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[7]_lut_out = CF1_MASTERHWDATA[7];
M1_DAQ_ctrl_local.trigger_enable[7] = DFFE(M1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L1821 is slaveregister:inst_slaveregister|i5661~68
--operation mode is normal

M1L1821 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[7] & !UE1L73Q;


--AF1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
AF1_q[7]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[7]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[7] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[7]_write_address, AF1_q[7]_read_address);


--M1L2821 is slaveregister:inst_slaveregister|i5661~69
--operation mode is normal

M1L2821 = M1L592 & AF1_q[7] & !UE1L34Q & !UE1L24Q;


--M1L3821 is slaveregister:inst_slaveregister|i5661~70
--operation mode is normal

M1L3821 = M1L1821 # M1L2821 # M1L9921 & PD1L422Q;


--M1_LC_ctrl_local.LC_disc_source is slaveregister:inst_slaveregister|LC_ctrl_local.LC_disc_source
--operation mode is normal

M1_LC_ctrl_local.LC_disc_source_lut_out = CF1_MASTERHWDATA[7];
M1_LC_ctrl_local.LC_disc_source = DFFE(M1_LC_ctrl_local.LC_disc_source_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L539 is slaveregister:inst_slaveregister|i5469~390
--operation mode is normal

M1L539 = M1_i763 & M1_LC_ctrl_local.LC_disc_source & !M1_i959 & !UE1L53Q;


--M1L639 is slaveregister:inst_slaveregister|i5469~391
--operation mode is normal

M1L639 = Q44_sload_path[7] & !M1_i763 & !UE1L53Q;


--M1L739 is slaveregister:inst_slaveregister|i5469~392
--operation mode is normal

M1L739 = M1L913 & M1L043 & Q44_sload_path[39] & !UE1L14Q;


--M1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7]
--operation mode is normal

M1_CS_ctrl_local.CS_time[7]_lut_out = CF1_MASTERHWDATA[7];
M1_CS_ctrl_local.CS_time[7] = DFFE(M1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L839 is slaveregister:inst_slaveregister|i5469~393
--operation mode is normal

M1L839 = UE1L14Q # !M1L713 & !M1L043 # !M1L913;


--M1L939 is slaveregister:inst_slaveregister|i5469~394
--operation mode is normal

M1L939 = M1L739 # M1L229 & M1_CS_ctrl_local.CS_time[7] & M1L839;


--M1L049 is slaveregister:inst_slaveregister|i5469~395
--operation mode is normal

M1L049 = M1L539 # M1L639 # UE1L53Q & M1L939;


--AF1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
AF1_q[8]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[8]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[8] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[8]_write_address, AF1_q[8]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[8]_lut_out = CF1_MASTERHWDATA[8];
M1_DAQ_ctrl_local.trigger_enable[8] = DFFE(M1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L0821 is slaveregister:inst_slaveregister|i5660~75
--operation mode is normal

M1L0821 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[8] & !M1_i150 # !M1_i38 & AF1_q[8];


--M1L7301 is slaveregister:inst_slaveregister|i5596~167
--operation mode is normal

M1L7301 = M1L603 & UE1L53Q & PD1L522Q & !UE1L73Q;


--M1L8301 is slaveregister:inst_slaveregister|i5596~168
--operation mode is normal

M1L8301 = Q44_sload_path[40] & (Q44_sload_path[8] # UE1L53Q) # !Q44_sload_path[40] & Q44_sload_path[8] & !UE1L53Q;


--M1L9301 is slaveregister:inst_slaveregister|i5596~169
--operation mode is normal

M1L9301 = M1L7301 # M1L8031 & M1L8301 & !M1_i763;


--M1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0]
--operation mode is normal

M1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = CF1_MASTERHWDATA[8];
M1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(M1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L0401 is slaveregister:inst_slaveregister|i5596~170
--operation mode is normal

M1L0401 = M1L203 & M1_DAQ_ctrl_local.DAQ_mode[0] & UE1L73Q & !UE1L53Q;


--M1L949 is slaveregister:inst_slaveregister|i5470~222
--operation mode is normal

M1L949 = !M1_i959 & (UE1L14Q # !M1L043 # !M1L913);

--M1L359 is slaveregister:inst_slaveregister|i5470~229
--operation mode is normal

M1L359 = !M1_i959 & (UE1L14Q # !M1L043 # !M1L913);


--M1_LC_ctrl_local.lc_cable_length_up[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out = CF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_cable_length_up[1][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_mode[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_mode[0]
--operation mode is normal

M1_LC_ctrl_local.lc_self_mode[0]_lut_out = CF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_self_mode[0] = DFFE(M1_LC_ctrl_local.lc_self_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L1401 is slaveregister:inst_slaveregister|i5596~171
--operation mode is normal

M1L1401 = M1_LC_ctrl_local.lc_cable_length_up[1][0] & (M1_LC_ctrl_local.lc_self_mode[0] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][0] & M1_LC_ctrl_local.lc_self_mode[0] & !UE1L53Q;


--M1L2401 is slaveregister:inst_slaveregister|i5596~172
--operation mode is normal

M1L2401 = M1L0401 # M1L949 & M1L8031 & M1L1401;


--XD2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0
--operation mode is normal

XD2L1Q_lut_out = XD2L07 # XD2L1Q & (XD2L17 # XD2L27);
XD2L1Q = DFFE(XD2L1Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--M1L3401 is slaveregister:inst_slaveregister|i5596~173
--operation mode is normal

M1L3401 = M1L9301 # M1L2401 # XD2L1Q & M1L4031;


--M1L4401 is slaveregister:inst_slaveregister|i5596~174
--operation mode is normal

M1L4401 = M1_i763 & M1L8031 & (M1_i1064 # UE1L63Q);

--M1L6401 is slaveregister:inst_slaveregister|i5596~177
--operation mode is normal

M1L6401 = M1_i763 & M1L8031 & (M1_i1064 # UE1L63Q);


--M1L227 is slaveregister:inst_slaveregister|i5218~162
--operation mode is normal

M1L227 = M1L999 # UE1L93Q # !M1L033 # !M1L343;


--M1L567 is slaveregister:inst_slaveregister|i5342~305
--operation mode is normal

M1L567 = M1_i1176 & M1_i1078 & M1_i1583 & M1L227;


--M1L494 is slaveregister:inst_slaveregister|i5052~757
--operation mode is normal

M1L494 = M1_i1924 & UE1L53Q & M1L644 & !M1L743;


--M1L594 is slaveregister:inst_slaveregister|i5052~758
--operation mode is normal

M1L594 = M1_i2901 & M1_i2716 & Q6_sload_path[8] & !M1_i3069;


--M1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40]
--operation mode is normal

M1_COMM_ctrl_local.id[40]_lut_out = CF1_MASTERHWDATA[8];
M1_COMM_ctrl_local.id[40] = DFFE(M1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L694 is slaveregister:inst_slaveregister|i5052~759
--operation mode is normal

M1L694 = M1L753 & M1_COMM_ctrl_local.id[40] & UE1L83Q;


--M1_COMPR_ctrl_local.FADCthres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[8]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.FADCthres[8] = DFFE(M1_COMPR_ctrl_local.FADCthres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L794 is slaveregister:inst_slaveregister|i5052~760
--operation mode is normal

M1L794 = M1_i3270 & M1_COMPR_ctrl_local.FADCthres[8] & !M1_i3544 & !UE1L63Q;


--M1L894 is slaveregister:inst_slaveregister|i5052~761
--operation mode is normal

M1L894 = M1L594 # M1L134 & (M1L694 # M1L794);


--U1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8]
--operation mode is normal

U1_inst16[8]_lut_out = Q91_q[8];
U1_inst16[8] = DFFE(U1_inst16[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L994 is slaveregister:inst_slaveregister|i5052~762
--operation mode is normal

M1L994 = M1_i2716 & Q9_q[8] & !M1_i2901 # !M1_i2716 & U1_inst16[8];


--M1L005 is slaveregister:inst_slaveregister|i5052~763
--operation mode is normal

M1L005 = M1L905 # M1L494 & (M1L894 # M1L994);


--M1_COMPR_ctrl_local.ATWDb2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDb2thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDb0thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L105 is slaveregister:inst_slaveregister|i5052~764
--operation mode is normal

M1L105 = M1_COMPR_ctrl_local.ATWDb2thres[8] & (M1_COMPR_ctrl_local.ATWDb0thres[8] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb2thres[8] & M1_COMPR_ctrl_local.ATWDb0thres[8] & !UE1L53Q;


--M1L205 is slaveregister:inst_slaveregister|i5052~765
--operation mode is normal

M1L205 = M1_i1924 & M1L644 & M1L105 & !M1L743;


--M1L305 is slaveregister:inst_slaveregister|i5052~766
--operation mode is normal

M1L305 = M1_i3544 & M1L634 & M1L205 & !M1_i3759;


--M1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[8]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[8] # !M1L0231 & M1_COMM_ctrl_local.tx_head[8]);
M1_COMM_ctrl_local.tx_head[8] = DFFE(M1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L405 is slaveregister:inst_slaveregister|i5052~767
--operation mode is normal

M1L405 = M1_COMM_ctrl_local.tx_head[8] & M1L736 & !M1_i2716 & !UE1L53Q;


--M1L744 is slaveregister:inst_slaveregister|i5046~357
--operation mode is normal

M1L744 = M1L343 & M1L633 & UE1L53Q & !UE1L93Q;


--K1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8]
--operation mode is normal

K1_RM_sn_data[8]_lut_out = K1_RM_sn_data_int[8];
K1_RM_sn_data[8] = DFFE(K1_RM_sn_data[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L505 is slaveregister:inst_slaveregister|i5052~768
--operation mode is normal

M1L505 = M1L305 # M1L405 # M1L744 & K1_RM_sn_data[8];


--M1L857 is slaveregister:inst_slaveregister|i5340~283
--operation mode is normal

M1L857 = M1L567 & (M1L005 # M1L015 # M1L505);


--C1L84Q is calibration_sources:inst_calibration_sources|cs_flash_time[40]~reg0
--operation mode is normal

C1L84Q_lut_out = Q44_sload_path[40];
C1L84Q = DFFE(C1L84Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L957 is slaveregister:inst_slaveregister|i5340~284
--operation mode is normal

M1L957 = M1_i1176 & M1_i1078 & C1L84Q & !M1_i1583;


--K1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8]
--operation mode is normal

K1_RM_rate_MPE[8]_lut_out = Q14_q[8];
K1_RM_rate_MPE[8] = DFFE(K1_RM_rate_MPE[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L067 is slaveregister:inst_slaveregister|i5340~285
--operation mode is normal

M1L067 = M1_i1176 & M1L433 & M1_i1078 & K1_RM_rate_MPE[8];


--K1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8]
--operation mode is normal

K1_RM_rate_SPE[8]_lut_out = Q24_q[8];
K1_RM_rate_SPE[8] = DFFE(K1_RM_rate_SPE[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--C1L61Q is calibration_sources:inst_calibration_sources|cs_flash_time[8]~reg0
--operation mode is normal

C1L61Q_lut_out = Q44_sload_path[8];
C1L61Q = DFFE(C1L61Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8]
--operation mode is normal

M1_CS_ctrl_local.CS_time[8]_lut_out = CF1_MASTERHWDATA[8];
M1_CS_ctrl_local.CS_time[8] = DFFE(M1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L167 is slaveregister:inst_slaveregister|i5340~286
--operation mode is normal

M1L167 = C1L61Q & (M1_CS_ctrl_local.CS_time[8] # UE1L63Q) # !C1L61Q & M1_CS_ctrl_local.CS_time[8] & !UE1L63Q;


--M1L267 is slaveregister:inst_slaveregister|i5340~287
--operation mode is normal

M1L267 = M1_i1176 & M1L133 & K1_RM_rate_SPE[8] # !M1_i1176 & M1L167;


--M1L367 is slaveregister:inst_slaveregister|i5340~288
--operation mode is normal

M1L367 = M1L957 # M1L067 # UE1L53Q & M1L267;


--M1_LC_ctrl_local.lc_cable_length_down[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out = CF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_cable_length_down[1][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L467 is slaveregister:inst_slaveregister|i5340~289
--operation mode is normal

M1L467 = M1L367 # M1L717 & M1_LC_ctrl_local.lc_cable_length_down[1][0] & !M1_i1064;


--M1L5401 is slaveregister:inst_slaveregister|i5596~175
--operation mode is normal

M1L5401 = M1L3401 # M1L4401 & (M1L857 # M1L467);


--AF1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
AF1_q[9]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[9]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[9] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[9]_write_address, AF1_q[9]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[9]_lut_out = CF1_MASTERHWDATA[9];
M1_DAQ_ctrl_local.trigger_enable[9] = DFFE(M1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L9721 is slaveregister:inst_slaveregister|i5659~76
--operation mode is normal

M1L9721 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[9] & !M1_i150 # !M1_i38 & AF1_q[9];


--M1L9201 is slaveregister:inst_slaveregister|i5595~160
--operation mode is normal

M1L9201 = M1L603 & UE1L53Q & PD1L622Q & !UE1L73Q;


--M1L0301 is slaveregister:inst_slaveregister|i5595~161
--operation mode is normal

M1L0301 = Q44_sload_path[41] & (Q44_sload_path[9] # UE1L53Q) # !Q44_sload_path[41] & Q44_sload_path[9] & !UE1L53Q;


--M1L1301 is slaveregister:inst_slaveregister|i5595~162
--operation mode is normal

M1L1301 = M1L9201 # M1L8031 & M1L0301 & !M1_i763;


--M1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1]
--operation mode is normal

M1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = CF1_MASTERHWDATA[9];
M1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(M1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L2301 is slaveregister:inst_slaveregister|i5595~163
--operation mode is normal

M1L2301 = M1L203 & M1_DAQ_ctrl_local.DAQ_mode[1] & UE1L73Q & !UE1L53Q;


--M1_LC_ctrl_local.lc_self_mode[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_mode[1]
--operation mode is normal

M1_LC_ctrl_local.lc_self_mode[1]_lut_out = CF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_self_mode[1] = DFFE(M1_LC_ctrl_local.lc_self_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1_LC_ctrl_local.lc_cable_length_up[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out = !CF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_cable_length_up[1][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1L3301 is slaveregister:inst_slaveregister|i5595~164
--operation mode is normal

M1L3301 = M1_LC_ctrl_local.lc_self_mode[1] & (!M1_LC_ctrl_local.lc_cable_length_up[1][1] # !UE1L53Q) # !M1_LC_ctrl_local.lc_self_mode[1] & UE1L53Q & !M1_LC_ctrl_local.lc_cable_length_up[1][1];


--M1L4301 is slaveregister:inst_slaveregister|i5595~165
--operation mode is normal

M1L4301 = M1L2301 # M1L949 & M1L8031 & M1L3301;


--AE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0
--operation mode is normal

AE2L1Q_lut_out = AE2L6 & AE2L7 & (AE2L2 # AE2L4);
AE2L1Q = DFFE(AE2L1Q_lut_out, !GLOBAL(TE1_outclock1), , , !L1L4Q);


--M1L5301 is slaveregister:inst_slaveregister|i5595~166
--operation mode is normal

M1L5301 = M1L1301 # M1L4301 # AE2L1Q & M1L4031;


--AF1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
AF1_q[10]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[10]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[10] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[10]_write_address, AF1_q[10]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[10]_lut_out = CF1_MASTERHWDATA[10];
M1_DAQ_ctrl_local.trigger_enable[10] = DFFE(M1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L8721 is slaveregister:inst_slaveregister|i5658~59
--operation mode is normal

M1L8721 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[10] & !M1_i150 # !M1_i38 & AF1_q[10];


--M1_i334 is slaveregister:inst_slaveregister|i334
--operation mode is normal

M1_i334 = UE1L53Q # !UE1L73Q # !M1L203;


--M1L7101 is slaveregister:inst_slaveregister|i5594~502
--operation mode is normal

M1L7101 = M1L603 & UE1L53Q & PD1L722Q & !UE1L73Q;


--M1L8101 is slaveregister:inst_slaveregister|i5594~503
--operation mode is normal

M1L8101 = Q44_sload_path[42] & (Q44_sload_path[10] # UE1L53Q) # !Q44_sload_path[42] & Q44_sload_path[10] & !UE1L53Q;


--M1L9101 is slaveregister:inst_slaveregister|i5594~504
--operation mode is normal

M1L9101 = M1L913 & M1L043 & M1L8101 & !UE1L14Q;


--M1L0201 is slaveregister:inst_slaveregister|i5594~505
--operation mode is normal

M1L0201 = M1L9101 & (UE1L73Q & UE1L53Q # !M1L603);


--WD2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0]
--operation mode is normal

WD2_wr_ptr[0]_lut_out = !WD2_wr_ptr[0];
WD2_wr_ptr[0] = DFFE(WD2_wr_ptr[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , XD2L78Q);


--WD2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]
--operation mode is normal

WD2_wr_ptr[1]_lut_out = !WD2_wr_ptr[1];
WD2_wr_ptr[1] = DFFE(WD2_wr_ptr[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , WD2L103);


--WD2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]
--operation mode is normal

WD2_rd_ptr[1]_lut_out = !WD2_rd_ptr[1];
WD2_rd_ptr[1] = DFFE(WD2_rd_ptr[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , WD2L792);


--XD2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~774
--operation mode is normal

XD2L86 = WD2_wr_ptr[0] & WD2_rd_ptr[0] & (WD2_wr_ptr[1] $ WD2_rd_ptr[1]) # !WD2_wr_ptr[0] & !WD2_rd_ptr[0] & (WD2_wr_ptr[1] $ WD2_rd_ptr[1]);


--M1L1201 is slaveregister:inst_slaveregister|i5594~506
--operation mode is normal

M1L1201 = M1L603 & XD2L86 & UE1L73Q & !UE1L53Q;


--M1L2201 is slaveregister:inst_slaveregister|i5594~507
--operation mode is normal

M1L2201 = M1L7201 # M1L7101 # M1L0201 # M1L1201;


--M1_i602 is slaveregister:inst_slaveregister|i602
--operation mode is normal

M1_i602 = UE1L53Q # !UE1L73Q # !M1L603;


--M1L059 is slaveregister:inst_slaveregister|i5470~223
--operation mode is normal

M1L059 = M1_i959 & (UE1L14Q # !M1L043 # !M1L913);

--M1L259 is slaveregister:inst_slaveregister|i5470~228
--operation mode is normal

M1L259 = M1_i959 & (UE1L14Q # !M1L043 # !M1L913);


--C1L05Q is calibration_sources:inst_calibration_sources|cs_flash_time[42]~reg0
--operation mode is normal

C1L05Q_lut_out = Q44_sload_path[42];
C1L05Q = DFFE(C1L05Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L547 is slaveregister:inst_slaveregister|i5338~772
--operation mode is normal

M1L547 = M1_i1176 & M1_i1078 & C1L05Q & !M1_i1583;


--K1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10]
--operation mode is normal

K1_RM_rate_MPE[10]_lut_out = Q14_q[10];
K1_RM_rate_MPE[10] = DFFE(K1_RM_rate_MPE[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L647 is slaveregister:inst_slaveregister|i5338~773
--operation mode is normal

M1L647 = M1_i1176 & M1L433 & M1_i1078 & K1_RM_rate_MPE[10];


--K1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10]
--operation mode is normal

K1_RM_rate_SPE[10]_lut_out = Q24_q[10];
K1_RM_rate_SPE[10] = DFFE(K1_RM_rate_SPE[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--C1L81Q is calibration_sources:inst_calibration_sources|cs_flash_time[10]~reg0
--operation mode is normal

C1L81Q_lut_out = Q44_sload_path[10];
C1L81Q = DFFE(C1L81Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10]
--operation mode is normal

M1_CS_ctrl_local.CS_time[10]_lut_out = CF1_MASTERHWDATA[10];
M1_CS_ctrl_local.CS_time[10] = DFFE(M1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L747 is slaveregister:inst_slaveregister|i5338~774
--operation mode is normal

M1L747 = C1L81Q & (M1_CS_ctrl_local.CS_time[10] # UE1L63Q) # !C1L81Q & M1_CS_ctrl_local.CS_time[10] & !UE1L63Q;


--M1L847 is slaveregister:inst_slaveregister|i5338~775
--operation mode is normal

M1L847 = M1_i1176 & M1L133 & K1_RM_rate_SPE[10] # !M1_i1176 & M1L747;


--M1L947 is slaveregister:inst_slaveregister|i5338~776
--operation mode is normal

M1L947 = M1L547 # M1L647 # UE1L53Q & M1L847;


--M1L844 is slaveregister:inst_slaveregister|i5046~358
--operation mode is normal

M1L844 = M1_i1924 & M1_i2439 & M1L644;

--M1L354 is slaveregister:inst_slaveregister|i5046~369
--operation mode is normal

M1L354 = M1_i1924 & M1_i2439 & M1L644;


--M1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[10]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[10] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[10]);
M1_COMM_ctrl_local.rx_tail[10] = DFFE(M1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L464 is slaveregister:inst_slaveregister|i5050~805
--operation mode is normal

M1L464 = Q9_q[10] & (M1_COMM_ctrl_local.rx_tail[10] # UE1L53Q) # !Q9_q[10] & M1_COMM_ctrl_local.rx_tail[10] & !UE1L53Q;


--M1L564 is slaveregister:inst_slaveregister|i5050~806
--operation mode is normal

M1L564 = Q6_sload_path[10] & (Q8_pre_out[10] # UE1L53Q) # !Q6_sload_path[10] & Q8_pre_out[10] & !UE1L53Q;


--M1L664 is slaveregister:inst_slaveregister|i5050~807
--operation mode is normal

M1L664 = M1_i2901 & M1L564 & !M1_i3069 # !M1_i2901 & M1L464;


--M1L183 is slaveregister:inst_slaveregister|i4726~698
--operation mode is normal

M1L183 = M1_i2901 & (M1L353 # !UE1L14Q # !M1L992);


--M1L764 is slaveregister:inst_slaveregister|i5050~808
--operation mode is normal

M1L764 = Q1_sload_path[10] # !UE1L53Q;


--M1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42]
--operation mode is normal

M1_COMM_ctrl_local.id[42]_lut_out = CF1_MASTERHWDATA[10];
M1_COMM_ctrl_local.id[42] = DFFE(M1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10]
--operation mode is normal

M1_COMM_ctrl_local.id[10]_lut_out = CF1_MASTERHWDATA[10];
M1_COMM_ctrl_local.id[10] = DFFE(M1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L864 is slaveregister:inst_slaveregister|i5050~809
--operation mode is normal

M1L864 = M1_COMM_ctrl_local.id[42] & (M1_COMM_ctrl_local.id[10] # UE1L53Q) # !M1_COMM_ctrl_local.id[42] & M1_COMM_ctrl_local.id[10] & !UE1L53Q;


--M1L964 is slaveregister:inst_slaveregister|i5050~810
--operation mode is normal

M1L964 = M1_i3270 & M1L093 & M1L764 # !M1_i3270 & M1L864;


--M1L074 is slaveregister:inst_slaveregister|i5050~811
--operation mode is normal

M1L074 = M1L844 & (M1L664 # M1L183 & M1L964);


--M1L944 is slaveregister:inst_slaveregister|i5046~359
--operation mode is normal

M1L944 = M1_i1924 & UE1L63Q & M1L644 & !M1_i2439;

--M1L454 is slaveregister:inst_slaveregister|i5046~370
--operation mode is normal

M1L454 = M1_i1924 & UE1L63Q & M1L644 & !M1_i2439;


--U1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10]
--operation mode is normal

U1_inst16[10]_lut_out = Q91_q[10];
U1_inst16[10] = DFFE(U1_inst16[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[10]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[10] # !M1L0231 & M1_COMM_ctrl_local.tx_head[10]);
M1_COMM_ctrl_local.tx_head[10] = DFFE(M1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L174 is slaveregister:inst_slaveregister|i5050~812
--operation mode is normal

M1L174 = U1_inst16[10] & (M1_COMM_ctrl_local.tx_head[10] # UE1L53Q) # !U1_inst16[10] & M1_COMM_ctrl_local.tx_head[10] & !UE1L53Q;


--K1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10]
--operation mode is normal

K1_RM_sn_data[10]_lut_out = K1_RM_sn_data_int[10];
K1_RM_sn_data[10] = DFFE(K1_RM_sn_data[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L274 is slaveregister:inst_slaveregister|i5050~813
--operation mode is normal

M1L274 = M1L744 & (K1_RM_sn_data[10] # M1L944 & M1L174) # !M1L744 & M1L944 & M1L174;


--M1L057 is slaveregister:inst_slaveregister|i5338~777
--operation mode is normal

M1L057 = M1L947 # M1L567 & (M1L074 # M1L274);


--M1_LC_ctrl_local.lc_cable_length_down[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out = CF1_MASTERHWDATA[10];
M1_LC_ctrl_local.lc_cable_length_down[1][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L157 is slaveregister:inst_slaveregister|i5338~778
--operation mode is normal

M1L157 = M1_LC_ctrl_local.lc_cable_length_down[1][2] & UE1L63Q & !M1_i1064 & !UE1L53Q;


--M1L3201 is slaveregister:inst_slaveregister|i5594~508
--operation mode is normal

M1L3201 = M1L2201 # M1L5101 & (M1L057 # M1L157);


--M1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[11]_lut_out = CF1_MASTERHWDATA[11];
M1_DAQ_ctrl_local.trigger_enable[11] = DFFE(M1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L5721 is slaveregister:inst_slaveregister|i5657~67
--operation mode is normal

M1L5721 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[11] & !UE1L73Q;


--AF1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
AF1_q[11]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[11]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[11] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[11]_write_address, AF1_q[11]_read_address);


--M1L6721 is slaveregister:inst_slaveregister|i5657~68
--operation mode is normal

M1L6721 = M1L592 & AF1_q[11] & !UE1L34Q & !UE1L24Q;


--M1L7721 is slaveregister:inst_slaveregister|i5657~69
--operation mode is normal

M1L7721 = M1L5721 # M1L6721 # RD1_start_address[11] & M1L9921;


--M1L139 is slaveregister:inst_slaveregister|i5465~499
--operation mode is normal

M1L139 = Q44_sload_path[43] & (Q44_sload_path[11] # UE1L53Q) # !Q44_sload_path[43] & Q44_sload_path[11] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out = CF1_MASTERHWDATA[11];
M1_LC_ctrl_local.lc_cable_length_up[1][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[1]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[1]_lut_out = CF1_MASTERHWDATA[11];
M1_LC_ctrl_local.lc_self_window[1] = DFFE(M1_LC_ctrl_local.lc_self_window[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L239 is slaveregister:inst_slaveregister|i5465~500
--operation mode is normal

M1L239 = M1_LC_ctrl_local.lc_cable_length_up[1][3] & (M1_LC_ctrl_local.lc_self_window[1] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][3] & M1_LC_ctrl_local.lc_self_window[1] & !UE1L53Q;


--M1L339 is slaveregister:inst_slaveregister|i5465~501
--operation mode is normal

M1L339 = M1_i763 & M1L239 & !M1_i959 # !M1_i763 & M1L139;


--C1L15Q is calibration_sources:inst_calibration_sources|cs_flash_time[43]~reg0
--operation mode is normal

C1L15Q_lut_out = Q44_sload_path[43];
C1L15Q = DFFE(C1L15Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L837 is slaveregister:inst_slaveregister|i5337~768
--operation mode is normal

M1L837 = M1_i1176 & M1_i1078 & C1L15Q & !M1_i1583;


--K1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11]
--operation mode is normal

K1_RM_rate_MPE[11]_lut_out = Q14_q[11];
K1_RM_rate_MPE[11] = DFFE(K1_RM_rate_MPE[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L937 is slaveregister:inst_slaveregister|i5337~769
--operation mode is normal

M1L937 = M1_i1176 & M1L433 & M1_i1078 & K1_RM_rate_MPE[11];


--K1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11]
--operation mode is normal

K1_RM_rate_SPE[11]_lut_out = Q24_q[11];
K1_RM_rate_SPE[11] = DFFE(K1_RM_rate_SPE[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--C1L91Q is calibration_sources:inst_calibration_sources|cs_flash_time[11]~reg0
--operation mode is normal

C1L91Q_lut_out = Q44_sload_path[11];
C1L91Q = DFFE(C1L91Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11]
--operation mode is normal

M1_CS_ctrl_local.CS_time[11]_lut_out = CF1_MASTERHWDATA[11];
M1_CS_ctrl_local.CS_time[11] = DFFE(M1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L047 is slaveregister:inst_slaveregister|i5337~770
--operation mode is normal

M1L047 = C1L91Q & (M1_CS_ctrl_local.CS_time[11] # UE1L63Q) # !C1L91Q & M1_CS_ctrl_local.CS_time[11] & !UE1L63Q;


--M1L147 is slaveregister:inst_slaveregister|i5337~771
--operation mode is normal

M1L147 = M1_i1176 & M1L133 & K1_RM_rate_SPE[11] # !M1_i1176 & M1L047;


--M1L247 is slaveregister:inst_slaveregister|i5337~772
--operation mode is normal

M1L247 = M1L837 # M1L937 # UE1L53Q & M1L147;


--M1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[11]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[11] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[11]);
M1_COMM_ctrl_local.rx_tail[11] = DFFE(M1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L554 is slaveregister:inst_slaveregister|i5049~844
--operation mode is normal

M1L554 = Q9_q[11] & (M1_COMM_ctrl_local.rx_tail[11] # UE1L53Q) # !Q9_q[11] & M1_COMM_ctrl_local.rx_tail[11] & !UE1L53Q;


--M1L654 is slaveregister:inst_slaveregister|i5049~845
--operation mode is normal

M1L654 = Q6_sload_path[11] & (Q8_pre_out[11] # UE1L53Q) # !Q6_sload_path[11] & Q8_pre_out[11] & !UE1L53Q;


--M1L754 is slaveregister:inst_slaveregister|i5049~846
--operation mode is normal

M1L754 = M1_i2901 & M1L654 & !M1_i3069 # !M1_i2901 & M1L554;


--M1L854 is slaveregister:inst_slaveregister|i5049~847
--operation mode is normal

M1L854 = Q1_sload_path[11] # !UE1L53Q;


--M1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43]
--operation mode is normal

M1_COMM_ctrl_local.id[43]_lut_out = CF1_MASTERHWDATA[11];
M1_COMM_ctrl_local.id[43] = DFFE(M1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11]
--operation mode is normal

M1_COMM_ctrl_local.id[11]_lut_out = CF1_MASTERHWDATA[11];
M1_COMM_ctrl_local.id[11] = DFFE(M1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L954 is slaveregister:inst_slaveregister|i5049~848
--operation mode is normal

M1L954 = M1_COMM_ctrl_local.id[43] & (M1_COMM_ctrl_local.id[11] # UE1L53Q) # !M1_COMM_ctrl_local.id[43] & M1_COMM_ctrl_local.id[11] & !UE1L53Q;


--M1L064 is slaveregister:inst_slaveregister|i5049~849
--operation mode is normal

M1L064 = M1_i3270 & M1L093 & M1L854 # !M1_i3270 & M1L954;


--M1L164 is slaveregister:inst_slaveregister|i5049~850
--operation mode is normal

M1L164 = M1L844 & (M1L754 # M1L183 & M1L064);


--U1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11]
--operation mode is normal

U1_inst16[11]_lut_out = Q91_q[11];
U1_inst16[11] = DFFE(U1_inst16[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[11]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[11] # !M1L0231 & M1_COMM_ctrl_local.tx_head[11]);
M1_COMM_ctrl_local.tx_head[11] = DFFE(M1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L264 is slaveregister:inst_slaveregister|i5049~851
--operation mode is normal

M1L264 = U1_inst16[11] & (M1_COMM_ctrl_local.tx_head[11] # UE1L53Q) # !U1_inst16[11] & M1_COMM_ctrl_local.tx_head[11] & !UE1L53Q;


--K1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11]
--operation mode is normal

K1_RM_sn_data[11]_lut_out = K1_RM_sn_data_int[11];
K1_RM_sn_data[11] = DFFE(K1_RM_sn_data[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L364 is slaveregister:inst_slaveregister|i5049~852
--operation mode is normal

M1L364 = M1L744 & (K1_RM_sn_data[11] # M1L944 & M1L264) # !M1L744 & M1L944 & M1L264;


--M1L347 is slaveregister:inst_slaveregister|i5337~773
--operation mode is normal

M1L347 = M1L247 # M1L567 & (M1L164 # M1L364);


--M1_LC_ctrl_local.lc_cable_length_down[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out = CF1_MASTERHWDATA[11];
M1_LC_ctrl_local.lc_cable_length_down[1][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L447 is slaveregister:inst_slaveregister|i5337~774
--operation mode is normal

M1L447 = M1_LC_ctrl_local.lc_cable_length_down[1][3] & UE1L63Q & !M1_i1064 & !UE1L53Q;


--M1L439 is slaveregister:inst_slaveregister|i5465~502
--operation mode is normal

M1L439 = M1L339 # M1L059 & (M1L347 # M1L447);


--M1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[12]_lut_out = CF1_MASTERHWDATA[12];
M1_DAQ_ctrl_local.trigger_enable[12] = DFFE(M1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L9621 is slaveregister:inst_slaveregister|i5656~141
--operation mode is normal

M1L9621 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.trigger_enable[12] & !UE1L73Q;


--M1L0721 is slaveregister:inst_slaveregister|i5656~142
--operation mode is normal

M1L0721 = UE1L53Q & !UE1L63Q & !UE1L73Q;


--M1L1721 is slaveregister:inst_slaveregister|i5656~143
--operation mode is normal

M1L1721 = M1L0721 & (UE1L34Q # UE1L24Q # !M1L592);


--M1L2721 is slaveregister:inst_slaveregister|i5656~144
--operation mode is normal

M1L2721 = M1L992 & UE1L83Q & M1L1721 & !UE1L14Q;


--AF1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
AF1_q[12]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[12]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[12] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[12]_write_address, AF1_q[12]_read_address);


--M1L3721 is slaveregister:inst_slaveregister|i5656~145
--operation mode is normal

M1L3721 = RD1_start_address[12] & (M1L2721 # AF1_q[12] & !M1_i38) # !RD1_start_address[12] & AF1_q[12] & !M1_i38;


--M1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0]
--operation mode is normal

M1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = CF1_MASTERHWDATA[12];
M1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(M1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L4721 is slaveregister:inst_slaveregister|i5656~146
--operation mode is normal

M1L4721 = M1L9621 # M1L3721 # M1_DAQ_ctrl_local.ATWD_mode[0] & M1L0321;


--M1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12]
--operation mode is normal

M1_CS_ctrl_local.CS_time[12]_lut_out = CF1_MASTERHWDATA[12];
M1_CS_ctrl_local.CS_time[12] = DFFE(M1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0]
--operation mode is normal

M1_CS_ctrl_local.CS_mode[0]_lut_out = CF1_MASTERHWDATA[12];
M1_CS_ctrl_local.CS_mode[0] = DFFE(M1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L329 is slaveregister:inst_slaveregister|i5464~505
--operation mode is normal

M1L329 = M1_CS_ctrl_local.CS_time[12] & (M1_CS_ctrl_local.CS_mode[0] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[12] & M1_CS_ctrl_local.CS_mode[0] & !UE1L53Q;


--M1L429 is slaveregister:inst_slaveregister|i5464~506
--operation mode is normal

M1L429 = M1_i959 & M1_i763 & M1L229 & M1L329;


--M1L529 is slaveregister:inst_slaveregister|i5464~507
--operation mode is normal

M1L529 = Q44_sload_path[44] & (Q44_sload_path[12] # UE1L53Q) # !Q44_sload_path[44] & Q44_sload_path[12] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out = CF1_MASTERHWDATA[12];
M1_LC_ctrl_local.lc_cable_length_up[1][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[2]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[2]_lut_out = CF1_MASTERHWDATA[12];
M1_LC_ctrl_local.lc_self_window[2] = DFFE(M1_LC_ctrl_local.lc_self_window[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L629 is slaveregister:inst_slaveregister|i5464~508
--operation mode is normal

M1L629 = M1_LC_ctrl_local.lc_cable_length_up[1][4] & (M1_LC_ctrl_local.lc_self_window[2] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][4] & M1_LC_ctrl_local.lc_self_window[2] & !UE1L53Q;


--M1L729 is slaveregister:inst_slaveregister|i5464~509
--operation mode is normal

M1L729 = M1_i763 & M1L629 & !M1_i959 # !M1_i763 & M1L529;


--M1_LC_ctrl_local.lc_cable_length_down[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out = CF1_MASTERHWDATA[12];
M1_LC_ctrl_local.lc_cable_length_down[1][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L829 is slaveregister:inst_slaveregister|i5464~510
--operation mode is normal

M1L829 = M1L429 # M1L729 # M1_LC_ctrl_local.lc_cable_length_down[1][4] & M1L699;


--M1L544 is slaveregister:inst_slaveregister|i4989~2
--operation mode is normal

M1L544 = M1L644 & (M1_i2439 # UE1L63Q);


--M1L786 is slaveregister:inst_slaveregister|i5208~741
--operation mode is normal

M1L786 = M1_i1924 & M1_i1499 & M1_i1583 & M1L544;


--M1L886 is slaveregister:inst_slaveregister|i5208~742
--operation mode is normal

M1L886 = !UE1L53Q & (UE1L93Q # !M1L033 # !M1L343);

--M1L207 is slaveregister:inst_slaveregister|i5208~757
--operation mode is normal

M1L207 = !UE1L53Q & (UE1L93Q # !M1L033 # !M1L343);


--M1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[12]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[12] # !M1L0231 & M1_COMM_ctrl_local.tx_head[12]);
M1_COMM_ctrl_local.tx_head[12] = DFFE(M1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[12]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[12] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[12]);
M1_COMM_ctrl_local.rx_tail[12] = DFFE(M1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L986 is slaveregister:inst_slaveregister|i5208~743
--operation mode is normal

M1L986 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[12] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[12];


--M1L235 is slaveregister:inst_slaveregister|i5054~1146
--operation mode is normal

M1L235 = M1_i2439 & (UE1L83Q # !M1L753) # !M1_i2439 & !UE1L63Q & (UE1L83Q # !M1L753);


--M1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12]
--operation mode is normal

M1_COMM_ctrl_local.id[12]_lut_out = CF1_MASTERHWDATA[12];
M1_COMM_ctrl_local.id[12] = DFFE(M1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L096 is slaveregister:inst_slaveregister|i5208~744
--operation mode is normal

M1L096 = M1_i3069 & M1_COMM_ctrl_local.id[12] & !M1_i3270 # !M1_i3069 & Q8_pre_out[12];


--M1L196 is slaveregister:inst_slaveregister|i5208~745
--operation mode is normal

M1L196 = M1L886 & (M1L986 # M1L235 & M1L096);


--M1L296 is slaveregister:inst_slaveregister|i5208~746
--operation mode is normal

M1L296 = M1_i3270 & M1L963 & M1L134 & M1L227;


--M1L396 is slaveregister:inst_slaveregister|i5208~747
--operation mode is normal

M1L396 = M1L786 & (M1L196 # M1L296 & Q1_sload_path[12]);


--K1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12]
--operation mode is normal

K1_RM_rate_SPE[12]_lut_out = Q24_q[12];
K1_RM_rate_SPE[12] = DFFE(K1_RM_rate_SPE[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12]
--operation mode is normal

K1_RM_rate_MPE[12]_lut_out = Q14_q[12];
K1_RM_rate_MPE[12] = DFFE(K1_RM_rate_MPE[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L496 is slaveregister:inst_slaveregister|i5208~748
--operation mode is normal

M1L496 = UE1L63Q & K1_RM_rate_MPE[12] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[12] & UE1L53Q;


--M1L596 is slaveregister:inst_slaveregister|i5208~749
--operation mode is normal

M1L596 = M1_i1499 & M1_i1583 & M1L496 & !M1_i1653;


--C1L25Q is calibration_sources:inst_calibration_sources|cs_flash_time[44]~reg0
--operation mode is normal

C1L25Q_lut_out = Q44_sload_path[44];
C1L25Q = DFFE(C1L25Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L696 is slaveregister:inst_slaveregister|i5208~750
--operation mode is normal

M1L696 = C1L25Q & !M1_i1583 & (M1_i1176 # !M1L999);


--C1L02Q is calibration_sources:inst_calibration_sources|cs_flash_time[12]~reg0
--operation mode is normal

C1L02Q_lut_out = Q44_sload_path[12];
C1L02Q = DFFE(C1L02Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L796 is slaveregister:inst_slaveregister|i5208~751
--operation mode is normal

M1L796 = M1L596 # M1L696 # C1L02Q & !M1_i1499;


--M1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44]
--operation mode is normal

M1_COMM_ctrl_local.id[44]_lut_out = CF1_MASTERHWDATA[12];
M1_COMM_ctrl_local.id[44] = DFFE(M1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L896 is slaveregister:inst_slaveregister|i5208~752
--operation mode is normal

M1L896 = M1_i3069 & M1_COMM_ctrl_local.id[44] & !M1_i3270 # !M1_i3069 & Q6_sload_path[12];


--M1L996 is slaveregister:inst_slaveregister|i5208~753
--operation mode is normal

M1L996 = M1L844 & (M1_i2901 & M1L896 # !M1_i2901 & Q9_q[12]);


--U1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12]
--operation mode is normal

U1_inst16[12]_lut_out = Q91_q[12];
U1_inst16[12] = DFFE(U1_inst16[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--K1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12]
--operation mode is normal

K1_RM_sn_data[12]_lut_out = Q34_q[0];
K1_RM_sn_data[12] = DFFE(K1_RM_sn_data[12]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L007 is slaveregister:inst_slaveregister|i5208~754
--operation mode is normal

M1L007 = U1_inst16[12] & (M1L944 # K1_RM_sn_data[12] & !M1_i1924) # !U1_inst16[12] & K1_RM_sn_data[12] & !M1_i1924;


--M1L107 is slaveregister:inst_slaveregister|i5208~755
--operation mode is normal

M1L107 = M1L796 # M1L586 & (M1L996 # M1L007);


--M1L929 is slaveregister:inst_slaveregister|i5464~511
--operation mode is normal

M1L929 = M1L829 # M1L1001 & (M1L396 # M1L107);


--AF1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
AF1_q[13]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[13]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[13] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[13]_write_address, AF1_q[13]_read_address);


--M1L4621 is slaveregister:inst_slaveregister|i5655~134
--operation mode is normal

M1L4621 = RD1_start_address[13] & (M1L2721 # AF1_q[13] & !M1_i38) # !RD1_start_address[13] & AF1_q[13] & !M1_i38;


--M1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[13]_lut_out = CF1_MASTERHWDATA[13];
M1_DAQ_ctrl_local.trigger_enable[13] = DFFE(M1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L5621 is slaveregister:inst_slaveregister|i5655~135
--operation mode is normal

M1L5621 = M1L4621 # M1_i38 & M1_DAQ_ctrl_local.trigger_enable[13] & !M1_i150;


--M1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1]
--operation mode is normal

M1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = CF1_MASTERHWDATA[13];
M1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(M1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--AF1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
AF1_q[14]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[14]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[14] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[14]_write_address, AF1_q[14]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[14]_lut_out = CF1_MASTERHWDATA[14];
M1_DAQ_ctrl_local.trigger_enable[14] = DFFE(M1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L2621 is slaveregister:inst_slaveregister|i5654~68
--operation mode is normal

M1L2621 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[14] & !M1_i150 # !M1_i38 & AF1_q[14];


--AF1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
AF1_q[15]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[15]_read_address = RD_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q);
AF1_q[15] = MEMORY_SEGMENT(, , , , , , , , , AF1_q[15]_write_address, AF1_q[15]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15]
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[15]_lut_out = CF1_MASTERHWDATA[15];
M1_DAQ_ctrl_local.trigger_enable[15] = DFFE(M1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L772);


--M1L9521 is slaveregister:inst_slaveregister|i5653~78
--operation mode is normal

M1L9521 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[15] & !M1_i150 # !M1_i38 & AF1_q[15];


--M1L602 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~34
--operation mode is normal

M1L602 = M1_i38 & (UE1L53Q # !M1L203);

--M1L012 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~41
--operation mode is normal

M1L012 = M1_i38 & (UE1L53Q # !M1L203);


--M1L0621 is slaveregister:inst_slaveregister|i5653~79
--operation mode is normal

M1L0621 = M1L603 & RD1_start_address[15] & UE1L53Q & !UE1L73Q;


--M1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0]
--operation mode is normal

M1_DAQ_ctrl_local.LC_mode[0]_lut_out = CF1_MASTERHWDATA[16];
M1_DAQ_ctrl_local.LC_mode[0] = DFFE(M1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L1321 is slaveregister:inst_slaveregister|i5652~511
--operation mode is normal

M1L1321 = M1_i38 & M1L403 & M1_DAQ_ctrl_local.LC_mode[0] & UE1L73Q;


--M1L2321 is slaveregister:inst_slaveregister|i5652~512
--operation mode is normal

M1L2321 = M1_i1924 & M1L144 & M1L244 & !M1L433;


--M1L623 is slaveregister:inst_slaveregister|i1583~28
--operation mode is normal

M1L623 = UE1L63Q # UE1L53Q # !UE1L73Q # !UE1L83Q;


--M1L628 is slaveregister:inst_slaveregister|i5393~1249
--operation mode is normal

M1L628 = UE1L14Q # M1L623 & !M1L123 # !M1L913;


--M1L6811 is slaveregister:inst_slaveregister|i5648~188
--operation mode is normal

M1L6811 = M1_i959 & M1_i763 & M1_i1078 & M1L628;


--M1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16]
--operation mode is normal

M1_COMM_ctrl_local.id[16]_lut_out = CF1_MASTERHWDATA[16];
M1_COMM_ctrl_local.id[16] = DFFE(M1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L3321 is slaveregister:inst_slaveregister|i5652~513
--operation mode is normal

M1L3321 = M1L753 & (UE1L83Q & M1_COMM_ctrl_local.id[16] # !UE1L83Q & M1L093) # !M1L753 & M1L093;


--M1L4321 is slaveregister:inst_slaveregister|i5652~514
--operation mode is normal

M1L4321 = M1_i602 & M1L6811 & M1L3321 & !UE1L53Q;


--M1L5321 is slaveregister:inst_slaveregister|i5652~515
--operation mode is normal

M1L5321 = M1L2321 & M1L4321 & (M1_i1653 # UE1L63Q);


--M1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[0]_lut_out = CF1_MASTERHWDATA[16];
M1_RM_ctrl_local.rm_rate_dead[0] = DFFE(M1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L6321 is slaveregister:inst_slaveregister|i5652~516
--operation mode is normal

M1L6321 = M1L033 & M1_RM_ctrl_local.rm_rate_dead[0] & !M1_i1639 & !UE1L63Q;


--M1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0]
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[0]_lut_out = CF1_MASTERHWDATA[16];
M1_RM_ctrl_local.rm_sn_dead[0] = DFFE(M1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L0941);


--M1L7321 is slaveregister:inst_slaveregister|i5652~517
--operation mode is normal

M1L7321 = M1L123 & !M1_i1639 & !M1L033 & !UE1L63Q;


--M1L8321 is slaveregister:inst_slaveregister|i5652~518
--operation mode is normal

M1L8321 = M1L6321 # M1_RM_ctrl_local.rm_sn_dead[0] & M1L7321 & !M1L433;


--M1L9321 is slaveregister:inst_slaveregister|i5652~519
--operation mode is normal

M1L9321 = M1_i602 & M1L6811 & M1L8321 & !UE1L53Q;


--M1L149 is slaveregister:inst_slaveregister|i5469~396
--operation mode is normal

M1L149 = M1L913 & M1L043 & !UE1L14Q & !UE1L53Q;


--M1L903 is slaveregister:inst_slaveregister|i602~22
--operation mode is normal

M1L903 = UE1L53Q # !UE1L73Q;


--M1L0421 is slaveregister:inst_slaveregister|i5652~520
--operation mode is normal

M1L0421 = M1L149 & Q44_sload_path[16] & (M1L903 # !M1L603);


--M1L5121 is slaveregister:inst_slaveregister|i5650~93
--operation mode is normal

M1L5121 = M1_i763 & (UE1L53Q # !UE1L73Q # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_down[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out = !CF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_cable_length_down[2][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L1421 is slaveregister:inst_slaveregister|i5652~521
--operation mode is normal

M1L1421 = M1_i959 & M1L717 & !M1_i1064 & !M1_LC_ctrl_local.lc_cable_length_down[2][0];


--M1_LC_ctrl_local.lc_pre_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[0]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[0]_lut_out = CF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_pre_window[0] = DFFE(M1_LC_ctrl_local.lc_pre_window[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L2421 is slaveregister:inst_slaveregister|i5652~522
--operation mode is normal

M1L2421 = M1_LC_ctrl_local.lc_pre_window[0] & !M1_i1064 & !UE1L63Q & !UE1L53Q;


--M1L3421 is slaveregister:inst_slaveregister|i5652~523
--operation mode is normal

M1L3421 = M1L0421 # M1L5121 & (M1L1421 # M1L2421);


--PD1L1Q is daq:inst_daq|ahb_master:inst_ahb_master|bus_error~reg0
--operation mode is normal

PD1L1Q_lut_out = PD1L812Q;
PD1L1Q = DFFE(PD1L1Q_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L4421 is slaveregister:inst_slaveregister|i5652~524
--operation mode is normal

M1L4421 = M1L603 & PD1L1Q & UE1L73Q & !UE1L53Q;


--M1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0]
--operation mode is normal

M1_CS_ctrl_local.CS_offset[0]_lut_out = CF1_MASTERHWDATA[16];
M1_CS_ctrl_local.CS_offset[0] = DFFE(M1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L5421 is slaveregister:inst_slaveregister|i5652~525
--operation mode is normal

M1L5421 = M1L229 & !UE1L53Q & (!UE1L73Q # !M1L603);


--M1L6421 is slaveregister:inst_slaveregister|i5652~526
--operation mode is normal

M1L6421 = M1L4421 # M1_CS_ctrl_local.CS_offset[0] & M1L899 & M1L5421;


--M1L7421 is slaveregister:inst_slaveregister|i5652~527
--operation mode is normal

M1L7421 = M1L9321 # M1L3421 # M1L6421;


--M1L8421 is slaveregister:inst_slaveregister|i5652~528
--operation mode is normal

M1L8421 = UE1L73Q & (M1L5321 # M1L7421) # !UE1L73Q & !M1L603 & (M1L5321 # M1L7421);


--M1L9421 is slaveregister:inst_slaveregister|i5652~529
--operation mode is normal

M1L9421 = M1L637 & M1L6101 & M1L1001 & !M1L133;


--K1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16]
--operation mode is normal

K1_RM_rate_MPE[16]_lut_out = Q14_q[16];
K1_RM_rate_MPE[16] = DFFE(K1_RM_rate_MPE[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L0521 is slaveregister:inst_slaveregister|i5652~530
--operation mode is normal

M1L0521 = M1L033 & M1L717 & K1_RM_rate_MPE[16] & !M1_i1639;


--M1L1521 is slaveregister:inst_slaveregister|i5652~531
--operation mode is normal

M1L1521 = M1L093 & Q1_sload_path[16] & (!UE1L83Q # !M1L753);


--M1L2521 is slaveregister:inst_slaveregister|i5652~532
--operation mode is normal

M1L2521 = M1L9421 & (M1L0521 # M1L2321 & M1L1521);


--M1L7811 is slaveregister:inst_slaveregister|i5648~189
--operation mode is normal

M1L7811 = UE1L53Q & (UE1L73Q # !M1L603);


--M1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16]
--operation mode is normal

M1_CS_ctrl_local.CS_time[16]_lut_out = CF1_MASTERHWDATA[16];
M1_CS_ctrl_local.CS_time[16] = DFFE(M1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--C1L42Q is calibration_sources:inst_calibration_sources|cs_flash_time[16]~reg0
--operation mode is normal

C1L42Q_lut_out = Q44_sload_path[16];
C1L42Q = DFFE(C1L42Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L3521 is slaveregister:inst_slaveregister|i5652~533
--operation mode is normal

M1L3521 = C1L42Q & UE1L63Q;


--M1L4521 is slaveregister:inst_slaveregister|i5652~534
--operation mode is normal

M1L4521 = M1L229 & (M1_CS_ctrl_local.CS_time[16] # M1L3521 & !M1_i1499) # !M1L229 & M1L3521 & !M1_i1499;


--K1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16]
--operation mode is normal

K1_RM_rate_SPE[16]_lut_out = Q24_q[16];
K1_RM_rate_SPE[16] = DFFE(K1_RM_rate_SPE[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L5521 is slaveregister:inst_slaveregister|i5652~535
--operation mode is normal

M1L5521 = M1L033 & K1_RM_rate_SPE[16] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16]
--operation mode is normal

K1_RM_sn_data[16]_lut_out = K1_RM_sn_data_int[16];
K1_RM_sn_data[16] = DFFE(K1_RM_sn_data[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L6521 is slaveregister:inst_slaveregister|i5652~536
--operation mode is normal

M1L6521 = M1_i1176 & (M1L5521 # K1_RM_sn_data[16] & M1L7321);


--M1L7521 is slaveregister:inst_slaveregister|i5652~537
--operation mode is normal

M1L7521 = M1L059 & M1L7811 & (M1L4521 # M1L6521);


--M1L003 is slaveregister:inst_slaveregister|i306~36
--operation mode is normal

M1L003 = M1L592 & UE1L34Q & !UE1L24Q;


--M1_i306 is slaveregister:inst_slaveregister|i306
--operation mode is normal

M1_i306 = UE1L04Q # UE1L93Q # UE1L14Q # !M1L003;


--M1_i426 is slaveregister:inst_slaveregister|i426
--operation mode is normal

M1_i426 = M1_i306 # UE1L63Q # UE1L73Q # !UE1L83Q;


--M1_LC_ctrl_local.lc_cable_length_up[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out = !CF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_cable_length_up[2][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1L8521 is slaveregister:inst_slaveregister|i5652~538
--operation mode is normal

M1L8521 = M1_i426 & M1L949 & !M1_LC_ctrl_local.lc_cable_length_up[2][0] # !M1_i426 & RD1_start_address[16];


--M1L4221 is slaveregister:inst_slaveregister|i5651~59
--operation mode is normal

M1L4221 = M1L8031 & Q44_sload_path[17] & !M1_i763 & !UE1L53Q;


--M1L4201 is slaveregister:inst_slaveregister|i5594~509
--operation mode is normal

M1L4201 = M1L603 & UE1L73Q & !UE1L53Q;


--M1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1]
--operation mode is normal

M1_DAQ_ctrl_local.LC_mode[1]_lut_out = CF1_MASTERHWDATA[17];
M1_DAQ_ctrl_local.LC_mode[1] = DFFE(M1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L5221 is slaveregister:inst_slaveregister|i5651~60
--operation mode is normal

M1L5221 = M1_i334 & M1L4201 & CF1_SLAVEBUSERRINT # !M1_i334 & M1_DAQ_ctrl_local.LC_mode[1];


--M1L5201 is slaveregister:inst_slaveregister|i5594~510
--operation mode is normal

M1L5201 = M1L603 & UE1L53Q & !UE1L73Q;


--M1L6221 is slaveregister:inst_slaveregister|i5651~61
--operation mode is normal

M1L6221 = M1L4221 # M1L5221 # M1L5201 & RD1_start_address[17];


--M1L7221 is slaveregister:inst_slaveregister|i5651~62
--operation mode is normal

M1L7221 = M1L8031 & (UE1L14Q # !M1L043 # !M1L913);

--M1L8221 is slaveregister:inst_slaveregister|i5651~65
--operation mode is normal

M1L8221 = M1L8031 & (UE1L14Q # !M1L043 # !M1L913);


--M1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17]
--operation mode is normal

M1_CS_ctrl_local.CS_time[17]_lut_out = CF1_MASTERHWDATA[17];
M1_CS_ctrl_local.CS_time[17] = DFFE(M1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1]
--operation mode is normal

M1_CS_ctrl_local.CS_offset[1]_lut_out = CF1_MASTERHWDATA[17];
M1_CS_ctrl_local.CS_offset[1] = DFFE(M1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L288 is slaveregister:inst_slaveregister|i5395~1691
--operation mode is normal

M1L288 = M1_CS_ctrl_local.CS_time[17] & (M1_CS_ctrl_local.CS_offset[1] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[17] & M1_CS_ctrl_local.CS_offset[1] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out = !CF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_cable_length_down[2][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L388 is slaveregister:inst_slaveregister|i5395~1692
--operation mode is normal

M1L388 = M1L229 & (M1L288 # !M1_i1078 & !M1_LC_ctrl_local.lc_cable_length_down[2][1]) # !M1L229 & !M1_i1078 & !M1_LC_ctrl_local.lc_cable_length_down[2][1];


--M1_LC_ctrl_local.lc_pre_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[1]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[1]_lut_out = CF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_pre_window[1] = DFFE(M1_LC_ctrl_local.lc_pre_window[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1_LC_ctrl_local.lc_cable_length_up[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out = !CF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_cable_length_up[2][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1L488 is slaveregister:inst_slaveregister|i5395~1693
--operation mode is normal

M1L488 = M1_LC_ctrl_local.lc_pre_window[1] & (!M1_LC_ctrl_local.lc_cable_length_up[2][1] # !UE1L53Q) # !M1_LC_ctrl_local.lc_pre_window[1] & UE1L53Q & !M1_LC_ctrl_local.lc_cable_length_up[2][1];


--M1L588 is slaveregister:inst_slaveregister|i5395~1694
--operation mode is normal

M1L588 = M1_i1064 & M1L388 # !M1_i1064 & (UE1L63Q & M1L388 # !UE1L63Q & M1L488);


--C1L52Q is calibration_sources:inst_calibration_sources|cs_flash_time[17]~reg0
--operation mode is normal

C1L52Q_lut_out = Q44_sload_path[17];
C1L52Q = DFFE(C1L52Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L688 is slaveregister:inst_slaveregister|i5395~1695
--operation mode is normal

M1L688 = M1_i959 & M1_i1078 & C1L52Q & !M1_i1499;


--M1L728 is slaveregister:inst_slaveregister|i5393~1250
--operation mode is normal

M1L728 = M1_i959 & M1_i1499 & M1_i1078 & M1_i1583;


--M1L553 is slaveregister:inst_slaveregister|i3160~15
--operation mode is normal

M1L553 = M1L753 & UE1L83Q & !UE1L53Q;


--M1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17]
--operation mode is normal

M1_COMM_ctrl_local.id[17]_lut_out = CF1_MASTERHWDATA[17];
M1_COMM_ctrl_local.id[17] = DFFE(M1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L788 is slaveregister:inst_slaveregister|i5395~1696
--operation mode is normal

M1L788 = M1L553 & M1_COMM_ctrl_local.id[17] & M1L2321 & !M1L133;


--K1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17]
--operation mode is normal

K1_RM_rate_SPE[17]_lut_out = Q24_q[17];
K1_RM_rate_SPE[17] = DFFE(K1_RM_rate_SPE[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[1]_lut_out = CF1_MASTERHWDATA[17];
M1_RM_ctrl_local.rm_rate_dead[1] = DFFE(M1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L888 is slaveregister:inst_slaveregister|i5395~1697
--operation mode is normal

M1L888 = K1_RM_rate_SPE[17] & (M1_RM_ctrl_local.rm_rate_dead[1] # UE1L53Q) # !K1_RM_rate_SPE[17] & M1_RM_ctrl_local.rm_rate_dead[1] & !UE1L53Q;


--M1L988 is slaveregister:inst_slaveregister|i5395~1698
--operation mode is normal

M1L988 = M1L033 & M1L888 & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17]
--operation mode is normal

K1_RM_sn_data[17]_lut_out = K1_RM_sn_data_int[17];
K1_RM_sn_data[17] = DFFE(K1_RM_sn_data[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1]
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[1]_lut_out = CF1_MASTERHWDATA[17];
M1_RM_ctrl_local.rm_sn_dead[1] = DFFE(M1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L0941);


--M1L098 is slaveregister:inst_slaveregister|i5395~1699
--operation mode is normal

M1L098 = K1_RM_sn_data[17] & (M1_RM_ctrl_local.rm_sn_dead[1] # UE1L53Q) # !K1_RM_sn_data[17] & M1_RM_ctrl_local.rm_sn_dead[1] & !UE1L53Q;


--M1L198 is slaveregister:inst_slaveregister|i5395~1700
--operation mode is normal

M1L198 = M1L988 # M1L7321 & M1L098 & !M1L433;


--K1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17]
--operation mode is normal

K1_RM_rate_MPE[17]_lut_out = Q14_q[17];
K1_RM_rate_MPE[17] = DFFE(K1_RM_rate_MPE[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L298 is slaveregister:inst_slaveregister|i5395~1701
--operation mode is normal

M1L298 = M1L198 # M1L433 & K1_RM_rate_MPE[17] & !M1L133;


--M1L828 is slaveregister:inst_slaveregister|i5393~1251
--operation mode is normal

M1L828 = M1_i3270 & (M1_i3537 # UE1L63Q # UE1L73Q);


--M1_COMPR_ctrl_local.ATWDb3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out = CF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDb3thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out = CF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDb1thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L398 is slaveregister:inst_slaveregister|i5395~1702
--operation mode is normal

M1L398 = M1_COMPR_ctrl_local.ATWDb3thres[1] & (M1_COMPR_ctrl_local.ATWDb1thres[1] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb3thres[1] & M1_COMPR_ctrl_local.ATWDb1thres[1] & !UE1L53Q;


--M1L498 is slaveregister:inst_slaveregister|i5395~1703
--operation mode is normal

M1L498 = M1L913 & M1L863 & M1L398 & !M1L363;


--M1L598 is slaveregister:inst_slaveregister|i5395~1704
--operation mode is normal

M1L598 = M1L498 # M1L473 & (Q1_sload_path[17] # !UE1L53Q);


--M1_COMPR_ctrl_local.ATWDa3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out = CF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDa3thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[1]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out = CF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDa1thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L698 is slaveregister:inst_slaveregister|i5395~1705
--operation mode is normal

M1L698 = M1_COMPR_ctrl_local.ATWDa3thres[1] & (M1_COMPR_ctrl_local.ATWDa1thres[1] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa3thres[1] & M1_COMPR_ctrl_local.ATWDa1thres[1] & !UE1L53Q;


--M1L798 is slaveregister:inst_slaveregister|i5395~1706
--operation mode is normal

M1L798 = UE1L63Q & (M1_i3544 & M1L598 # !M1_i3544 & M1L698) # !UE1L63Q & M1L598;


--M1L898 is slaveregister:inst_slaveregister|i5395~1707
--operation mode is normal

M1L898 = M1L2321 & M1L828 & M1L798 & !M1L133;


--M1L998 is slaveregister:inst_slaveregister|i5395~1708
--operation mode is normal

M1L998 = M1L728 & (M1L788 # M1L298 # M1L898);


--M1L009 is slaveregister:inst_slaveregister|i5395~1709
--operation mode is normal

M1L009 = M1L588 # M1L289 & (M1L688 # M1L998);


--M1L6121 is slaveregister:inst_slaveregister|i5650~94
--operation mode is normal

M1L6121 = M1L602 & (UE1L73Q # UE1L53Q # !M1L603);

--M1L2221 is slaveregister:inst_slaveregister|i5650~103
--operation mode is normal

M1L2221 = M1L602 & (UE1L73Q # UE1L53Q # !M1L603);


--F1_AHB_ERROR_latch is DOMstatus:inst_DOMstatus|AHB_ERROR_latch
--operation mode is normal

F1_AHB_ERROR_latch_lut_out = VCC;
F1_AHB_ERROR_latch = DFFE(F1_AHB_ERROR_latch_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , PD1L1Q);


--M1L7121 is slaveregister:inst_slaveregister|i5650~95
--operation mode is normal

M1L7121 = M1L603 & F1_AHB_ERROR_latch & UE1L73Q & !UE1L53Q;


--M1L8121 is slaveregister:inst_slaveregister|i5650~96
--operation mode is normal

M1L8121 = M1L149 & Q44_sload_path[18] & (M1L903 # !M1L603);


--M1L9121 is slaveregister:inst_slaveregister|i5650~97
--operation mode is normal

M1L9121 = M1L7121 # M1L8121 # M1L5201 & RD1_start_address[18];


--M1L0221 is slaveregister:inst_slaveregister|i5650~98
--operation mode is normal

M1L0221 = M1_i763 & (UE1L73Q $ !UE1L53Q # !M1L603);

--M1L3221 is slaveregister:inst_slaveregister|i5650~104
--operation mode is normal

M1L3221 = M1_i763 & (UE1L73Q $ !UE1L53Q # !M1L603);


--M1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18]
--operation mode is normal

M1_CS_ctrl_local.CS_time[18]_lut_out = CF1_MASTERHWDATA[18];
M1_CS_ctrl_local.CS_time[18] = DFFE(M1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2]
--operation mode is normal

M1_CS_ctrl_local.CS_offset[2]_lut_out = CF1_MASTERHWDATA[18];
M1_CS_ctrl_local.CS_offset[2] = DFFE(M1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L368 is slaveregister:inst_slaveregister|i5394~1669
--operation mode is normal

M1L368 = M1_CS_ctrl_local.CS_time[18] & (M1_CS_ctrl_local.CS_offset[2] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[18] & M1_CS_ctrl_local.CS_offset[2] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out = CF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_cable_length_down[2][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L468 is slaveregister:inst_slaveregister|i5394~1670
--operation mode is normal

M1L468 = M1L229 & (M1L368 # M1_LC_ctrl_local.lc_cable_length_down[2][2] & !M1_i1078) # !M1L229 & M1_LC_ctrl_local.lc_cable_length_down[2][2] & !M1_i1078;


--M1_LC_ctrl_local.lc_cable_length_up[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out = CF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_cable_length_up[2][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_pre_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[2]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[2]_lut_out = CF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_pre_window[2] = DFFE(M1_LC_ctrl_local.lc_pre_window[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L568 is slaveregister:inst_slaveregister|i5394~1671
--operation mode is normal

M1L568 = M1_LC_ctrl_local.lc_cable_length_up[2][2] & (M1_LC_ctrl_local.lc_pre_window[2] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[2][2] & M1_LC_ctrl_local.lc_pre_window[2] & !UE1L53Q;


--M1L668 is slaveregister:inst_slaveregister|i5394~1672
--operation mode is normal

M1L668 = M1_i1064 & M1L468 # !M1_i1064 & (UE1L63Q & M1L468 # !UE1L63Q & M1L568);


--C1L62Q is calibration_sources:inst_calibration_sources|cs_flash_time[18]~reg0
--operation mode is normal

C1L62Q_lut_out = Q44_sload_path[18];
C1L62Q = DFFE(C1L62Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L768 is slaveregister:inst_slaveregister|i5394~1673
--operation mode is normal

M1L768 = M1_i959 & M1_i1078 & C1L62Q & !M1_i1499;


--M1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18]
--operation mode is normal

M1_COMM_ctrl_local.id[18]_lut_out = CF1_MASTERHWDATA[18];
M1_COMM_ctrl_local.id[18] = DFFE(M1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L868 is slaveregister:inst_slaveregister|i5394~1674
--operation mode is normal

M1L868 = M1L553 & M1_COMM_ctrl_local.id[18] & M1L2321 & !M1L133;


--K1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18]
--operation mode is normal

K1_RM_rate_SPE[18]_lut_out = Q24_q[18];
K1_RM_rate_SPE[18] = DFFE(K1_RM_rate_SPE[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[2]_lut_out = CF1_MASTERHWDATA[18];
M1_RM_ctrl_local.rm_rate_dead[2] = DFFE(M1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L968 is slaveregister:inst_slaveregister|i5394~1675
--operation mode is normal

M1L968 = K1_RM_rate_SPE[18] & (M1_RM_ctrl_local.rm_rate_dead[2] # UE1L53Q) # !K1_RM_rate_SPE[18] & M1_RM_ctrl_local.rm_rate_dead[2] & !UE1L53Q;


--M1L078 is slaveregister:inst_slaveregister|i5394~1676
--operation mode is normal

M1L078 = M1L033 & M1L968 & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18]
--operation mode is normal

K1_RM_sn_data[18]_lut_out = K1_RM_sn_data_int[18];
K1_RM_sn_data[18] = DFFE(K1_RM_sn_data[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2]
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[2]_lut_out = CF1_MASTERHWDATA[18];
M1_RM_ctrl_local.rm_sn_dead[2] = DFFE(M1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L0941);


--M1L178 is slaveregister:inst_slaveregister|i5394~1677
--operation mode is normal

M1L178 = K1_RM_sn_data[18] & (M1_RM_ctrl_local.rm_sn_dead[2] # UE1L53Q) # !K1_RM_sn_data[18] & M1_RM_ctrl_local.rm_sn_dead[2] & !UE1L53Q;


--M1L278 is slaveregister:inst_slaveregister|i5394~1678
--operation mode is normal

M1L278 = M1L078 # M1L7321 & M1L178 & !M1L433;


--K1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18]
--operation mode is normal

K1_RM_rate_MPE[18]_lut_out = Q14_q[18];
K1_RM_rate_MPE[18] = DFFE(K1_RM_rate_MPE[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L378 is slaveregister:inst_slaveregister|i5394~1679
--operation mode is normal

M1L378 = M1L278 # M1L433 & K1_RM_rate_MPE[18] & !M1L133;


--M1_COMPR_ctrl_local.ATWDb3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out = CF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDb3thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out = CF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDb1thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L478 is slaveregister:inst_slaveregister|i5394~1680
--operation mode is normal

M1L478 = M1_COMPR_ctrl_local.ATWDb3thres[2] & (M1_COMPR_ctrl_local.ATWDb1thres[2] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb3thres[2] & M1_COMPR_ctrl_local.ATWDb1thres[2] & !UE1L53Q;


--M1L578 is slaveregister:inst_slaveregister|i5394~1681
--operation mode is normal

M1L578 = M1L913 & M1L863 & M1L478 & !M1L363;


--M1L678 is slaveregister:inst_slaveregister|i5394~1682
--operation mode is normal

M1L678 = M1L578 # M1L473 & (Q1_sload_path[18] # !UE1L53Q);


--M1_COMPR_ctrl_local.ATWDa3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out = CF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDa3thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[2]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out = CF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDa1thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L778 is slaveregister:inst_slaveregister|i5394~1683
--operation mode is normal

M1L778 = M1_COMPR_ctrl_local.ATWDa3thres[2] & (M1_COMPR_ctrl_local.ATWDa1thres[2] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa3thres[2] & M1_COMPR_ctrl_local.ATWDa1thres[2] & !UE1L53Q;


--M1L878 is slaveregister:inst_slaveregister|i5394~1684
--operation mode is normal

M1L878 = UE1L63Q & (M1_i3544 & M1L678 # !M1_i3544 & M1L778) # !UE1L63Q & M1L678;


--M1L978 is slaveregister:inst_slaveregister|i5394~1685
--operation mode is normal

M1L978 = M1L2321 & M1L828 & M1L878 & !M1L133;


--M1L088 is slaveregister:inst_slaveregister|i5394~1686
--operation mode is normal

M1L088 = M1L728 & (M1L868 # M1L378 # M1L978);


--M1L188 is slaveregister:inst_slaveregister|i5394~1687
--operation mode is normal

M1L188 = M1L668 # M1L289 & (M1L768 # M1L088);


--M1_i433 is slaveregister:inst_slaveregister|i433
--operation mode is normal

M1_i433 = UE1L73Q # UE1L53Q # !M1L603;


--F1_slavebuserrint_latch is DOMstatus:inst_DOMstatus|slavebuserrint_latch
--operation mode is normal

F1_slavebuserrint_latch_lut_out = VCC;
F1_slavebuserrint_latch = DFFE(F1_slavebuserrint_latch_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , CF1_SLAVEBUSERRINT);


--M1L1121 is slaveregister:inst_slaveregister|i5649~44
--operation mode is normal

M1L1121 = M1L603 & F1_slavebuserrint_latch & UE1L73Q & !UE1L53Q;


--M1L2121 is slaveregister:inst_slaveregister|i5649~45
--operation mode is normal

M1L2121 = M1L149 & Q44_sload_path[19] & (M1L903 # !M1L603);


--M1L3121 is slaveregister:inst_slaveregister|i5649~46
--operation mode is normal

M1L3121 = M1L1121 # M1L2121 # M1L5201 & RD1_start_address[19];


--M1L8811 is slaveregister:inst_slaveregister|i5648~190
--operation mode is normal

M1L8811 = M1_i763 & UE1L53Q & (UE1L73Q # !M1L603);

--M1L0121 is slaveregister:inst_slaveregister|i5648~214
--operation mode is normal

M1L0121 = M1_i763 & UE1L53Q & (UE1L73Q # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_up[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out = CF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_cable_length_up[2][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--C1L82Q is calibration_sources:inst_calibration_sources|cs_flash_time[20]~reg0
--operation mode is normal

C1L82Q_lut_out = Q44_sload_path[20];
C1L82Q = DFFE(C1L82Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20]
--operation mode is normal

M1_CS_ctrl_local.CS_time[20]_lut_out = CF1_MASTERHWDATA[20];
M1_CS_ctrl_local.CS_time[20] = DFFE(M1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L9811 is slaveregister:inst_slaveregister|i5648~191
--operation mode is normal

M1L9811 = C1L82Q & (M1_CS_ctrl_local.CS_time[20] # UE1L63Q) # !C1L82Q & M1_CS_ctrl_local.CS_time[20] & !UE1L63Q;


--M1L0911 is slaveregister:inst_slaveregister|i5648~192
--operation mode is normal

M1L0911 = M1_i959 & M1L9811 & !M1_i1176 # !M1_i959 & M1_LC_ctrl_local.lc_cable_length_up[2][4];


--RD1L034Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25
--operation mode is normal

RD1L034Q_lut_out = RD1L924Q & (RD1L034Q # CF1_SLAVEHREADYO) # !RD1L924Q & RD1L034Q & !CF1_SLAVEHREADYO;
RD1L034Q = DFFE(RD1L034Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L924Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24
--operation mode is normal

RD1L924Q_lut_out = RD1L824Q & (RD1L924Q # CF1_SLAVEHREADYO) # !RD1L824Q & RD1L924Q & !CF1_SLAVEHREADYO;
RD1L924Q = DFFE(RD1L924Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L824Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23
--operation mode is normal

RD1L824Q_lut_out = RD1L724Q & (RD1L824Q & !CF1_SLAVEHREADYO # !RD1L4) # !RD1L724Q & RD1L824Q & !CF1_SLAVEHREADYO;
RD1L824Q = DFFE(RD1L824Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i~4794
--operation mode is normal

RD1L163 = !RD1L034Q & !RD1L924Q & !RD1L824Q;


--RD1L134Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26
--operation mode is normal

RD1L134Q_lut_out = RD1L034Q & (RD1L134Q # CF1_SLAVEHREADYO) # !RD1L034Q & RD1L134Q & !CF1_SLAVEHREADYO;
RD1L134Q = DFFE(RD1L134Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L334Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28
--operation mode is normal

RD1L334Q_lut_out = RD1L803 # RD1L334Q & (PD1L612Q # !RD1L71);
RD1L334Q = DFFE(RD1L334Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L234Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27
--operation mode is normal

RD1L234Q_lut_out = RD1L11 & (RD1L134Q # RD1L21 & RD1L234Q) # !RD1L11 & RD1L21 & RD1L234Q;
RD1L234Q = DFFE(RD1L234Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i~4795
--operation mode is normal

RD1L263 = RD1L163 & !RD1L134Q & !RD1L334Q & !RD1L234Q;


--M1L1911 is slaveregister:inst_slaveregister|i5648~193
--operation mode is normal

M1L1911 = M1L8811 & (M1L0911 # M1L4031 & !RD1L263) # !M1L8811 & M1L4031 & !RD1L263;


--M1L2911 is slaveregister:inst_slaveregister|i5648~194
--operation mode is normal

M1L2911 = !M1L603 & !UE1L53Q & (!UE1L73Q # !M1L203);


--M1_LC_ctrl_local.lc_pre_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[4]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[4]_lut_out = CF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_pre_window[4] = DFFE(M1_LC_ctrl_local.lc_pre_window[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L3911 is slaveregister:inst_slaveregister|i5648~195
--operation mode is normal

M1L3911 = M1_i763 & M1_LC_ctrl_local.lc_pre_window[4] & !M1_i959 # !M1_i763 & Q44_sload_path[20];


--M1L4911 is slaveregister:inst_slaveregister|i5648~196
--operation mode is normal

M1L4911 = M1L5201 & (RD1_start_address[20] # M1L2911 & M1L3911) # !M1L5201 & M1L2911 & M1L3911;


--M1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0]
--operation mode is normal

M1_DAQ_ctrl_local.LBM_mode[0]_lut_out = CF1_MASTERHWDATA[20];
M1_DAQ_ctrl_local.LBM_mode[0] = DFFE(M1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L5911 is slaveregister:inst_slaveregister|i5648~197
--operation mode is normal

M1L5911 = M1L203 & M1_DAQ_ctrl_local.LBM_mode[0] & UE1L73Q & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out = CF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_cable_length_down[2][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L6911 is slaveregister:inst_slaveregister|i5648~198
--operation mode is normal

M1L6911 = M1L5911 # M1_LC_ctrl_local.lc_cable_length_down[2][4] & M1L699 & M1L8031;


--M1L7911 is slaveregister:inst_slaveregister|i5648~199
--operation mode is normal

M1L7911 = M1L1911 # M1L4911 # M1L6911;


--M1L8911 is slaveregister:inst_slaveregister|i5648~200
--operation mode is normal

M1L8911 = M1_i426 & M1_i334 & M1_i602 & M1L6811;


--M1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20]
--operation mode is normal

M1_COMM_ctrl_local.id[20]_lut_out = CF1_MASTERHWDATA[20];
M1_COMM_ctrl_local.id[20] = DFFE(M1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L9911 is slaveregister:inst_slaveregister|i5648~201
--operation mode is normal

M1L9911 = M1_COMM_ctrl_local.id[20] & M1L2321 & !M1_i3270 & !M1L133;


--M1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[4]_lut_out = CF1_MASTERHWDATA[20];
M1_RM_ctrl_local.rm_rate_dead[4] = DFFE(M1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L0021 is slaveregister:inst_slaveregister|i5648~202
--operation mode is normal

M1L0021 = !UE1L53Q & (M1L9911 # M1L133 & M1_RM_ctrl_local.rm_rate_dead[4]);


--M1_COMPR_ctrl_local.ATWDb3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out = CF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDb3thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out = CF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDb1thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L1021 is slaveregister:inst_slaveregister|i5648~203
--operation mode is normal

M1L1021 = M1_COMPR_ctrl_local.ATWDb3thres[4] & (M1_COMPR_ctrl_local.ATWDb1thres[4] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb3thres[4] & M1_COMPR_ctrl_local.ATWDb1thres[4] & !UE1L53Q;


--M1L2021 is slaveregister:inst_slaveregister|i5648~204
--operation mode is normal

M1L2021 = M1_i3759 & M1L304 & Q1_sload_path[20] # !M1_i3759 & M1L1021;


--M1_COMPR_ctrl_local.ATWDa3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out = CF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDa3thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out = CF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDa1thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L3021 is slaveregister:inst_slaveregister|i5648~205
--operation mode is normal

M1L3021 = M1_COMPR_ctrl_local.ATWDa3thres[4] & (M1_COMPR_ctrl_local.ATWDa1thres[4] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa3thres[4] & M1_COMPR_ctrl_local.ATWDa1thres[4] & !UE1L53Q;


--M1L4021 is slaveregister:inst_slaveregister|i5648~206
--operation mode is normal

M1L4021 = UE1L63Q & (M1_i3544 & M1L2021 # !M1_i3544 & M1L3021) # !UE1L63Q & M1L2021;


--M1L5021 is slaveregister:inst_slaveregister|i5648~207
--operation mode is normal

M1L5021 = M1L2321 & M1L828 & M1L4021 & !M1L133;


--K1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20]
--operation mode is normal

K1_RM_rate_SPE[20]_lut_out = Q24_q[20];
K1_RM_rate_SPE[20] = DFFE(K1_RM_rate_SPE[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L6021 is slaveregister:inst_slaveregister|i5648~208
--operation mode is normal

M1L6021 = M1L033 & K1_RM_rate_SPE[20] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20]
--operation mode is normal

K1_RM_sn_data[20]_lut_out = K1_RM_sn_data_int[20];
K1_RM_sn_data[20] = DFFE(K1_RM_sn_data[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L7021 is slaveregister:inst_slaveregister|i5648~209
--operation mode is normal

M1L7021 = UE1L53Q & (M1L6021 # K1_RM_sn_data[20] & M1L7321);


--K1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20]
--operation mode is normal

K1_RM_rate_MPE[20]_lut_out = Q14_q[20];
K1_RM_rate_MPE[20] = DFFE(K1_RM_rate_MPE[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L8021 is slaveregister:inst_slaveregister|i5648~210
--operation mode is normal

M1L8021 = M1L5021 # M1L7021 # K1_RM_rate_MPE[20] & M1L827;


--M1L9021 is slaveregister:inst_slaveregister|i5648~211
--operation mode is normal

M1L9021 = M1L7911 # M1L8911 & (M1L0021 # M1L8021);


--M1L4611 is slaveregister:inst_slaveregister|i5647~163
--operation mode is normal

M1L4611 = M1_i426 & M1_i334 & RD1L634Q & !M1_i602;


--M1L5611 is slaveregister:inst_slaveregister|i5647~164
--operation mode is normal

M1L5611 = M1L603 & RD1_start_address[21] & UE1L53Q & !UE1L73Q;


--M1L6611 is slaveregister:inst_slaveregister|i5647~165
--operation mode is normal

M1L6611 = M1L913 & M1L043 & Q44_sload_path[21] & !UE1L14Q;


--M1_LC_ctrl_local.lc_pre_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[5]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[5]_lut_out = CF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_pre_window[5] = DFFE(M1_LC_ctrl_local.lc_pre_window[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L7611 is slaveregister:inst_slaveregister|i5647~166
--operation mode is normal

M1L7611 = M1_i763 & M1_LC_ctrl_local.lc_pre_window[5] & !M1_i1064 & !UE1L63Q;


--M1L8611 is slaveregister:inst_slaveregister|i5647~167
--operation mode is normal

M1L8611 = M1L5611 # M1L2911 & (M1L6611 # M1L7611);


--M1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1]
--operation mode is normal

M1_DAQ_ctrl_local.LBM_mode[1]_lut_out = CF1_MASTERHWDATA[21];
M1_DAQ_ctrl_local.LBM_mode[1] = DFFE(M1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L9611 is slaveregister:inst_slaveregister|i5647~168
--operation mode is normal

M1L9611 = M1L203 & M1_DAQ_ctrl_local.LBM_mode[1] & UE1L73Q & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out = CF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_cable_length_down[2][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L0711 is slaveregister:inst_slaveregister|i5647~169
--operation mode is normal

M1L0711 = M1L9611 # M1_LC_ctrl_local.lc_cable_length_down[2][5] & M1L699 & M1L8031;


--M1L1711 is slaveregister:inst_slaveregister|i5647~170
--operation mode is normal

M1L1711 = M1L4811 # M1L4611 # M1L8611 # M1L0711;


--M1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21]
--operation mode is normal

M1_COMM_ctrl_local.id[21]_lut_out = CF1_MASTERHWDATA[21];
M1_COMM_ctrl_local.id[21] = DFFE(M1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L2711 is slaveregister:inst_slaveregister|i5647~171
--operation mode is normal

M1L2711 = M1_COMM_ctrl_local.id[21] & M1L2321 & !M1_i3270 & !M1L133;


--M1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[5]_lut_out = CF1_MASTERHWDATA[21];
M1_RM_ctrl_local.rm_rate_dead[5] = DFFE(M1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L3711 is slaveregister:inst_slaveregister|i5647~172
--operation mode is normal

M1L3711 = !UE1L53Q & (M1L2711 # M1L133 & M1_RM_ctrl_local.rm_rate_dead[5]);


--M1_COMPR_ctrl_local.ATWDb3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out = CF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDb3thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out = CF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDb1thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L4711 is slaveregister:inst_slaveregister|i5647~173
--operation mode is normal

M1L4711 = M1_COMPR_ctrl_local.ATWDb3thres[5] & (M1_COMPR_ctrl_local.ATWDb1thres[5] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb3thres[5] & M1_COMPR_ctrl_local.ATWDb1thres[5] & !UE1L53Q;


--M1L5711 is slaveregister:inst_slaveregister|i5647~174
--operation mode is normal

M1L5711 = M1_i3759 & M1L304 & Q1_sload_path[21] # !M1_i3759 & M1L4711;


--M1_COMPR_ctrl_local.ATWDa3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out = CF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDa3thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out = CF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDa1thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L6711 is slaveregister:inst_slaveregister|i5647~175
--operation mode is normal

M1L6711 = M1_COMPR_ctrl_local.ATWDa3thres[5] & (M1_COMPR_ctrl_local.ATWDa1thres[5] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa3thres[5] & M1_COMPR_ctrl_local.ATWDa1thres[5] & !UE1L53Q;


--M1L7711 is slaveregister:inst_slaveregister|i5647~176
--operation mode is normal

M1L7711 = UE1L63Q & (M1_i3544 & M1L5711 # !M1_i3544 & M1L6711) # !UE1L63Q & M1L5711;


--M1L8711 is slaveregister:inst_slaveregister|i5647~177
--operation mode is normal

M1L8711 = M1L2321 & M1L828 & M1L7711 & !M1L133;


--K1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21]
--operation mode is normal

K1_RM_rate_SPE[21]_lut_out = Q24_q[21];
K1_RM_rate_SPE[21] = DFFE(K1_RM_rate_SPE[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L9711 is slaveregister:inst_slaveregister|i5647~178
--operation mode is normal

M1L9711 = M1L033 & K1_RM_rate_SPE[21] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21]
--operation mode is normal

K1_RM_sn_data[21]_lut_out = K1_RM_sn_data_int[21];
K1_RM_sn_data[21] = DFFE(K1_RM_sn_data[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L0811 is slaveregister:inst_slaveregister|i5647~179
--operation mode is normal

M1L0811 = UE1L53Q & (M1L9711 # K1_RM_sn_data[21] & M1L7321);


--K1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21]
--operation mode is normal

K1_RM_rate_MPE[21]_lut_out = Q14_q[21];
K1_RM_rate_MPE[21] = DFFE(K1_RM_rate_MPE[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L1811 is slaveregister:inst_slaveregister|i5647~180
--operation mode is normal

M1L1811 = M1L8711 # M1L0811 # K1_RM_rate_MPE[21] & M1L827;


--M1L2811 is slaveregister:inst_slaveregister|i5647~181
--operation mode is normal

M1L2811 = M1L1711 # M1L8911 & (M1L3711 # M1L1811);


--M1_LC_ctrl_local.lc_cable_length_down[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out = CF1_MASTERHWDATA[22];
M1_LC_ctrl_local.lc_cable_length_down[2][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L4411 is slaveregister:inst_slaveregister|i5646~740
--operation mode is normal

M1L4411 = M1_i602 & M1_LC_ctrl_local.lc_cable_length_down[2][6] & M1L699 & !M1L5201;


--M1L5411 is slaveregister:inst_slaveregister|i5646~741
--operation mode is normal

M1L5411 = M1L149 & Q44_sload_path[22] & (M1L903 # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_up[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out = CF1_MASTERHWDATA[22];
M1_LC_ctrl_local.lc_cable_length_up[2][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--C1L03Q is calibration_sources:inst_calibration_sources|cs_flash_time[22]~reg0
--operation mode is normal

C1L03Q_lut_out = Q44_sload_path[22];
C1L03Q = DFFE(C1L03Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22]
--operation mode is normal

M1_CS_ctrl_local.CS_time[22]_lut_out = CF1_MASTERHWDATA[22];
M1_CS_ctrl_local.CS_time[22] = DFFE(M1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L6411 is slaveregister:inst_slaveregister|i5646~742
--operation mode is normal

M1L6411 = C1L03Q & (M1_CS_ctrl_local.CS_time[22] # UE1L63Q) # !C1L03Q & M1_CS_ctrl_local.CS_time[22] & !UE1L63Q;


--M1L7411 is slaveregister:inst_slaveregister|i5646~743
--operation mode is normal

M1L7411 = M1_i959 & M1L6411 & !M1_i1176 # !M1_i959 & M1_LC_ctrl_local.lc_cable_length_up[2][6];


--M1L8411 is slaveregister:inst_slaveregister|i5646~744
--operation mode is normal

M1L8411 = UE1L53Q & (UE1L14Q # !M1L043 # !M1L913);


--M1L9411 is slaveregister:inst_slaveregister|i5646~745
--operation mode is normal

M1L9411 = M1L5411 # M1L7411 & M1L8411 & !M1L5201;


--M1L0511 is slaveregister:inst_slaveregister|i5646~746
--operation mode is normal

M1L0511 = M1L4411 # M1L9411 # M1L5201 & RD1_start_address[22];


--M1L0211 is slaveregister:inst_slaveregister|i5645~371
--operation mode is normal

M1L0211 = M1_i433 & M1L602 & M1L309 & M1L0411;


--M1L1211 is slaveregister:inst_slaveregister|i5645~372
--operation mode is normal

M1L1211 = Q44_sload_path[23] & !M1_i763 & !UE1L53Q;


--M1L2211 is slaveregister:inst_slaveregister|i5645~373
--operation mode is normal

M1L2211 = M1_i433 & M1L602 & M1L2701 & M1L1211;


--M1L3211 is slaveregister:inst_slaveregister|i5645~374
--operation mode is normal

M1L3211 = M1L603 & M1L602 & UE1L53Q & !UE1L73Q;


--M1L4211 is slaveregister:inst_slaveregister|i5645~375
--operation mode is normal

M1L4211 = M1L0211 # M1L2211 # RD1_start_address[23] & M1L3211;


--M1L5211 is slaveregister:inst_slaveregister|i5645~376
--operation mode is normal

M1L5211 = M1_i433 & M1L602 & M1L1411 & M1L2701;


--M1L6211 is slaveregister:inst_slaveregister|i5645~377
--operation mode is normal

M1L6211 = !UE1L53Q & (M1_i1176 # !UE1L63Q);

--M1L3411 is slaveregister:inst_slaveregister|i5645~408
--operation mode is normal

M1L3411 = !UE1L53Q & (M1_i1176 # !UE1L63Q);


--M1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23]
--operation mode is normal

M1_COMM_ctrl_local.id[23]_lut_out = CF1_MASTERHWDATA[23];
M1_COMM_ctrl_local.id[23] = DFFE(M1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L7211 is slaveregister:inst_slaveregister|i5645~378
--operation mode is normal

M1L7211 = M1_COMM_ctrl_local.id[23] & M1L2321 & !M1_i3270 & !M1L133;


--M1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[7]_lut_out = CF1_MASTERHWDATA[23];
M1_RM_ctrl_local.rm_rate_dead[7] = DFFE(M1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L8211 is slaveregister:inst_slaveregister|i5645~379
--operation mode is normal

M1L8211 = M1L6211 & (M1L7211 # M1L133 & M1_RM_ctrl_local.rm_rate_dead[7]);


--M1L9211 is slaveregister:inst_slaveregister|i5645~380
--operation mode is normal

M1L9211 = UE1L53Q & (UE1L14Q # !M1L123 # !M1L913);


--K1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23]
--operation mode is normal

K1_RM_rate_SPE[23]_lut_out = Q24_q[23];
K1_RM_rate_SPE[23] = DFFE(K1_RM_rate_SPE[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L0311 is slaveregister:inst_slaveregister|i5645~381
--operation mode is normal

M1L0311 = M1L033 & K1_RM_rate_SPE[23] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23]
--operation mode is normal

K1_RM_sn_data[23]_lut_out = K1_RM_sn_data_int[23];
K1_RM_sn_data[23] = DFFE(K1_RM_sn_data[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L1311 is slaveregister:inst_slaveregister|i5645~382
--operation mode is normal

M1L1311 = M1L9211 & (M1L0311 # K1_RM_sn_data[23] & M1L7321);


--K1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23]
--operation mode is normal

K1_RM_rate_MPE[23]_lut_out = Q14_q[23];
K1_RM_rate_MPE[23] = DFFE(K1_RM_rate_MPE[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L2311 is slaveregister:inst_slaveregister|i5645~383
--operation mode is normal

M1L2311 = !UE1L63Q & !UE1L53Q;


--M1L7401 is slaveregister:inst_slaveregister|i5637~835
--operation mode is normal

M1L7401 = UE1L14Q # M1L2311 # !M1L123 # !M1L913;


--M1L3311 is slaveregister:inst_slaveregister|i5645~384
--operation mode is normal

M1L3311 = M1L1311 # K1_RM_rate_MPE[23] & M1L7401 & M1L827;


--M1_i3457 is slaveregister:inst_slaveregister|i3457
--operation mode is normal

M1_i3457 = M1L363 # UE1L63Q # UE1L73Q # !M1L913;

--M1L063 is slaveregister:inst_slaveregister|i3457~29
--operation mode is normal

M1L063 = M1L363 # UE1L63Q # UE1L73Q # !M1L913;


--M1L109 is slaveregister:inst_slaveregister|i5395~1710
--operation mode is normal

M1L109 = M1_i3457 & M1_i3270 & M1L2321 & !M1L133;


--M1L4311 is slaveregister:inst_slaveregister|i5645~385
--operation mode is normal

M1L4311 = M1_i3759 & M1L304 & Q1_sload_path[23] & !M1L394;


--M1_COMPR_ctrl_local.ATWDa3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out = CF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDa3thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDb3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out = CF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDb3thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L5311 is slaveregister:inst_slaveregister|i5645~386
--operation mode is normal

M1L5311 = M1L394 & M1_COMPR_ctrl_local.ATWDa3thres[7] # !M1L394 & M1_COMPR_ctrl_local.ATWDb3thres[7] & !M1_i3759;


--M1L6311 is slaveregister:inst_slaveregister|i5645~387
--operation mode is normal

M1L6311 = M1_i1176 & (M1L4311 # UE1L53Q & M1L5311);


--M1L7311 is slaveregister:inst_slaveregister|i5645~388
--operation mode is normal

M1L7311 = M1L3311 # M1L109 & (M1L2411 # M1L6311);


--M1L6111 is slaveregister:inst_slaveregister|i5644~55
--operation mode is normal

M1L6111 = M1L8031 & Q44_sload_path[24] & !M1_i763 & !UE1L53Q;


--F1_SPE is DOMstatus:inst_DOMstatus|SPE
--operation mode is normal

F1_SPE_lut_out = OneSPE;
F1_SPE = DFFE(F1_SPE_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_COMPR_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[0]
--operation mode is normal

M1_COMPR_ctrl_local.COMPR_mode[0]_lut_out = CF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.COMPR_mode[0] = DFFE(M1_COMPR_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L7111 is slaveregister:inst_slaveregister|i5644~56
--operation mode is normal

M1L7111 = M1_i334 & F1_SPE & M1L4201 # !M1_i334 & M1_COMPR_ctrl_local.COMPR_mode[0];


--RD1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24]
--operation mode is normal

RD1_start_address[24]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L93 # RD1L733 & !RD1L673);
RD1_start_address[24] = DFFE(RD1_start_address[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L8111 is slaveregister:inst_slaveregister|i5644~57
--operation mode is normal

M1L8111 = M1L6111 # M1L7111 # M1L5201 & RD1_start_address[24];


--C1L33Q is calibration_sources:inst_calibration_sources|cs_flash_time[25]~reg0
--operation mode is normal

C1L33Q_lut_out = Q44_sload_path[25];
C1L33Q = DFFE(C1L33Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L928 is slaveregister:inst_slaveregister|i5393~1252
--operation mode is normal

M1L928 = M1_i959 & M1_i1176 & M1_i1078 & M1_i1583;

--M1L168 is slaveregister:inst_slaveregister|i5393~1296
--operation mode is normal

M1L168 = M1_i959 & M1_i1176 & M1_i1078 & M1_i1583;


--K1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25]
--operation mode is normal

K1_RM_rate_SPE[25]_lut_out = Q24_q[25];
K1_RM_rate_SPE[25] = DFFE(K1_RM_rate_SPE[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[9]_lut_out = CF1_MASTERHWDATA[25];
M1_RM_ctrl_local.rm_rate_dead[9] = DFFE(M1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L887 is slaveregister:inst_slaveregister|i5387~1203
--operation mode is normal

M1L887 = K1_RM_rate_SPE[25] & (M1_RM_ctrl_local.rm_rate_dead[9] # UE1L53Q) # !K1_RM_rate_SPE[25] & M1_RM_ctrl_local.rm_rate_dead[9] & !UE1L53Q;


--K1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25]
--operation mode is normal

K1_RM_rate_MPE[25]_lut_out = Q14_q[25];
K1_RM_rate_MPE[25] = DFFE(K1_RM_rate_MPE[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L987 is slaveregister:inst_slaveregister|i5387~1204
--operation mode is normal

M1L987 = M1L033 & M1L717 & K1_RM_rate_MPE[25] & !M1_i1639;


--K1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25]
--operation mode is normal

K1_RM_sn_data[25]_lut_out = K1_RM_sn_data_int[25];
K1_RM_sn_data[25] = DFFE(K1_RM_sn_data[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L097 is slaveregister:inst_slaveregister|i5387~1205
--operation mode is normal

M1L097 = M1L633 & K1_RM_sn_data[25] & UE1L53Q & !M1_i1639;


--M1L197 is slaveregister:inst_slaveregister|i5387~1206
--operation mode is normal

M1L197 = M1L133 & M1L887 # !M1L133 & (M1L987 # M1L097);


--M1L297 is slaveregister:inst_slaveregister|i5387~1207
--operation mode is normal

M1L297 = UE1L63Q & UE1L53Q & !M1_i1176;


--M1L397 is slaveregister:inst_slaveregister|i5387~1208
--operation mode is normal

M1L397 = C1L33Q & (M1L297 # M1L928 & M1L197) # !C1L33Q & M1L928 & M1L197;


--M1L808 is slaveregister:inst_slaveregister|i5388~1207
--operation mode is normal

M1L808 = M1L304 & (M1_i3537 # UE1L73Q # !UE1L63Q);


--M1L497 is slaveregister:inst_slaveregister|i5387~1209
--operation mode is normal

M1L497 = M1L144 & UE1L63Q & M1L244 & M1L686;


--M1L597 is slaveregister:inst_slaveregister|i5387~1210
--operation mode is normal

M1L597 = M1L397 # M1L808 & M1L497 & Q1_sload_path[25];


--M1_LC_ctrl_local.lc_cable_length_up[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out = CF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_cable_length_up[3][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_post_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[1]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[1]_lut_out = CF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_post_window[1] = DFFE(M1_LC_ctrl_local.lc_post_window[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L697 is slaveregister:inst_slaveregister|i5387~1211
--operation mode is normal

M1L697 = M1_LC_ctrl_local.lc_cable_length_up[3][1] & (M1_LC_ctrl_local.lc_post_window[1] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[3][1] & M1_LC_ctrl_local.lc_post_window[1] & !UE1L53Q;


--M1L797 is slaveregister:inst_slaveregister|i5387~1212
--operation mode is normal

M1L797 = M1L708 # M1L697 & !M1_i1064 & !UE1L63Q;


--M1L2111 is slaveregister:inst_slaveregister|i5643~55
--operation mode is normal

M1L2111 = M1L7221 & (M1L608 # M1L597 # M1L797);


--M1L3111 is slaveregister:inst_slaveregister|i5643~56
--operation mode is normal

M1L3111 = M1L8031 & Q44_sload_path[25] & !M1_i763 & !UE1L53Q;


--F1_MPE is DOMstatus:inst_DOMstatus|MPE
--operation mode is normal

F1_MPE_lut_out = MultiSPE;
F1_MPE = DFFE(F1_MPE_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1_COMPR_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1]
--operation mode is normal

M1_COMPR_ctrl_local.COMPR_mode[1]_lut_out = CF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.COMPR_mode[1] = DFFE(M1_COMPR_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L781);


--M1L4111 is slaveregister:inst_slaveregister|i5643~57
--operation mode is normal

M1L4111 = M1_i334 & F1_MPE & M1L4201 # !M1_i334 & M1_COMPR_ctrl_local.COMPR_mode[1];


--RD1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25]
--operation mode is normal

RD1_start_address[25]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L83 # RD1L933 & !RD1L673);
RD1_start_address[25] = DFFE(RD1_start_address[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L5111 is slaveregister:inst_slaveregister|i5643~58
--operation mode is normal

M1L5111 = M1L3111 # M1L4111 # M1L5201 & RD1_start_address[25];


--M1_LC_ctrl_local.lc_cable_length_down[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out = !CF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_cable_length_down[3][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L2901 is slaveregister:inst_slaveregister|i5642~927
--operation mode is normal

M1L2901 = M1_i959 & M1_i763 & !M1_i1078 & !M1_LC_ctrl_local.lc_cable_length_down[3][2];


--M1L3901 is slaveregister:inst_slaveregister|i5642~928
--operation mode is normal

M1L3901 = M1_i433 & M1L602 & M1L2701 & M1L2901;


--M1_LC_ctrl_local.lc_post_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[2]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[2]_lut_out = CF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_post_window[2] = DFFE(M1_LC_ctrl_local.lc_post_window[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1_LC_ctrl_local.lc_cable_length_up[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out = !CF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_cable_length_up[3][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1L4901 is slaveregister:inst_slaveregister|i5642~929
--operation mode is normal

M1L4901 = M1_LC_ctrl_local.lc_post_window[2] & (!M1_LC_ctrl_local.lc_cable_length_up[3][2] # !UE1L53Q) # !M1_LC_ctrl_local.lc_post_window[2] & UE1L53Q & !M1_LC_ctrl_local.lc_cable_length_up[3][2];


--M1L5901 is slaveregister:inst_slaveregister|i5642~930
--operation mode is normal

M1L5901 = M1_i763 & M1L4901 & !M1_i1064 & !UE1L63Q;


--M1L6901 is slaveregister:inst_slaveregister|i5642~931
--operation mode is normal

M1L6901 = M1_i433 & M1L602 & M1L2701 & M1L5901;


--RD1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26]
--operation mode is normal

RD1_start_address[26]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L73 # RD1L143 & !RD1L673);
RD1_start_address[26] = DFFE(RD1_start_address[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L7901 is slaveregister:inst_slaveregister|i5642~932
--operation mode is normal

M1L7901 = M1L5201 & M1_i433 & M1L602 & RD1_start_address[26];


--M1L1221 is slaveregister:inst_slaveregister|i5650~100
--operation mode is normal

M1L1221 = !M1_i763 & !UE1L53Q & (!UE1L73Q # !M1L603);


--M1L8901 is slaveregister:inst_slaveregister|i5642~933
--operation mode is normal

M1L8901 = M1_i433 & M1L602 & M1L1221 & Q44_sload_path[26];


--M1L9901 is slaveregister:inst_slaveregister|i5642~934
--operation mode is normal

M1L9901 = M1L3901 # M1L6901 # M1L7901 # M1L8901;


--M1L0011 is slaveregister:inst_slaveregister|i5642~935
--operation mode is normal

M1L0011 = M1_i433 & M1L602 & M1L899 & M1L2701;


--K1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26]
--operation mode is normal

K1_RM_rate_MPE[26]_lut_out = Q14_q[26];
K1_RM_rate_MPE[26] = DFFE(K1_RM_rate_MPE[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L1011 is slaveregister:inst_slaveregister|i5642~936
--operation mode is normal

M1L1011 = M1_i1499 & M1_i1583 & K1_RM_rate_MPE[26] & M1L827;


--C1L43Q is calibration_sources:inst_calibration_sources|cs_flash_time[26]~reg0
--operation mode is normal

C1L43Q_lut_out = Q44_sload_path[26];
C1L43Q = DFFE(C1L43Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L2011 is slaveregister:inst_slaveregister|i5642~937
--operation mode is normal

M1L2011 = M1L1011 # M1L999 & C1L43Q & !M1_i1176;


--M1L3011 is slaveregister:inst_slaveregister|i5642~938
--operation mode is normal

M1L3011 = M1_i1499 & M1_i1583 & M1L2321 & !M1L133;

--M1L0111 is slaveregister:inst_slaveregister|i5642~950
--operation mode is normal

M1L0111 = M1_i1499 & M1_i1583 & M1L2321 & !M1L133;


--M1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26]
--operation mode is normal

M1_COMM_ctrl_local.id[26]_lut_out = CF1_MASTERHWDATA[26];
M1_COMM_ctrl_local.id[26] = DFFE(M1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L4011 is slaveregister:inst_slaveregister|i5642~939
--operation mode is normal

M1L4011 = M1L553 & (M1_COMM_ctrl_local.id[26] # M1L9011 & Q1_sload_path[26]) # !M1L553 & M1L9011 & Q1_sload_path[26];


--M1L5011 is slaveregister:inst_slaveregister|i5642~940
--operation mode is normal

M1L5011 = M1L289 & (M1L2011 # M1L3011 & M1L4011);


--K1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26]
--operation mode is normal

K1_RM_rate_SPE[26]_lut_out = Q24_q[26];
K1_RM_rate_SPE[26] = DFFE(K1_RM_rate_SPE[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26]
--operation mode is normal

K1_RM_sn_data[26]_lut_out = K1_RM_sn_data_int[26];
K1_RM_sn_data[26] = DFFE(K1_RM_sn_data[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L6011 is slaveregister:inst_slaveregister|i5642~941
--operation mode is normal

M1L6011 = M1L133 & K1_RM_rate_SPE[26] # !M1L133 & K1_RM_sn_data[26] & !M1_i1924;


--M1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26]
--operation mode is normal

M1_CS_ctrl_local.CS_time[26]_lut_out = CF1_MASTERHWDATA[26];
M1_CS_ctrl_local.CS_time[26] = DFFE(M1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2]
--operation mode is normal

M1_CS_ctrl_local.CS_rate[2]_lut_out = CF1_MASTERHWDATA[26];
M1_CS_ctrl_local.CS_rate[2] = DFFE(M1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L7011 is slaveregister:inst_slaveregister|i5642~942
--operation mode is normal

M1L7011 = M1_CS_ctrl_local.CS_time[26] & (M1_CS_ctrl_local.CS_rate[2] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[26] & M1_CS_ctrl_local.CS_rate[2] & !UE1L53Q;


--M1L8011 is slaveregister:inst_slaveregister|i5642~943
--operation mode is normal

M1L8011 = M1L229 & (M1L7011 # M1L1901 & M1L6011) # !M1L229 & M1L1901 & M1L6011;


--M1L3701 is slaveregister:inst_slaveregister|i5640~382
--operation mode is normal

M1L3701 = M1L602 & (UE1L73Q & UE1L53Q # !M1L603);


--M1L377 is slaveregister:inst_slaveregister|i5384~1050
--operation mode is normal

M1L377 = M1L2321 & M1L687 & (M1_i1653 # UE1L63Q);


--M1L038 is slaveregister:inst_slaveregister|i5393~1253
--operation mode is normal

M1L038 = M1_i959 & M1_i1078 & M1L628 & M1L528;

--M1L268 is slaveregister:inst_slaveregister|i5393~1298
--operation mode is normal

M1L268 = M1_i959 & M1_i1078 & M1L628 & M1L528;


--M1L477 is slaveregister:inst_slaveregister|i5384~1051
--operation mode is normal

M1L477 = M1L592 & UE1L34Q & M1L804 & Q1_sload_path[28];


--M1L577 is slaveregister:inst_slaveregister|i5384~1052
--operation mode is normal

M1L577 = M1_i1639 & (!UE1L83Q # !M1L753) # !M1_i1639 & !M1L633 & (!UE1L83Q # !M1L753);


--M1L677 is slaveregister:inst_slaveregister|i5384~1053
--operation mode is normal

M1L677 = M1L144 & M1L244 & M1L477 & M1L577;


--K1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28]
--operation mode is normal

K1_RM_sn_data[28]_lut_out = K1_RM_sn_data_int[28];
K1_RM_sn_data[28] = DFFE(K1_RM_sn_data[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L777 is slaveregister:inst_slaveregister|i5384~1054
--operation mode is normal

M1L777 = M1L038 & (M1L677 # M1L744 & K1_RM_sn_data[28]);


--C1L63Q is calibration_sources:inst_calibration_sources|cs_flash_time[28]~reg0
--operation mode is normal

C1L63Q_lut_out = Q44_sload_path[28];
C1L63Q = DFFE(C1L63Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_LC_ctrl_local.lc_cable_length_down[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out = CF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_cable_length_down[3][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L877 is slaveregister:inst_slaveregister|i5384~1055
--operation mode is normal

M1L877 = M1L787 # M1L717 & M1_LC_ctrl_local.lc_cable_length_down[3][4] & !M1_i1064;


--M1L977 is slaveregister:inst_slaveregister|i5384~1056
--operation mode is normal

M1L977 = M1_i959 & (M1L877 # C1L63Q & M1L297) # !M1_i959 & C1L63Q & M1L297;


--M1L333 is slaveregister:inst_slaveregister|i1763~15
--operation mode is normal

M1L333 = M1L033 & UE1L53Q & !M1_i1639 & !UE1L63Q;


--K1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28]
--operation mode is normal

K1_RM_rate_MPE[28]_lut_out = Q14_q[28];
K1_RM_rate_MPE[28] = DFFE(K1_RM_rate_MPE[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--K1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28]
--operation mode is normal

K1_RM_rate_SPE[28]_lut_out = Q24_q[28];
K1_RM_rate_SPE[28] = DFFE(K1_RM_rate_SPE[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L087 is slaveregister:inst_slaveregister|i5384~1057
--operation mode is normal

M1L087 = M1L333 & (K1_RM_rate_SPE[28] # K1_RM_rate_MPE[28] & M1L827) # !M1L333 & K1_RM_rate_MPE[28] & M1L827;


--M1_LC_ctrl_local.lc_cable_length_up[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][4]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out = CF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_cable_length_up[3][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_post_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[4]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[4]_lut_out = CF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_post_window[4] = DFFE(M1_LC_ctrl_local.lc_post_window[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L187 is slaveregister:inst_slaveregister|i5384~1058
--operation mode is normal

M1L187 = M1_LC_ctrl_local.lc_cable_length_up[3][4] & (M1_LC_ctrl_local.lc_post_window[4] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[3][4] & M1_LC_ctrl_local.lc_post_window[4] & !UE1L53Q;


--M1L287 is slaveregister:inst_slaveregister|i5384~1059
--operation mode is normal

M1L287 = M1L928 & (M1L087 # M1L187 & !M1_i959) # !M1L928 & M1L187 & !M1_i959;


--M1L387 is slaveregister:inst_slaveregister|i5384~1060
--operation mode is normal

M1L387 = M1L144 & M1L244 & M1L093 & Q1_sload_path[28];


--M1L487 is slaveregister:inst_slaveregister|i5384~1061
--operation mode is normal

M1L487 = M1L977 # M1L287 # M1L387 & M1L277;


--M1L4701 is slaveregister:inst_slaveregister|i5640~383
--operation mode is normal

M1L4701 = M1_i763 & (M1L377 # M1L777 # M1L487);


--M1L0701 is slaveregister:inst_slaveregister|i5639~0
--operation mode is normal

M1L0701 = M1_i38 & !M1L403 & (UE1L73Q # !M1L603);

--M1L1701 is slaveregister:inst_slaveregister|i5639~197
--operation mode is normal

M1L1701 = M1_i38 & !M1L403 & (UE1L73Q # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_down[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out = CF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_cable_length_down[3][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L3001 is slaveregister:inst_slaveregister|i5479~752
--operation mode is normal

M1L3001 = M1L3101 # M1_i602 & M1_LC_ctrl_local.lc_cable_length_down[3][5] & M1L699;


--M1L4001 is slaveregister:inst_slaveregister|i5479~753
--operation mode is normal

M1L4001 = M1_i763 & M1L4101 & (M1_i1064 # UE1L63Q);


--F1_CLK20_5 is DOMstatus:inst_DOMstatus|CLK20_5
--operation mode is normal

F1_CLK20_5_lut_out = F1L5Q;
F1_CLK20_5 = DFFE(F1_CLK20_5_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--M1L5001 is slaveregister:inst_slaveregister|i5479~754
--operation mode is normal

M1L5001 = M1L4001 # M1L603 & F1_CLK20_5 & !M1L903;


--M1L6001 is slaveregister:inst_slaveregister|i5479~755
--operation mode is normal

M1L6001 = M1L3001 # M1L5001 # M1L1221 & Q44_sload_path[29];


--F1_CLK80_5 is DOMstatus:inst_DOMstatus|CLK80_5
--operation mode is normal

F1_CLK80_5_lut_out = Q83_sload_path[3];
F1_CLK80_5 = DFFE(F1_CLK80_5_lut_out, GLOBAL(TE2_outclock1), , , !L1L4Q);


--M1L8401 is slaveregister:inst_slaveregister|i5637~836
--operation mode is normal

M1L8401 = M1_i602 & M1L149 & Q44_sload_path[31] # !M1_i602 & F1_CLK80_5;


--K1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31]
--operation mode is normal

K1_RM_rate_SPE[31]_lut_out = Q24_q[31];
K1_RM_rate_SPE[31] = DFFE(K1_RM_rate_SPE[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31]
--operation mode is normal

K1_RM_sn_data[31]_lut_out = K1_RM_sn_data_int[31];
K1_RM_sn_data[31] = DFFE(K1_RM_sn_data[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L9401 is slaveregister:inst_slaveregister|i5637~837
--operation mode is normal

M1L9401 = M1L133 & K1_RM_rate_SPE[31] # !M1L133 & K1_RM_sn_data[31] & !M1_i1924;


--C1L93Q is calibration_sources:inst_calibration_sources|cs_flash_time[31]~reg0
--operation mode is normal

C1L93Q_lut_out = Q44_sload_path[31];
C1L93Q = DFFE(C1L93Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31]
--operation mode is normal

M1_CS_ctrl_local.CS_time[31]_lut_out = CF1_MASTERHWDATA[31];
M1_CS_ctrl_local.CS_time[31] = DFFE(M1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L0501 is slaveregister:inst_slaveregister|i5637~838
--operation mode is normal

M1L0501 = C1L93Q & (M1_CS_ctrl_local.CS_time[31] # UE1L63Q) # !C1L93Q & M1_CS_ctrl_local.CS_time[31] & !UE1L63Q;


--M1L1501 is slaveregister:inst_slaveregister|i5637~839
--operation mode is normal

M1L1501 = M1L9401 & (M1L0501 # M1_i1176) # !M1L9401 & M1L0501 & !M1_i1176;


--M1L2501 is slaveregister:inst_slaveregister|i5637~840
--operation mode is normal

M1L2501 = M1L8401 # UE1L53Q & M1L309 & M1L1501;


--UE1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0
--operation mode is normal

UE1L43Q_lut_out = UE1L25Q # UE1L52 & (UE1L62 # !UE1L1);
UE1L43Q = DFFE(UE1L43Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_int_clr[0] is slaveregister:inst_slaveregister|int_clr[0]
--operation mode is normal

M1_int_clr[0]_lut_out = M1L6131 & UE1L53Q & CF1_MASTERHWDATA[0] & !M1_i2187;
M1_int_clr[0] = DFFE(M1_int_clr[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--K1_RM_rate_update is rate_meters:inst_rate_meters|RM_rate_update
--operation mode is normal

K1_RM_rate_update_lut_out = K1_second_cnt[26];
K1_RM_rate_update = DFFE(K1_RM_rate_update_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_int_clr[1] is slaveregister:inst_slaveregister|int_clr[1]
--operation mode is normal

M1_int_clr[1]_lut_out = M1L6131 & UE1L53Q & CF1_MASTERHWDATA[1] & !M1_i2187;
M1_int_clr[1] = DFFE(M1_int_clr[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_int_enable[2] is slaveregister:inst_slaveregister|int_enable[2]
--operation mode is normal

M1_int_enable[2]_lut_out = CF1_MASTERHWDATA[2];
M1_int_enable[2] = DFFE(M1_int_enable[2]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--K1_sn_rate_update is rate_meters:inst_rate_meters|sn_rate_update
--operation mode is normal

K1_sn_rate_update_lut_out = K1_delay_bit & K1_sn_t_cnt[0] & K1_sn_t_cnt[1] & !Q44_sload_path[15];
K1_sn_rate_update = DFFE(K1_sn_rate_update_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_int_clr[2] is slaveregister:inst_slaveregister|int_clr[2]
--operation mode is normal

M1_int_clr[2]_lut_out = M1L6131 & UE1L53Q & CF1_MASTERHWDATA[2] & !M1_i2187;
M1_int_clr[2] = DFFE(M1_int_clr[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--AB1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg
--operation mode is normal

AB1L2Q_lut_out = RB1_dffs[0];
AB1L2Q = DFFE(AB1L2Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L5);


--AB1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg
--operation mode is normal

AB1L6Q_lut_out = RB1_dffs[3];
AB1L6Q = DFFE(AB1L6Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L5);


--AB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg
--operation mode is normal

AB1L01Q_lut_out = VCC;
AB1L01Q = DFFE(AB1L01Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L9);


--AB1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg
--operation mode is normal

AB1L4Q_lut_out = RB1_dffs[2];
AB1L4Q = DFFE(AB1L4Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L5);


--AB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~24
--operation mode is normal

AB1L61 = AB1L01Q & AB1L4Q & CB1_CTRL_OK;


--AB1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg
--operation mode is normal

AB1L3Q_lut_out = RB1_dffs[1];
AB1L3Q = DFFE(AB1L3Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L5);


--S1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE
--operation mode is normal

S1_REC_PULSE_lut_out = !V1L81Q & (S1L13 # V1L31Q & S1_REC_WT);
S1_REC_PULSE = DFFE(S1_REC_PULSE_lut_out, GLOBAL(TE1_outclock0), , , );


--S1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~166
--operation mode is normal

S1L11 = S1_REC_PULSE & MB1L92Q;


--S1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DAT
--operation mode is normal

S1_SND_DAT_lut_out = XB2L1 & (S1L8 # S1_SND_DAT & !S1L4) # !XB2L1 & S1_SND_DAT & !S1L4;
S1_SND_DAT = DFFE(S1_SND_DAT_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_ID
--operation mode is normal

S1_SND_ID_lut_out = S1L3 # S1_SND_ID & !WC1L26Q & !V1L81Q;
S1_SND_ID = DFFE(S1_SND_ID_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_TC_DAT
--operation mode is normal

S1_SND_TC_DAT_lut_out = S1L7 # S1_DRREQ_WT & AB1L81Q & !V1L81Q;
S1_SND_TC_DAT = DFFE(S1_SND_TC_DAT_lut_out, GLOBAL(TE1_outclock0), , , );


--S1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~167
--operation mode is normal

S1L21 = S1_SND_DAT # S1_SND_ID # S1_SND_TC_DAT;


--S1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE
--operation mode is normal

S1_SND_IDLE_lut_out = !V1L81Q & (S1L44 # S1_CLR_BUF);
S1_SND_IDLE = DFFE(S1_SND_IDLE_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRNB
--operation mode is normal

S1_SND_MRNB_lut_out = S1L5 # S1L74 & (Y1L121 # Y1L221);
S1_SND_MRNB = DFFE(S1_SND_MRNB_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB
--operation mode is normal

S1_SND_MRWB_lut_out = S1L6 # S1L74 & !Y1L121 & !Y1L221;
S1_SND_MRWB = DFFE(S1_SND_MRWB_lut_out, GLOBAL(TE1_outclock0), , , );


--S1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRAND
--operation mode is normal

S1_SND_DRAND_lut_out = S1L1 # S1L8 & !XB2L1 & !M1_COMM_ctrl_local.reboot_req;
S1_SND_DRAND = DFFE(S1_SND_DRAND_lut_out, GLOBAL(TE1_outclock0), , , );


--S1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~33
--operation mode is normal

S1L53 = !S1_SND_IDLE & !S1_SND_MRNB & !S1_SND_MRWB & !S1_SND_DRAND;


--S1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~168
--operation mode is normal

S1L31 = S1L11 # WC1L26Q & (S1L21 # !S1L53);


--FD1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT
--operation mode is normal

FD1_TXCNT_lut_out = FD1L2 # FD1L9Q # FD1_TXSHFT & !Q71L11;
FD1_TXCNT = DFFE(FD1_TXCNT_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--FD1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT
--operation mode is normal

FD1_TXSHFT_lut_out = WB9L3 & FD1_TXCNT & Q61_sload_path[4] & !Q61_sload_path[0];
FD1_TXSHFT = DFFE(FD1_TXSHFT_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--FD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81
--operation mode is normal

FD1L3 = FD1_TXCNT # FD1L9Q # FD1_TXSHFT & !Q71L11;


--WC1L63Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg
--operation mode is normal

WC1L63Q_lut_out = WC1L2 # !WC1L3 & !WC1_SEND_IDLE # !WC1L4;
WC1L63Q = DFFE(WC1L63Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg
--operation mode is normal

WC1L15Q_lut_out = WC1_BYT0 # WC1L05 # WC1L7 & !WC1L99;
WC1L15Q = DFFE(WC1L15Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--FD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33
--operation mode is normal

FD1L5 = !WC1L63Q & !WC1L15Q;


--WB11_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB11_aeb_out = WB01_aeb_out & WB9_aeb_out;


--MB1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg
--operation mode is normal

MB1L11Q_lut_out = MB1L1 & MB1L2 & MB1L5 & !RB1_dffs[6];
MB1L11Q = DFFE(MB1L11Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--CB1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT
--operation mode is normal

CB1_EOF_WAIT_lut_out = !MB1L92Q & (CB1L1 # CB1_EOF_WAIT & !MB1L11Q);
CB1_EOF_WAIT = DFFE(CB1_EOF_WAIT_lut_out, GLOBAL(TE1_outclock0), , , );


--BC1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27]
--operation mode is normal

BC1_SRG[27]_lut_out = GB1_crc32_en & BC1_SRG[26] # !GB1_crc32_en & BC1_SRG[27] # !CB1L61;
BC1_SRG[27] = DFFE(BC1_SRG[27]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28]
--operation mode is normal

BC1_SRG[28]_lut_out = GB1_crc32_en & BC1_SRG[27] # !GB1_crc32_en & BC1_SRG[28] # !CB1L61;
BC1_SRG[28] = DFFE(BC1_SRG[28]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29]
--operation mode is normal

BC1_SRG[29]_lut_out = GB1_crc32_en & BC1_SRG[28] # !GB1_crc32_en & BC1_SRG[29] # !CB1L61;
BC1_SRG[29] = DFFE(BC1_SRG[29]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30]
--operation mode is normal

BC1_SRG[30]_lut_out = GB1_crc32_en & BC1_SRG[29] # !GB1_crc32_en & BC1_SRG[30] # !CB1L61;
BC1_SRG[30] = DFFE(BC1_SRG[30]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705
--operation mode is normal

GB1L8 = BC1_SRG[27] # BC1_SRG[28] # BC1_SRG[29] # BC1_SRG[30];


--BC1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23]
--operation mode is normal

BC1_SRG[23]_lut_out = GB1_crc32_en & BC1_i16 # !GB1_crc32_en & BC1_SRG[23] # !CB1L61;
BC1_SRG[23] = DFFE(BC1_SRG[23]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24]
--operation mode is normal

BC1_SRG[24]_lut_out = GB1_crc32_en & BC1_SRG[23] # !GB1_crc32_en & BC1_SRG[24] # !CB1L61;
BC1_SRG[24] = DFFE(BC1_SRG[24]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25]
--operation mode is normal

BC1_SRG[25]_lut_out = GB1_crc32_en & BC1_SRG[24] # !GB1_crc32_en & BC1_SRG[25] # !CB1L61;
BC1_SRG[25] = DFFE(BC1_SRG[25]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26]
--operation mode is normal

BC1_SRG[26]_lut_out = GB1_crc32_en & BC1_i17 # !GB1_crc32_en & BC1_SRG[26] # !CB1L61;
BC1_SRG[26] = DFFE(BC1_SRG[26]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706
--operation mode is normal

GB1L9 = BC1_SRG[23] # BC1_SRG[24] # BC1_SRG[25] # BC1_SRG[26];


--BC1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19]
--operation mode is normal

BC1_SRG[19]_lut_out = GB1_crc32_en & BC1_SRG[18] # !GB1_crc32_en & BC1_SRG[19] # !CB1L61;
BC1_SRG[19] = DFFE(BC1_SRG[19]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20]
--operation mode is normal

BC1_SRG[20]_lut_out = GB1_crc32_en & BC1_SRG[19] # !GB1_crc32_en & BC1_SRG[20] # !CB1L61;
BC1_SRG[20] = DFFE(BC1_SRG[20]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21]
--operation mode is normal

BC1_SRG[21]_lut_out = GB1_crc32_en & BC1_SRG[20] # !GB1_crc32_en & BC1_SRG[21] # !CB1L61;
BC1_SRG[21] = DFFE(BC1_SRG[21]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22]
--operation mode is normal

BC1_SRG[22]_lut_out = GB1_crc32_en & BC1_i15 # !GB1_crc32_en & BC1_SRG[22] # !CB1L61;
BC1_SRG[22] = DFFE(BC1_SRG[22]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707
--operation mode is normal

GB1L01 = BC1_SRG[19] # BC1_SRG[20] # BC1_SRG[21] # BC1_SRG[22];


--BC1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15]
--operation mode is normal

BC1_SRG[15]_lut_out = GB1_crc32_en & BC1_SRG[14] # !GB1_crc32_en & BC1_SRG[15] # !CB1L61;
BC1_SRG[15] = DFFE(BC1_SRG[15]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16]
--operation mode is normal

BC1_SRG[16]_lut_out = GB1_crc32_en & BC1_i14 # !GB1_crc32_en & BC1_SRG[16] # !CB1L61;
BC1_SRG[16] = DFFE(BC1_SRG[16]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17]
--operation mode is normal

BC1_SRG[17]_lut_out = GB1_crc32_en & BC1_SRG[16] # !GB1_crc32_en & BC1_SRG[17] # !CB1L61;
BC1_SRG[17] = DFFE(BC1_SRG[17]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18]
--operation mode is normal

BC1_SRG[18]_lut_out = GB1_crc32_en & BC1_SRG[17] # !GB1_crc32_en & BC1_SRG[18] # !CB1L61;
BC1_SRG[18] = DFFE(BC1_SRG[18]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708
--operation mode is normal

GB1L11 = BC1_SRG[15] # BC1_SRG[16] # BC1_SRG[17] # BC1_SRG[18];


--GB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709
--operation mode is normal

GB1L21 = GB1L8 # GB1L9 # GB1L01 # GB1L11;


--BC1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11]
--operation mode is normal

BC1_SRG[11]_lut_out = GB1_crc32_en & BC1_i12 # !GB1_crc32_en & BC1_SRG[11] # !CB1L61;
BC1_SRG[11] = DFFE(BC1_SRG[11]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12]
--operation mode is normal

BC1_SRG[12]_lut_out = GB1_crc32_en & BC1_i13 # !GB1_crc32_en & BC1_SRG[12] # !CB1L61;
BC1_SRG[12] = DFFE(BC1_SRG[12]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13]
--operation mode is normal

BC1_SRG[13]_lut_out = GB1_crc32_en & BC1_SRG[12] # !GB1_crc32_en & BC1_SRG[13] # !CB1L61;
BC1_SRG[13] = DFFE(BC1_SRG[13]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14]
--operation mode is normal

BC1_SRG[14]_lut_out = GB1_crc32_en & BC1_SRG[13] # !GB1_crc32_en & BC1_SRG[14] # !CB1L61;
BC1_SRG[14] = DFFE(BC1_SRG[14]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710
--operation mode is normal

GB1L31 = BC1_SRG[11] # BC1_SRG[12] # BC1_SRG[13] # BC1_SRG[14];


--BC1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7]
--operation mode is normal

BC1_SRG[7]_lut_out = GB1_crc32_en & BC1_i9 # !GB1_crc32_en & BC1_SRG[7] # !CB1L61;
BC1_SRG[7] = DFFE(BC1_SRG[7]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8]
--operation mode is normal

BC1_SRG[8]_lut_out = GB1_crc32_en & BC1_i10 # !GB1_crc32_en & BC1_SRG[8] # !CB1L61;
BC1_SRG[8] = DFFE(BC1_SRG[8]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9]
--operation mode is normal

BC1_SRG[9]_lut_out = GB1_crc32_en & BC1_SRG[8] # !GB1_crc32_en & BC1_SRG[9] # !CB1L61;
BC1_SRG[9] = DFFE(BC1_SRG[9]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10]
--operation mode is normal

BC1_SRG[10]_lut_out = GB1_crc32_en & BC1_i11 # !GB1_crc32_en & BC1_SRG[10] # !CB1L61;
BC1_SRG[10] = DFFE(BC1_SRG[10]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711
--operation mode is normal

GB1L41 = BC1_SRG[7] # BC1_SRG[8] # BC1_SRG[9] # BC1_SRG[10];


--BC1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3]
--operation mode is normal

BC1_SRG[3]_lut_out = GB1_crc32_en & BC1_SRG[2] # !GB1_crc32_en & BC1_SRG[3] # !CB1L61;
BC1_SRG[3] = DFFE(BC1_SRG[3]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4]
--operation mode is normal

BC1_SRG[4]_lut_out = GB1_crc32_en & BC1_i7 # !GB1_crc32_en & BC1_SRG[4] # !CB1L61;
BC1_SRG[4] = DFFE(BC1_SRG[4]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5]
--operation mode is normal

BC1_SRG[5]_lut_out = GB1_crc32_en & BC1_i8 # !GB1_crc32_en & BC1_SRG[5] # !CB1L61;
BC1_SRG[5] = DFFE(BC1_SRG[5]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6]
--operation mode is normal

BC1_SRG[6]_lut_out = GB1_crc32_en & BC1_SRG[5] # !GB1_crc32_en & BC1_SRG[6] # !CB1L61;
BC1_SRG[6] = DFFE(BC1_SRG[6]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712
--operation mode is normal

GB1L51 = BC1_SRG[3] # BC1_SRG[4] # BC1_SRG[5] # BC1_SRG[6];


--BC1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31]
--operation mode is normal

BC1_SRG[31]_lut_out = GB1_crc32_en & BC1_SRG[30] # !GB1_crc32_en & BC1_SRG[31] # !CB1L61;
BC1_SRG[31] = DFFE(BC1_SRG[31]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0]
--operation mode is normal

BC1_SRG[0]_lut_out = GB1_crc32_en & BC1_i4 # !GB1_crc32_en & BC1_SRG[0] # !CB1L61;
BC1_SRG[0] = DFFE(BC1_SRG[0]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1]
--operation mode is normal

BC1_SRG[1]_lut_out = GB1_crc32_en & BC1_i5 # !GB1_crc32_en & BC1_SRG[1] # !CB1L61;
BC1_SRG[1] = DFFE(BC1_SRG[1]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2]
--operation mode is normal

BC1_SRG[2]_lut_out = GB1_crc32_en & BC1_i6 # !GB1_crc32_en & BC1_SRG[2] # !CB1L61;
BC1_SRG[2] = DFFE(BC1_SRG[2]_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--GB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713
--operation mode is normal

GB1L61 = BC1_SRG[31] # BC1_SRG[0] # BC1_SRG[1] # BC1_SRG[2];


--GB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714
--operation mode is normal

GB1L71 = GB1L31 # GB1L41 # GB1L51 # GB1L61;


--GB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17
--operation mode is normal

GB1L7 = GB1L21 # GB1L71;


--CB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165
--operation mode is normal

CB1L1 = AB1L01Q & CB1_DCMD_SEQ1 & MB1L01Q;


--S1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT
--operation mode is normal

S1_CRES_WAIT_lut_out = !V1L81Q & (S1L32 # S1_PON & Q44_sload_path[5]);
S1_CRES_WAIT = DFFE(S1_CRES_WAIT_lut_out, GLOBAL(TE1_outclock0), , , );


--WC1L79Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg
--operation mode is normal

WC1L79Q_lut_out = WC1_TCWFM_L # WC1L59 # WC1L69 # !WC1L93;
WC1L79Q = DFFE(WC1L79Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~840
--operation mode is normal

RC1L41 = DD71L2 & (DD61L2 # WC1L79Q) # !DD71L2 & DD61L2 & !WC1L79Q;


--RB4_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

RB4_dffs[2]_lut_out = RC1L51 & (RB4_dffs[3] # FD1L9Q) # !RC1L51 & RB4_dffs[3] & !FD1L9Q;
RB4_dffs[2] = DFFE(RB4_dffs[2]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--WB9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23
--operation mode is normal

WB9L3 = Q61_sload_path[1] & !Q61_sload_path[2] & !Q61_sload_path[3];


--FD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25
--operation mode is normal

FD1L1 = WB9L3 & FD1_TXCNT & Q61_sload_path[4] & !Q61_sload_path[0];


--FD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35
--operation mode is normal

FD1L6 = Q71L11 & FD1_TXSHFT # !FD1L7Q;


--DC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg
--operation mode is normal

DC1L5Q_lut_out = DC1L9Q & !WB6_agb_out;
DC1L5Q = DFFE(DC1L5Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--S1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT~12
--operation mode is normal

S1L83 = DC1L5Q & S1_REC_PULSE & !MB1L92Q;


--V1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg
--operation mode is normal

V1L31Q_lut_out = V1L01 & Q52_sload_path[2] & !Q52_sload_path[1] & !Q52_sload_path[4];
V1L31Q = DFFE(V1L31Q_lut_out, GLOBAL(TE1_outclock0), !S1L25, , );


--AB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg
--operation mode is normal

AB1L42Q_lut_out = AB1L3Q & AB1L6Q & AB1L61 & !AB1L2Q;
AB1L42Q = DFFE(AB1L42Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--S1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT~11
--operation mode is normal

S1L33 = AB1L42Q & S1_CMD_WAIT;


--V1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg
--operation mode is normal

V1L61Q_lut_out = V1L6 & S1_SND_PULSE;
V1L61Q = DFFE(V1L61Q_lut_out, GLOBAL(TE1_outclock0), !S1L25, , );


--S1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE~11
--operation mode is normal

S1L94 = S1_SND_PULSE & !V1L61Q;


--C1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0
--operation mode is normal

C1L7Q_lut_out = M1_CS_ctrl_local.CS_enable[5] & !C1L821 & !C1L921 & !C1_i81;
C1L7Q = DFFE(C1L7Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--PE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|update~reg0
--operation mode is normal

PE1L51Q_lut_out = PE1L41Q & (PE1L1 # PE1L51Q);
PE1L51Q = DFFE(PE1L51Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L12 is daq:inst_daq|trigger:inst_trigger|i113~47
--operation mode is normal

SD1L12 = C1L7Q & (M1_DAQ_ctrl_local.trigger_enable[7] # PE1L51Q & M1_DAQ_ctrl_local.trigger_enable[9]) # !C1L7Q & PE1L51Q & M1_DAQ_ctrl_local.trigger_enable[9];


--C1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0
--operation mode is normal

C1L5Q_lut_out = M1_CS_ctrl_local.CS_enable[3] & !C1L821 & !C1L921 & !C1_i81;
C1L5Q = DFFE(C1L5Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--PE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|update~reg0
--operation mode is normal

PE2L51Q_lut_out = PE2L41Q & (PE2L1 # PE2L51Q);
PE2L51Q = DFFE(PE2L51Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L22 is daq:inst_daq|trigger:inst_trigger|i113~48
--operation mode is normal

SD1L22 = C1L5Q & (M1_DAQ_ctrl_local.trigger_enable[5] # PE2L51Q & M1_DAQ_ctrl_local.trigger_enable[8]) # !C1L5Q & PE2L51Q & M1_DAQ_ctrl_local.trigger_enable[8];


--C1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0
--operation mode is normal

C1L4Q_lut_out = M1_CS_ctrl_local.CS_enable[2] & !C1L821 & !C1L921 & !C1_i81;
C1L4Q = DFFE(C1L4Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--C1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0
--operation mode is normal

C1L3Q_lut_out = M1_CS_ctrl_local.CS_enable[1] & !C1L821 & !C1L921 & !C1_i81;
C1L3Q = DFFE(C1L3Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--SD1L32 is daq:inst_daq|trigger:inst_trigger|i113~49
--operation mode is normal

SD1L32 = C1L4Q & (M1_DAQ_ctrl_local.trigger_enable[4] # C1L3Q & M1_DAQ_ctrl_local.trigger_enable[3]) # !C1L4Q & C1L3Q & M1_DAQ_ctrl_local.trigger_enable[3];


--C1L2Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0
--operation mode is normal

C1L2Q_lut_out = M1_CS_ctrl_local.CS_enable[0] & !C1L821 & !C1L921 & !C1_i81;
C1L2Q = DFFE(C1L2Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--C1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0
--operation mode is normal

C1L6Q_lut_out = M1_CS_ctrl_local.CS_enable[4] & !C1L821 & !C1L921 & !C1_i81;
C1L6Q = DFFE(C1L6Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--SD1L42 is daq:inst_daq|trigger:inst_trigger|i113~50
--operation mode is normal

SD1L42 = C1L2Q & (M1_DAQ_ctrl_local.trigger_enable[2] # C1L6Q & M1_DAQ_ctrl_local.trigger_enable[6]) # !C1L2Q & C1L6Q & M1_DAQ_ctrl_local.trigger_enable[6];


--SD1L52 is daq:inst_daq|trigger:inst_trigger|i113~51
--operation mode is normal

SD1L52 = SD1L12 # SD1L22 # SD1L32 # SD1L42;


--SD1L62 is daq:inst_daq|trigger:inst_trigger|i122~17
--operation mode is normal

SD1L62 = !M1_DAQ_ctrl_local.trigger_enable[0] & !SD1L52;


--XD1L58Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23
--operation mode is normal

XD1L58Q_lut_out = XD1L86 # XD1L48Q # XD1L88Q & !XD1_i31;
XD1L58Q = DFFE(XD1L58Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L48Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22
--operation mode is normal

XD1L48Q_lut_out = XD1L09Q & (WD1L492 # WD1_wr_ptr[0] $ WD1_rd_ptr[0]);
XD1L48Q = DFFE(XD1L48Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L72 is daq:inst_daq|trigger:inst_trigger|i123~44
--operation mode is normal

SD1L72 = !XD1L58Q & !XD1L48Q;

--SD1L92 is daq:inst_daq|trigger:inst_trigger|i123~51
--operation mode is normal

SD1L92 = !XD1L58Q & !XD1L48Q;


--SD1_rst_trigger_mpe is daq:inst_daq|trigger:inst_trigger|rst_trigger_mpe
--operation mode is normal

SD1_rst_trigger_mpe_lut_out = !SD1_discMPE_pulse & !SD1_discMPE_latch;
SD1_rst_trigger_mpe = DFFE(SD1_rst_trigger_mpe_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--SD1_rst_trigger_spe is daq:inst_daq|trigger:inst_trigger|rst_trigger_spe
--operation mode is normal

SD1_rst_trigger_spe_lut_out = !SD1_discSPE_pulse & !SD1_discSPE_latch;
SD1_rst_trigger_spe = DFFE(SD1_rst_trigger_spe_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--L1L3Q is ROC:inst_ROC|RST_state~12
--operation mode is normal

L1L3Q_lut_out = L1L2Q # L1L3Q;
L1L3Q = DFFE(L1L3Q_lut_out, GLOBAL(TE1_outclock0), , , );


--XD1L78Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25
--operation mode is normal

XD1L78Q_lut_out = XD1_i31 & (XD1L78Q # XD1L66 & XD1L47) # !XD1_i31 & XD1L66 & XD1L47;
XD1L78Q = DFFE(XD1L78Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L172 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482
--operation mode is normal

BE1L172 = BE1L672 & BE1L772 & BE1L872 & BE1L972;


--XD1L88Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26
--operation mode is normal

XD1L88Q_lut_out = XD1_i31 & (XD1L88Q # XD2L57 & XD1L47) # !XD1_i31 & XD2L57 & XD1L47;
XD1L88Q = DFFE(XD1L88Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L68Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24
--operation mode is normal

XD1L68Q_lut_out = XD1_i31 & (XD1L68Q # XD2L67 & XD1L47) # !XD1_i31 & XD2L67 & XD1L47;
XD1L68Q = DFFE(XD1L68Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--AE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161
--operation mode is normal

AE1L6 = !XD1L88Q & !XD1L68Q;


--BE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537
--operation mode is normal

BE1L57 = BE1L323Q & (XD1L78Q # BE1L172 # !AE1L6);


--XD1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~696
--operation mode is normal

XD1L07 = !XD1L88Q & !XD1L68Q & !XD1L78Q;


--BE1L82 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483
--operation mode is normal

BE1L82 = BE1L33 & BE1L43 & BE1L53 & BE1L63;


--BE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow
--operation mode is normal

BE1_overflow_lut_out = !BE1L613Q & (BE1_overflow # BE1L31Q & BE1L96);
BE1_overflow = DFFE(BE1_overflow_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188
--operation mode is normal

BE1L86 = M1_DAQ_ctrl_local.ATWD_mode[0] & BE1_channel[1] & BE1_channel[0] # !M1_DAQ_ctrl_local.ATWD_mode[0] & (BE1_channel[1] & !BE1_channel[0] # !BE1_overflow);


--BE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598
--operation mode is normal

BE1L38 = BE1L223Q & (BE1L86 & !M1_DAQ_ctrl_local.ATWD_mode[1] # !XD1L07);


--XD1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable
--operation mode is normal

XD1_enable_lut_out = XD1_enable & (XD1L27 # XD1L37) # !XD1L28Q;
XD1_enable = DFFE(XD1_enable_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6942
--operation mode is normal

BE1L142 = XD1_enable & SD1_ATWDTrigger_A_sig & !M1_DAQ_ctrl_local.DAQ_mode[1] & !M1_DAQ_ctrl_local.DAQ_mode[0];


--UD1_TriggerComplete_sync is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|TriggerComplete_sync
--operation mode is normal

UD1_TriggerComplete_sync_lut_out = UD1_TrigC;
UD1_TriggerComplete_sync = DFFE(UD1_TriggerComplete_sync_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539
--operation mode is normal

BE1L67 = AE1L6 & BE1L123Q & !XD1L78Q & !BE1L062;


--BE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6944
--operation mode is normal

BE1L242 = !BE1L423Q & !BE1L323Q;


--BE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6945
--operation mode is normal

BE1L342 = BE1L242 & !BE1L023Q & !BE1L913Q & !BE1L713Q;


--BE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6946
--operation mode is normal

BE1L442 = BE1_counterclk_high & (BE1L513Q # !BE1L342) # !BE1L132;


--BE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6947
--operation mode is normal

BE1L542 = BE1L223Q # BE1L313Q # BE1L413Q # !BE1L213Q;


--XD2L88Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23
--operation mode is normal

XD2L88Q_lut_out = XD2L66 # XD2L78Q # XD2L19Q & !XD2_i31;
XD2L88Q = DFFE(XD2L88Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L78Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22
--operation mode is normal

XD2L78Q_lut_out = XD2L39Q & (WD2L392 # WD2_wr_ptr[0] $ WD2_rd_ptr[0]);
XD2L78Q = DFFE(XD2L78Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L03 is daq:inst_daq|trigger:inst_trigger|i135~47
--operation mode is normal

SD1L03 = !XD2L88Q & !XD2L78Q;

--SD1L13 is daq:inst_daq|trigger:inst_trigger|i135~50
--operation mode is normal

SD1L13 = !XD2L88Q & !XD2L78Q;


--XD2L09Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25
--operation mode is normal

XD2L09Q_lut_out = XD2L87 # XD2L09Q & (BE2L2Q # AE2L1Q);
XD2L09Q = DFFE(XD2L09Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L372 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482
--operation mode is normal

BE2L372 = BE2L872 & BE2L972 & BE2L082 & BE2L182;


--XD2L19Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26
--operation mode is normal

XD2L19Q_lut_out = XD2L76 # XD2L19Q & (BE2L2Q # AE2L1Q);
XD2L19Q = DFFE(XD2L19Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L98Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24
--operation mode is normal

XD2L98Q_lut_out = XD2L97 # XD2L98Q & (BE2L2Q # AE2L1Q);
XD2L98Q = DFFE(XD2L98Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--AE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161
--operation mode is normal

AE2L6 = !XD2L19Q & !XD2L98Q;


--BE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537
--operation mode is normal

BE2L47 = BE2L323Q & (XD2L09Q # BE2L372 # !AE2L6);


--XD2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~775
--operation mode is normal

XD2L96 = !XD2L19Q & !XD2L98Q & !XD2L09Q;


--BE2L82 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483
--operation mode is normal

BE2L82 = BE2L33 & BE2L43 & BE2L53 & BE2L63;


--XD2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable
--operation mode is normal

XD2_enable_lut_out = XD2_enable & (XD2L17 # XD2L27) # !XD2L58Q;
XD2_enable = DFFE(XD2_enable_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6987
--operation mode is normal

BE2L932 = XD2_enable & SD1_ATWDTrigger_B_sig & !M1_DAQ_ctrl_local.DAQ_mode[1] & !M1_DAQ_ctrl_local.DAQ_mode[0];


--UD2_TriggerComplete_sync is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|TriggerComplete_sync
--operation mode is normal

UD2_TriggerComplete_sync_lut_out = UD2_TrigC;
UD2_TriggerComplete_sync = DFFE(UD2_TriggerComplete_sync_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow
--operation mode is normal

BE2_overflow_lut_out = !BE2L713Q & (BE2_overflow # BE2L31Q & BE2L96);
BE2_overflow = DFFE(BE2_overflow_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188
--operation mode is normal

BE2L86 = M1_DAQ_ctrl_local.ATWD_mode[0] & BE2_channel[1] & BE2_channel[0] # !M1_DAQ_ctrl_local.ATWD_mode[0] & (BE2_channel[1] & !BE2_channel[0] # !BE2_overflow);


--BE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598
--operation mode is normal

BE2L28 = BE2L223Q & (BE2L86 & !M1_DAQ_ctrl_local.ATWD_mode[1] # !XD2L96);


--BE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539
--operation mode is normal

BE2L57 = AE2L6 & BE2L123Q & !XD2L09Q & !BE2L262;


--BE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6989
--operation mode is normal

BE2L042 = BE2_counterclk_high & (BE2L613Q # !BE2L832) # !BE2L132;


--BE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6990
--operation mode is normal

BE2L142 = BE2L223Q # BE2L413Q # BE2L513Q # !BE1L213Q;


--UE1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0
--operation mode is normal

UE1L74Q_lut_out = UE1L72 # UE1L6 & (UE1L82 # UE1L92);
UE1L74Q = DFFE(UE1L74Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--UE1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0
--operation mode is normal

UE1L84Q_lut_out = UE1L03 # UE1L84Q & (UE1L35Q # !UE1L61);
UE1L84Q = DFFE(UE1L84Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L872 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~17
--operation mode is normal

M1L872 = UE1L74Q & UE1L84Q;


--M1L702 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~35
--operation mode is normal

M1L702 = M1L872 & !M1L149 & (M1L903 # !M1L603);


--M1L802 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~36
--operation mode is normal

M1L802 = M1_i1064 & !M1_i1176 & !UE1L63Q & !UE1L53Q;


--M1L402 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0
--operation mode is normal

M1L402 = M1_i433 & M1L602 & M1L702 & M1L802;


--C1L521 is calibration_sources:inst_calibration_sources|i~588
--operation mode is normal

C1L521 = !C1_now_cnt[1] & !C1_now_cnt[0];


--C1L121 is calibration_sources:inst_calibration_sources|i~8
--operation mode is normal

C1L121 = !C1_now_cnt[4] & !C1_now_cnt[2] & C1L521 & C1_now_cnt[3];


--C1L39 is calibration_sources:inst_calibration_sources|i293~54
--operation mode is normal

C1L39 = !Q3_sload_path[3] & !Q3_sload_path[4];


--C1L49 is calibration_sources:inst_calibration_sources|i293~55
--operation mode is normal

C1L49 = Q3_sload_path[1] & Q3_sload_path[2] & Q3_sload_path[3] & Q3_sload_path[4];


--C1L59 is calibration_sources:inst_calibration_sources|i293~56
--operation mode is normal

C1L59 = !C1L49 & (Q3_sload_path[2] # !C1L39 # !C1L29);


--C1L69 is calibration_sources:inst_calibration_sources|i300~138
--operation mode is normal

C1L69 = M1_CS_ctrl_local.CS_enable[3] # M1_CS_ctrl_local.CS_enable[2];


--C1L79 is calibration_sources:inst_calibration_sources|i300~139
--operation mode is normal

C1L79 = !C1L59 & (!M1_CS_ctrl_local.CS_enable[1] & !C1L69 # !C1_now_action);


--MC02_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7]
MC02_q[7]_data_in = CF1_MASTERHWDATA[7];
MC02_q[7]_write_enable = M1L6231;
MC02_q[7]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[7]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[7]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[7] = MEMORY_SEGMENT(MC02_q[7]_data_in, MC02_q[7]_write_enable, MC02_q[7]_clock_0, , , , , , VCC, MC02_q[7]_write_address, MC02_q[7]_read_address);


--C1L001 is calibration_sources:inst_calibration_sources|i336~112
--operation mode is normal

C1L001 = C1L66Q # !C1_i445;


--C1L621 is calibration_sources:inst_calibration_sources|i~589
--operation mode is normal

C1L621 = !Q2_q[7] # !Q2_q[6];


--C1L721 is calibration_sources:inst_calibration_sources|i~590
--operation mode is normal

C1L721 = !Q2_q[3] # !Q2_q[2] # !Q2_q[1] # !Q2_q[0];


--C1L221 is calibration_sources:inst_calibration_sources|i~91
--operation mode is normal

C1L221 = C1L621 # C1L721 # !Q2_q[5] # !Q2_q[4];

--C1L431 is calibration_sources:inst_calibration_sources|i~609
--operation mode is normal

C1L431 = C1L621 # C1L721 # !Q2_q[5] # !Q2_q[4];


--C1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R
--operation mode is normal

C1_fe_R2R_lut_out = C1L221 & (C1_fe_R2R # M1_CS_ctrl_local.CS_enable[4] & C1_now_action);
C1_fe_R2R = DFFE(C1_fe_R2R_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1L99 is calibration_sources:inst_calibration_sources|i331~50
--operation mode is normal

C1L99 = C1_fe_R2R # M1_CS_ctrl_local.CS_enable[4] & C1_now_action;


--MC02_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6]
MC02_q[6]_data_in = CF1_MASTERHWDATA[6];
MC02_q[6]_write_enable = M1L6231;
MC02_q[6]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[6]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[6]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[6] = MEMORY_SEGMENT(MC02_q[6]_data_in, MC02_q[6]_write_enable, MC02_q[6]_clock_0, , , , , , VCC, MC02_q[6]_write_address, MC02_q[6]_read_address);


--C1L101 is calibration_sources:inst_calibration_sources|i338~112
--operation mode is normal

C1L101 = C1L56Q # !C1_i445;


--MC02_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5]
MC02_q[5]_data_in = CF1_MASTERHWDATA[5];
MC02_q[5]_write_enable = M1L6231;
MC02_q[5]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[5]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[5]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[5] = MEMORY_SEGMENT(MC02_q[5]_data_in, MC02_q[5]_write_enable, MC02_q[5]_clock_0, , , , , , VCC, MC02_q[5]_write_address, MC02_q[5]_read_address);


--C1L201 is calibration_sources:inst_calibration_sources|i340~112
--operation mode is normal

C1L201 = C1L46Q # !C1_i445;


--MC02_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4]
MC02_q[4]_data_in = CF1_MASTERHWDATA[4];
MC02_q[4]_write_enable = M1L6231;
MC02_q[4]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[4]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[4]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[4] = MEMORY_SEGMENT(MC02_q[4]_data_in, MC02_q[4]_write_enable, MC02_q[4]_clock_0, , , , , , VCC, MC02_q[4]_write_address, MC02_q[4]_read_address);


--C1L301 is calibration_sources:inst_calibration_sources|i342~112
--operation mode is normal

C1L301 = C1L36Q # !C1_i445;


--MC02_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3]
MC02_q[3]_data_in = CF1_MASTERHWDATA[3];
MC02_q[3]_write_enable = M1L6231;
MC02_q[3]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[3]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[3]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[3] = MEMORY_SEGMENT(MC02_q[3]_data_in, MC02_q[3]_write_enable, MC02_q[3]_clock_0, , , , , , VCC, MC02_q[3]_write_address, MC02_q[3]_read_address);


--C1L401 is calibration_sources:inst_calibration_sources|i348~112
--operation mode is normal

C1L401 = C1L26Q # !C1_i445;


--MC02_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2]
MC02_q[2]_data_in = CF1_MASTERHWDATA[2];
MC02_q[2]_write_enable = M1L6231;
MC02_q[2]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[2]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[2]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[2] = MEMORY_SEGMENT(MC02_q[2]_data_in, MC02_q[2]_write_enable, MC02_q[2]_clock_0, , , , , , VCC, MC02_q[2]_write_address, MC02_q[2]_read_address);


--C1L501 is calibration_sources:inst_calibration_sources|i350~112
--operation mode is normal

C1L501 = C1L16Q # !C1_i445;


--MC02_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1]
MC02_q[1]_data_in = CF1_MASTERHWDATA[1];
MC02_q[1]_write_enable = M1L6231;
MC02_q[1]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[1]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[1]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[1] = MEMORY_SEGMENT(MC02_q[1]_data_in, MC02_q[1]_write_enable, MC02_q[1]_clock_0, , , , , , VCC, MC02_q[1]_write_address, MC02_q[1]_read_address);


--C1L601 is calibration_sources:inst_calibration_sources|i352~112
--operation mode is normal

C1L601 = C1L06Q # !C1_i445;


--MC02_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0]
MC02_q[0]_data_in = CF1_MASTERHWDATA[0];
MC02_q[0]_write_enable = M1L6231;
MC02_q[0]_clock_0 = GLOBAL(TE1_outclock0);
MC02_q[0]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q);
MC02_q[0]_read_address = RD_ADDR(Q2_q[0], Q2_q[1], Q2_q[2], Q2_q[3], Q2_q[4], Q2_q[5], Q2_q[6], Q2_q[7]);
MC02_q[0] = MEMORY_SEGMENT(MC02_q[0]_data_in, MC02_q[0]_write_enable, MC02_q[0]_clock_0, , , , , , VCC, MC02_q[0]_write_address, MC02_q[0]_read_address);


--C1L701 is calibration_sources:inst_calibration_sources|i354~112
--operation mode is normal

C1L701 = C1L95Q # !C1_i445;


--UE1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~107
--operation mode is normal

UE1L5 = UE1L15Q & CF1_MASTERHTRANS[1];


--UE1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~37
--operation mode is normal

UE1L1 = CF1_MASTERHSIZE[1] & !CF1_MASTERHSIZE[0] & !CF1_MASTERHBURST[1] & !CF1_MASTERHBURST[2];

--UE1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~39
--operation mode is normal

UE1L2 = CF1_MASTERHSIZE[1] & !CF1_MASTERHSIZE[0] & !CF1_MASTERHBURST[1] & !CF1_MASTERHBURST[2];


--UE1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587
--operation mode is normal

UE1L11 = UE1L1 & CF1_MASTERHTRANS[1] & !UE1L94Q & !CF1_MASTERHTRANS[0];


--UE1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7
--operation mode is normal

UE1L4 = CF1_MASTERHBURST[0] & !CF1_MASTERHBURST[1] & !CF1_MASTERHBURST[2];


--UE1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6588
--operation mode is normal

UE1L21 = UE1L4 & UE1L05Q & CF1_MASTERHTRANS[1];


--UE1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589
--operation mode is normal

UE1L31 = UE1L5 # UE1L35Q # UE1L11 # UE1L21;


--UE1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590
--operation mode is normal

UE1L41 = !UE1L25Q & (CF1_MASTERHTRANS[1] # !UE1L15Q);


--UE1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591
--operation mode is normal

UE1L51 = !UE1L94Q & (CF1_MASTERHTRANS[0] # !CF1_MASTERHTRANS[1] # !UE1L1);


--UE1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6592
--operation mode is normal

UE1L61 = UE1L41 & !UE1L51 & (!UE1L3 # !UE1L05Q);


--QE2L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[0]~reg0
--operation mode is normal

QE2L21Q_lut_out = SD1_i71 & M1_LC_ctrl_local.lc_length[0] # !SD1_i71 & (QE2_got_disc & M1_LC_ctrl_local.lc_length[0] # !QE2_got_disc & QE2L11);
QE2L21Q = DFFE(QE2L21Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , QE2_i16);


--SE2L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~24
--operation mode is normal

SE2L21Q_lut_out = SE2L11Q;
SE2L21Q = DFFE(SE2L21Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~23
--operation mode is normal

SE2L11Q_lut_out = SE2L01Q;
SE2L11Q = DFFE(SE2L11Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~294
--operation mode is normal

SE2L3 = QE2L21Q & (SE2L21Q # SE2L11Q);


--SE2L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~21
--operation mode is normal

SE2L9Q_lut_out = QE2_wait1clk & M1_LC_ctrl_local.lc_tx_enable[0] & !SE2L8Q;
SE2L9Q = DFFE(SE2L9Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~22
--operation mode is normal

SE2L01Q_lut_out = SE2L9Q;
SE2L01Q = DFFE(SE2L01Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~295
--operation mode is normal

SE2L4 = !QE2L21Q & (SE2L9Q # SE2L01Q);


--QE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[1]~reg0
--operation mode is normal

QE2L31Q_lut_out = SD1_i71 & M1_LC_ctrl_local.lc_length[1] # !SD1_i71 & (QE2_got_disc & M1_LC_ctrl_local.lc_length[1] # !QE2_got_disc & QE2L01);
QE2L31Q = DFFE(QE2L31Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , QE2_i16);


--SE2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~28
--operation mode is normal

SE2L61Q_lut_out = SE2L51Q;
SE2L61Q = DFFE(SE2L61Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~27
--operation mode is normal

SE2L51Q_lut_out = SE2L41Q;
SE2L51Q = DFFE(SE2L51Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~296
--operation mode is normal

SE2L5 = QE2L31Q & (SE2L61Q # SE2L51Q);


--SE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~25
--operation mode is normal

SE2L31Q_lut_out = SE2L21Q;
SE2L31Q = DFFE(SE2L31Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~26
--operation mode is normal

SE2L41Q_lut_out = SE2L31Q;
SE2L41Q = DFFE(SE2L41Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~297
--operation mode is normal

SE2L6 = !QE2L31Q & (SE2L31Q # SE2L41Q);


--SE2L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~31
--operation mode is normal

SE2L91Q_lut_out = SE2L81Q;
SE2L91Q = DFFE(SE2L91Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~30
--operation mode is normal

SE2L81Q_lut_out = SE2L71Q;
SE2L81Q = DFFE(SE2L81Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~32
--operation mode is normal

SE2L02Q_lut_out = SE2L91Q;
SE2L02Q = DFFE(SE2L02Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~29
--operation mode is normal

SE2L71Q_lut_out = SE2L61Q;
SE2L71Q = DFFE(SE2L71Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~20
--operation mode is normal

SE2L8Q_lut_out = !SE2L02Q & (SE2L8Q # QE2_wait1clk & M1_LC_ctrl_local.lc_tx_enable[0]);
SE2L8Q = DFFE(SE2L8Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE2L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~299
--operation mode is normal

SE2L7 = SE2L71Q # !SE2L8Q;


--QE1L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[0]~reg0
--operation mode is normal

QE1L21Q_lut_out = SD1_i71 & M1_LC_ctrl_local.lc_length[0] # !SD1_i71 & (QE1_got_disc & M1_LC_ctrl_local.lc_length[0] # !QE1_got_disc & QE1L11);
QE1L21Q = DFFE(QE1L21Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , QE1_i16);


--SE1L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~24
--operation mode is normal

SE1L21Q_lut_out = SE1L11Q;
SE1L21Q = DFFE(SE1L21Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~23
--operation mode is normal

SE1L11Q_lut_out = SE1L01Q;
SE1L11Q = DFFE(SE1L11Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~294
--operation mode is normal

SE1L3 = QE1L21Q & (SE1L21Q # SE1L11Q);


--SE1L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~21
--operation mode is normal

SE1L9Q_lut_out = QE1_wait1clk & M1_LC_ctrl_local.lc_tx_enable[1] & !SE1L8Q;
SE1L9Q = DFFE(SE1L9Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~22
--operation mode is normal

SE1L01Q_lut_out = SE1L9Q;
SE1L01Q = DFFE(SE1L01Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~295
--operation mode is normal

SE1L4 = !QE1L21Q & (SE1L9Q # SE1L01Q);


--QE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[1]~reg0
--operation mode is normal

QE1L31Q_lut_out = SD1_i71 & M1_LC_ctrl_local.lc_length[1] # !SD1_i71 & (QE1_got_disc & M1_LC_ctrl_local.lc_length[1] # !QE1_got_disc & QE1L01);
QE1L31Q = DFFE(QE1L31Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , QE1_i16);


--SE1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~28
--operation mode is normal

SE1L61Q_lut_out = SE1L51Q;
SE1L61Q = DFFE(SE1L61Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~27
--operation mode is normal

SE1L51Q_lut_out = SE1L41Q;
SE1L51Q = DFFE(SE1L51Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~296
--operation mode is normal

SE1L5 = QE1L31Q & (SE1L61Q # SE1L51Q);


--SE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~25
--operation mode is normal

SE1L31Q_lut_out = SE1L21Q;
SE1L31Q = DFFE(SE1L31Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~26
--operation mode is normal

SE1L41Q_lut_out = SE1L31Q;
SE1L41Q = DFFE(SE1L41Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~297
--operation mode is normal

SE1L6 = !QE1L31Q & (SE1L31Q # SE1L41Q);


--SE1L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~31
--operation mode is normal

SE1L91Q_lut_out = SE1L81Q;
SE1L91Q = DFFE(SE1L91Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~30
--operation mode is normal

SE1L81Q_lut_out = SE1L71Q;
SE1L81Q = DFFE(SE1L81Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~32
--operation mode is normal

SE1L02Q_lut_out = SE1L91Q;
SE1L02Q = DFFE(SE1L02Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~29
--operation mode is normal

SE1L71Q_lut_out = SE1L61Q;
SE1L71Q = DFFE(SE1L71Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~20
--operation mode is normal

SE1L8Q_lut_out = !SE1L02Q & (SE1L8Q # QE1_wait1clk & M1_LC_ctrl_local.lc_tx_enable[1]);
SE1L8Q = DFFE(SE1L8Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SE1L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~299
--operation mode is normal

SE1L7 = SE1L71Q # !SE1L8Q;


--MB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39
--operation mode is normal

MB1L31 = Q4_sload_path[0] & !Q4_sload_path[1];


--MB1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5
--operation mode is normal

MB1_rxcteq5 = MB1L31 & Q4_sload_path[2] & !Q4_sload_path[3] & !Q4_sload_path[4];


--MB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
--operation mode is normal

MB1L12Q_lut_out = !MB1_rxcteq5 & (MB1L12Q # ZB1L51Q & MB1L52Q);
MB1L12Q = DFFE(MB1L12Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|rxd~reg
--operation mode is normal

ZB1L51Q_lut_out = DB1L95Q & (ZB1L32 # ZB1L02Q & !Q7_sload_path[4]);
ZB1L51Q = DFFE(ZB1L51Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
--operation mode is normal

MB1L52Q_lut_out = MB1L81 # MB1_rxcteq9 & MB1L82Q & Q5_sload_path[3];
MB1L52Q = DFFE(MB1L52Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--LB1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~reg
--operation mode is normal

LB1L5Q_lut_out = VCC;
LB1L5Q = DFFE(LB1L5Q_lut_out, GLOBAL(TE1_outclock0), !S1L82, , LB1L4);


--AB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11
--operation mode is normal

AB1L5 = CB1_DCMD_SEQ1 & MB1L01Q;


--CB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166
--operation mode is normal

CB1L2 = !MB1L11Q & !MB1L92Q;


--AB1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg
--operation mode is normal

AB1L21Q_lut_out = VCC;
AB1L21Q = DFFE(AB1L21Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L11);


--CB1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE
--operation mode is normal

CB1_IDLE_lut_out = !CB1L82 & (GB1L7 # !MB1L11Q # !CB1L92);
CB1_IDLE = DFFE(CB1_IDLE_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--CB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167
--operation mode is normal

CB1L3 = AB1L21Q & !CB1_IDLE;


--CB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176
--operation mode is normal

CB1L5 = CB1_BYTE0 & !MB1L11Q & (!CB1_DAT_MSG # !MB1L01Q);


--CB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177
--operation mode is normal

CB1L6 = CB1_BYTE3 # AB1L21Q & CB1_DCMD_SEQ1;


--MB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40
--operation mode is normal

MB1L41 = Q4_sload_path[0] & !Q4_sload_path[1] & !Q4_sload_path[3] & !Q4_sload_path[4];


--MB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878
--operation mode is normal

MB1L1 = MB1L41 & MB1L52Q & Q4_sload_path[2] & !ZB1L51Q;


--MB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879
--operation mode is normal

MB1L2 = RB1_dffs[7] & RB1_dffs[0] & !RB1_dffs[2];


--MB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880
--operation mode is normal

MB1L3 = RB1_dffs[6] & RB1_dffs[5] & RB1_dffs[1] & !RB1_dffs[4];


--CB1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0
--operation mode is normal

CB1_LEN0_lut_out = !MB1L92Q & (CB1_START # CB1_LEN0 & !MB1L01Q);
CB1_LEN0 = DFFE(CB1_LEN0_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT
--operation mode is normal

CB1_STF_WAIT_lut_out = CB1L83 & !MB1L92Q;
CB1_STF_WAIT = DFFE(CB1_STF_WAIT_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START
--operation mode is normal

CB1_START_lut_out = MB1L92Q;
CB1_START = DFFE(CB1_START_lut_out, GLOBAL(TE1_outclock0), , , );


--CB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12
--operation mode is normal

CB1L01 = CB1_LEN0 # CB1_STF_WAIT # CB1_START # CB1_BYTE0;


--MB1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg
--operation mode is normal

MB1L9Q_lut_out = !MB1L8 & CB1L2 & (MB1L9Q # ZB1L51Q);
MB1L9Q = DFFE(MB1L9Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg
--operation mode is normal

MB1L02Q_lut_out = MB1_rxcteq5 & (MB1L72Q # MB1L32Q);
MB1L02Q = DFFE(MB1L02Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg
--operation mode is normal

MB1L91Q_lut_out = MB1_rxcteq5 & (MB1L72Q # MB1L32Q & ZB1L51Q);
MB1L91Q = DFFE(MB1L91Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--CB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50
--operation mode is normal

CB1L51 = GB1L21 # GB1L71 # !CB1_BYTE0;


--WC1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3
--operation mode is normal

WC1_BYT3_lut_out = WC1_BYT2;
WC1_BYT3 = DFFE(WC1_BYT3_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--RD1L734Q is daq:inst_daq|mem_interface:inst_mem_interface|state~33
--operation mode is normal

RD1L734Q_lut_out = RD1L634Q & !RD1L973 & !PD1L612Q;
RD1L734Q = DFFE(RD1L734Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L434Q is daq:inst_daq|mem_interface:inst_mem_interface|state~29
--operation mode is normal

RD1L434Q_lut_out = RD1L463 # RD1L903 # RD1L363 & !PD1L612Q;
RD1L434Q = DFFE(RD1L434Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L834Q is daq:inst_daq|mem_interface:inst_mem_interface|state~34
--operation mode is normal

RD1L834Q_lut_out = RD1L734Q # RD1L013 # RD1L834Q & !RD1L53;
RD1L834Q = DFFE(RD1L834Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6]
--operation mode is normal

RD1_rdaddr[6]_lut_out = RD1L483 & (RD1_rdaddr[6] # RD1L783 & RD1L653) # !RD1L483 & RD1L783 & RD1L653;
RD1_rdaddr[6] = DFFE(RD1_rdaddr[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i327 is daq:inst_daq|mem_interface:inst_mem_interface|i327
--operation mode is normal

RD1_i327 = RD1_rdaddr[6] $ (RD1_AnB & WD1L882 # !RD1_AnB & WD2L782);


--RD1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7]
--operation mode is normal

RD1_rdaddr[7]_lut_out = RD1L483 & (RD1_rdaddr[7] # RD1L783 & RD1L853) # !RD1L483 & RD1L783 & RD1L853;
RD1_rdaddr[7] = DFFE(RD1_rdaddr[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i328 is daq:inst_daq|mem_interface:inst_mem_interface|i328
--operation mode is normal

RD1_i328 = RD1_rdaddr[7] $ (RD1_AnB & WD1L782 # !RD1_AnB & WD2L682);


--RD1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i~4796
--operation mode is normal

RD1L363 = RD1L91 & RD1L334Q & !RD1_i327 & !RD1_i328;


--WD1_header_1.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[1]
--operation mode is normal

WD1_header_1.eventtype[1]_lut_out = XD1_eventtype[1];
WD1_header_1.eventtype[1] = DFFE(WD1_header_1.eventtype[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0]
--operation mode is normal

WD1_header_1.eventtype[0]_lut_out = !XD1_eventtype[0];
WD1_header_1.eventtype[0] = DFFE(WD1_header_1.eventtype[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--RD1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i177~583
--operation mode is normal

RD1L5 = WD1_rd_ptr[0] & (!WD1_header_1.eventtype[0] # !WD1_header_1.eventtype[1]);


--WD1_header_0.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[1]
--operation mode is normal

WD1_header_0.eventtype[1]_lut_out = XD1_eventtype[1];
WD1_header_0.eventtype[1] = DFFE(WD1_header_0.eventtype[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0]
--operation mode is normal

WD1_header_0.eventtype[0]_lut_out = !XD1_eventtype[0];
WD1_header_0.eventtype[0] = DFFE(WD1_header_0.eventtype[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L6 is daq:inst_daq|mem_interface:inst_mem_interface|i177~584
--operation mode is normal

RD1L6 = !WD1_rd_ptr[0] & (!WD1_header_0.eventtype[0] # !WD1_header_0.eventtype[1]);


--RD1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i177~585
--operation mode is normal

RD1L7 = WD1L682 & RD1_AnB & (RD1L5 # RD1L6);


--WD2_header_1.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[1]
--operation mode is normal

WD2_header_1.eventtype[1]_lut_out = XD2_eventtype[1];
WD2_header_1.eventtype[1] = DFFE(WD2_header_1.eventtype[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0]
--operation mode is normal

WD2_header_1.eventtype[0]_lut_out = !XD2_eventtype[0];
WD2_header_1.eventtype[0] = DFFE(WD2_header_1.eventtype[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--RD1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i177~586
--operation mode is normal

RD1L8 = WD2_rd_ptr[0] & (!WD2_header_1.eventtype[0] # !WD2_header_1.eventtype[1]);


--WD2_header_0.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[1]
--operation mode is normal

WD2_header_0.eventtype[1]_lut_out = XD2_eventtype[1];
WD2_header_0.eventtype[1] = DFFE(WD2_header_0.eventtype[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0]
--operation mode is normal

WD2_header_0.eventtype[0]_lut_out = !XD2_eventtype[0];
WD2_header_0.eventtype[0] = DFFE(WD2_header_0.eventtype[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i177~587
--operation mode is normal

RD1L9 = !WD2_rd_ptr[0] & (!WD2_header_0.eventtype[0] # !WD2_header_0.eventtype[1]);


--RD1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i177~588
--operation mode is normal

RD1L01 = WD2L582 & !RD1_AnB & (RD1L8 # RD1L9);


--RD1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i~4797
--operation mode is normal

RD1L463 = RD1L134Q & CF1_SLAVEHREADYO & !RD1L7 & !RD1L01;


--GE2_compr_size[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8]
--operation mode is normal

GE2_compr_size[8]_lut_out = !GE2_i1063 & (GE2L512 & GE2L162 # !GE2L512 & GE2_compr_size[8]);
GE2_compr_size[8] = DFFE(GE2_compr_size[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8]
--operation mode is normal

GE1_compr_size[8]_lut_out = !GE1_i1063 & (GE1L602 & GE1L252 # !GE1L602 & GE1_compr_size[8]);
GE1_compr_size[8] = DFFE(GE1_compr_size[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[8] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[8]
--operation mode is normal

RD1_rdaddr[8]_lut_out = RD1L483 & (RD1_rdaddr[8] # RD1L783 & RD1L063) # !RD1L483 & RD1L783 & RD1L063;
RD1_rdaddr[8] = DFFE(RD1_rdaddr[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i448 is daq:inst_daq|mem_interface:inst_mem_interface|i448
--operation mode is normal

RD1_i448 = RD1_rdaddr[8] $ (RD1_AnB & GE1_compr_size[8] # !RD1_AnB & GE2_compr_size[8]);


--GE2_compr_size[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6]
--operation mode is normal

GE2_compr_size[6]_lut_out = !GE2_i1063 & (GE2L512 & GE2L752 # !GE2L512 & GE2_compr_size[6]);
GE2_compr_size[6] = DFFE(GE2_compr_size[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6]
--operation mode is normal

GE1_compr_size[6]_lut_out = !GE1_i1063 & (GE1L602 & GE1L842 # !GE1L602 & GE1_compr_size[6]);
GE1_compr_size[6] = DFFE(GE1_compr_size[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_i446 is daq:inst_daq|mem_interface:inst_mem_interface|i446
--operation mode is normal

RD1_i446 = RD1_rdaddr[6] $ (RD1_AnB & GE1_compr_size[6] # !RD1_AnB & GE2_compr_size[6]);


--GE2_compr_size[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2]
--operation mode is normal

GE2_compr_size[2]_lut_out = !GE2_i1063 & (GE2L512 & GE2L942 # !GE2L512 & GE2_compr_size[2]);
GE2_compr_size[2] = DFFE(GE2_compr_size[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2]
--operation mode is normal

GE1_compr_size[2]_lut_out = !GE1_i1063 & (GE1L602 & GE1L042 # !GE1L602 & GE1_compr_size[2]);
GE1_compr_size[2] = DFFE(GE1_compr_size[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2]
--operation mode is normal

RD1_rdaddr[2]_lut_out = RD1L483 & (RD1_rdaddr[2] # RD1L783 & RD1L843) # !RD1L483 & RD1L783 & RD1L843;
RD1_rdaddr[2] = DFFE(RD1_rdaddr[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i442 is daq:inst_daq|mem_interface:inst_mem_interface|i442
--operation mode is normal

RD1_i442 = RD1_rdaddr[2] $ (RD1_AnB & GE1_compr_size[2] # !RD1_AnB & GE2_compr_size[2]);


--GE2_compr_size[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7]
--operation mode is normal

GE2_compr_size[7]_lut_out = !GE2_i1063 & (GE2L512 & GE2L952 # !GE2L512 & GE2_compr_size[7]);
GE2_compr_size[7] = DFFE(GE2_compr_size[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7]
--operation mode is normal

GE1_compr_size[7]_lut_out = !GE1_i1063 & (GE1L602 & GE1L052 # !GE1L602 & GE1_compr_size[7]);
GE1_compr_size[7] = DFFE(GE1_compr_size[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_i447 is daq:inst_daq|mem_interface:inst_mem_interface|i447
--operation mode is normal

RD1_i447 = RD1_rdaddr[7] $ (RD1_AnB & GE1_compr_size[7] # !RD1_AnB & GE2_compr_size[7]);


--RD1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i~4798
--operation mode is normal

RD1L563 = RD1_i448 # RD1_i446 # RD1_i442 # RD1_i447;


--GE2_compr_size[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5]
--operation mode is normal

GE2_compr_size[5]_lut_out = !GE2_i1063 & (GE2L512 & GE2L552 # !GE2L512 & GE2_compr_size[5]);
GE2_compr_size[5] = DFFE(GE2_compr_size[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5]
--operation mode is normal

GE1_compr_size[5]_lut_out = !GE1_i1063 & (GE1L602 & GE1L642 # !GE1L602 & GE1_compr_size[5]);
GE1_compr_size[5] = DFFE(GE1_compr_size[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5]
--operation mode is normal

RD1_rdaddr[5]_lut_out = RD1L483 & (RD1_rdaddr[5] # RD1L783 & RD1L453) # !RD1L483 & RD1L783 & RD1L453;
RD1_rdaddr[5] = DFFE(RD1_rdaddr[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i445 is daq:inst_daq|mem_interface:inst_mem_interface|i445
--operation mode is normal

RD1_i445 = RD1_rdaddr[5] $ (RD1_AnB & GE1_compr_size[5] # !RD1_AnB & GE2_compr_size[5]);


--GE2_compr_size[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0]
--operation mode is normal

GE2_compr_size[0]_lut_out = !GE2_i1063 & (GE2L512 & GE2L542 # !GE2L512 & GE2_compr_size[0]);
GE2_compr_size[0] = DFFE(GE2_compr_size[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0]
--operation mode is normal

GE1_compr_size[0]_lut_out = !GE1_i1063 & (GE1L602 & GE1L632 # !GE1L602 & GE1_compr_size[0]);
GE1_compr_size[0] = DFFE(GE1_compr_size[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0]
--operation mode is normal

RD1_rdaddr[0]_lut_out = RD1L483 & (RD1_rdaddr[0] # RD1L783 & RD1L443) # !RD1L483 & RD1L783 & RD1L443;
RD1_rdaddr[0] = DFFE(RD1_rdaddr[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i440 is daq:inst_daq|mem_interface:inst_mem_interface|i440
--operation mode is normal

RD1_i440 = RD1_rdaddr[0] $ (RD1_AnB & GE1_compr_size[0] # !RD1_AnB & GE2_compr_size[0]);


--GE2_compr_size[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3]
--operation mode is normal

GE2_compr_size[3]_lut_out = !GE2_i1063 & (GE2L512 & GE2L152 # !GE2L512 & GE2_compr_size[3]);
GE2_compr_size[3] = DFFE(GE2_compr_size[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3]
--operation mode is normal

GE1_compr_size[3]_lut_out = !GE1_i1063 & (GE1L602 & GE1L242 # !GE1L602 & GE1_compr_size[3]);
GE1_compr_size[3] = DFFE(GE1_compr_size[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3]
--operation mode is normal

RD1_rdaddr[3]_lut_out = RD1L483 & (RD1_rdaddr[3] # RD1L783 & RD1L053) # !RD1L483 & RD1L783 & RD1L053;
RD1_rdaddr[3] = DFFE(RD1_rdaddr[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i443 is daq:inst_daq|mem_interface:inst_mem_interface|i443
--operation mode is normal

RD1_i443 = RD1_rdaddr[3] $ (RD1_AnB & GE1_compr_size[3] # !RD1_AnB & GE2_compr_size[3]);


--GE2_compr_size[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4]
--operation mode is normal

GE2_compr_size[4]_lut_out = !GE2_i1063 & (GE2L512 & GE2L352 # !GE2L512 & GE2_compr_size[4]);
GE2_compr_size[4] = DFFE(GE2_compr_size[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4]
--operation mode is normal

GE1_compr_size[4]_lut_out = !GE1_i1063 & (GE1L602 & GE1L442 # !GE1L602 & GE1_compr_size[4]);
GE1_compr_size[4] = DFFE(GE1_compr_size[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4]
--operation mode is normal

RD1_rdaddr[4]_lut_out = RD1L483 & (RD1_rdaddr[4] # RD1L783 & RD1L253) # !RD1L483 & RD1L783 & RD1L253;
RD1_rdaddr[4] = DFFE(RD1_rdaddr[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i444 is daq:inst_daq|mem_interface:inst_mem_interface|i444
--operation mode is normal

RD1_i444 = RD1_rdaddr[4] $ (RD1_AnB & GE1_compr_size[4] # !RD1_AnB & GE2_compr_size[4]);


--RD1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i~4799
--operation mode is normal

RD1L663 = RD1_i445 # RD1_i440 # RD1_i443 # RD1_i444;


--GE2_compr_size[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1]
--operation mode is normal

GE2_compr_size[1]_lut_out = GE2_i1063 # GE2L512 & GE2L742 # !GE2L512 & GE2_compr_size[1];
GE2_compr_size[1] = DFFE(GE2_compr_size[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_compr_size[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1]
--operation mode is normal

GE1_compr_size[1]_lut_out = GE1_i1063 # GE1L602 & GE1L832 # !GE1L602 & GE1_compr_size[1];
GE1_compr_size[1] = DFFE(GE1_compr_size[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1]
--operation mode is normal

RD1_rdaddr[1]_lut_out = RD1L483 & (RD1_rdaddr[1] # RD1L783 & RD1L643) # !RD1L483 & RD1L783 & RD1L643;
RD1_rdaddr[1] = DFFE(RD1_rdaddr[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1_i441 is daq:inst_daq|mem_interface:inst_mem_interface|i441
--operation mode is normal

RD1_i441 = RD1_rdaddr[1] $ (RD1_AnB & GE1_compr_size[1] # !RD1_AnB & GE2_compr_size[1]);


--RD1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i~4800
--operation mode is normal

RD1L763 = RD1L634Q & !RD1L563 & !RD1L663 & !RD1_i441;


--RD1L624Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21
--operation mode is normal

RD1L624Q_lut_out = !RD1L524Q & (GE1_i1454 # GE2_bfr_dav_out & !GE2_lbm_read_done);
RD1L624Q = DFFE(RD1L624Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L534Q is daq:inst_daq|mem_interface:inst_mem_interface|state~30
--operation mode is normal

RD1L534Q_lut_out = RD1L434Q # RD1L32 & RD1L534Q & !RD1L53;
RD1L534Q = DFFE(RD1L534Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i~4801
--operation mode is normal

RD1L863 = !RD1L624Q & !RD1L534Q;


--RD1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i~4802
--operation mode is normal

RD1L963 = !RD1L034Q & !RD1L924Q & !RD1L824Q & !RD1L134Q;


--RD1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i~4803
--operation mode is normal

RD1L073 = RD1L1Q & (RD1L334Q # !RD1L963 # !RD1L863);


--RD1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i875~6
--operation mode is normal

RD1L55 = WD1L582 & (WD2L482 # RD1_AnB) # !WD1L582 & WD2L482 & !RD1_AnB;


--RD1L61 is daq:inst_daq|mem_interface:inst_mem_interface|i330~173
--operation mode is normal

RD1L61 = RD1_rdaddr[3] & RD1_rdaddr[0] & RD1_rdaddr[5] & RD1_rdaddr[2];

--RD1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i330~181
--operation mode is normal

RD1L02 = RD1_rdaddr[3] & RD1_rdaddr[0] & RD1_rdaddr[5] & RD1_rdaddr[2];


--RD1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i~1
--operation mode is normal

RD1L703 = !RD1_rdaddr[6] # !RD1_rdaddr[4] # !RD1_rdaddr[1] # !RD1L61;


--RD1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i~4804
--operation mode is normal

RD1L173 = RD1L073 # RD1L234Q & !RD1L55 & !RD1L703;


--RD1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i~4805
--operation mode is normal

RD1L273 = RD1L363 # RD1L463 # RD1L763 # RD1L173;


--RD1L724Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22
--operation mode is normal

RD1L724Q_lut_out = RD1L624Q;
RD1L724Q = DFFE(RD1L724Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i~4807
--operation mode is normal

RD1L373 = RD1L724Q # RD1L824Q # RD1L814Q & !RD1L863;


--RD1L53 is daq:inst_daq|mem_interface:inst_mem_interface|i520~33
--operation mode is normal

RD1L53 = !PD1L612Q & (M1_DAQ_ctrl_local.LBM_mode[1] # !M1_DAQ_ctrl_local.LBM_mode[0] # !RD1_start_address[24]);


--RD1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i387~1
--operation mode is normal

RD1L12 = M1_COMPR_ctrl_local.COMPR_mode[1] $ M1_COMPR_ctrl_local.COMPR_mode[0];


--GE2_bfr_dav_out is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out
--operation mode is normal

GE2_bfr_dav_out_lut_out = GE2L723 & GE2_bfr_dav_out # !GE2L823;
GE2_bfr_dav_out = DFFE(GE2_bfr_dav_out_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done
--operation mode is normal

GE2_lbm_read_done_lut_out = GE2_lbm_read_done & (RD1_read_done & !RD1_AnB # !GE2L332) # !GE2_lbm_read_done & RD1_read_done & !RD1_AnB;
GE2_lbm_read_done = DFFE(GE2_lbm_read_done_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i388~72
--operation mode is normal

RD1L22 = GE2_bfr_dav_out & !GE2_lbm_read_done & !RD1_AnB;


--GE1_bfr_dav_out is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out
--operation mode is normal

GE1_bfr_dav_out_lut_out = GE1L913 & GE1_bfr_dav_out # !GE1L023;
GE1_bfr_dav_out = DFFE(GE1_bfr_dav_out_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done
--operation mode is normal

GE1_lbm_read_done_lut_out = RD1_read_done & (RD1_AnB # GE1_lbm_read_done & !GE1L522) # !RD1_read_done & GE1_lbm_read_done & !GE1L522;
GE1_lbm_read_done = DFFE(GE1_lbm_read_done_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_i1454 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1454
--operation mode is normal

GE1_i1454 = GE1_bfr_dav_out & !GE1_lbm_read_done;


--RD1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i388~73
--operation mode is normal

RD1L32 = RD1L12 & (RD1L22 # GE1_i1454 & RD1_AnB);


--PD1L112 is daq:inst_daq|ahb_master:inst_ahb_master|i~9685
--operation mode is normal

PD1L112 = PD1L712Q & RD1L1Q & (CF1_SLAVEHRESP[1] # !CF1_SLAVEHRESP[0]);


--UE1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6605
--operation mode is normal

UE1L71 = CF1_MASTERHTRANS[1] & (UE1L15Q # UE1L4 & UE1L05Q);


--UE1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186
--operation mode is normal

UE1L7 = CF1_MASTERHTRANS[1] & !CF1_MASTERHTRANS[0];

--UE1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6634
--operation mode is normal

UE1L23 = CF1_MASTERHTRANS[1] & !CF1_MASTERHTRANS[0];


--UE1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6606
--operation mode is normal

UE1L81 = UE1L1 & !UE1L94Q & (CF1_MASTERHTRANS[0] # CF1_MASTERHTRANS[1]);


--UE1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6608
--operation mode is normal

UE1L91 = CF1_MASTERHTRANS[0] & !CF1_MASTERHTRANS[1];


--UE1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6609
--operation mode is normal

UE1L02 = UE1L35Q # UE1L91 & (UE1L15Q # UE1L05Q);


--UE1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6610
--operation mode is normal

UE1L12 = UE1L4 & UE1L05Q & (CF1_MASTERHTRANS[0] # CF1_MASTERHTRANS[1]);


--UE1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185
--operation mode is normal

UE1L6 = CF1_MASTERHTRANS[0] # CF1_MASTERHTRANS[1];


--UE1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6617
--operation mode is normal

UE1L22 = !UE1L6 & (UE1L15Q # UE1L05Q # !UE1L94Q);


--UE1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6618
--operation mode is normal

UE1L32 = UE1L05Q & (CF1_MASTERHBURST[1] # CF1_MASTERHBURST[2] # !CF1_MASTERHBURST[0]);


--UE1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6619
--operation mode is normal

UE1L42 = UE1L1 & (UE1L32 & !UE1L91 # !UE1L94Q) # !UE1L1 & UE1L32 & !UE1L91;


--RD1L524Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20
--operation mode is normal

RD1L524Q_lut_out = RD1L53 & !RD1L834Q & (RD1L524Q # !RD1L883) # !RD1L53 & (RD1L524Q # !RD1L883);
RD1L524Q = DFFE(RD1L524Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i~4809
--operation mode is normal

RD1L473 = RD1L524Q & !RD1L834Q & !RD1L624Q & !RD1L534Q;


--RD1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i~4810
--operation mode is normal

RD1L573 = RD1L334Q # RD1L234Q # !RD1L963 # !RD1L473;


--RD1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i678~159
--operation mode is normal

RD1L25 = RD1_start_address[11] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i~4811
--operation mode is normal

RD1L673 = !RD1L734Q & !RD1L434Q;


--M1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST
--operation mode is normal

M1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = (M1L603 & M1L1131 & !UE1L73Q & !UE1L53Q) & CASCADE(M1L112);
M1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(M1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--RD1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i677~159
--operation mode is normal

RD1L15 = RD1_start_address[12] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i676~159
--operation mode is normal

RD1L05 = RD1_start_address[13] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i675~159
--operation mode is normal

RD1L94 = RD1_start_address[14] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i674~159
--operation mode is normal

RD1L84 = RD1_start_address[15] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i673~159
--operation mode is normal

RD1L74 = RD1_start_address[16] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i672~159
--operation mode is normal

RD1L64 = RD1_start_address[17] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i671~159
--operation mode is normal

RD1L54 = RD1_start_address[18] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i670~159
--operation mode is normal

RD1L44 = RD1_start_address[19] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i669~159
--operation mode is normal

RD1L34 = RD1_start_address[20] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i668~159
--operation mode is normal

RD1L24 = RD1_start_address[21] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i667~159
--operation mode is normal

RD1L14 = RD1_start_address[22] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i666~159
--operation mode is normal

RD1L04 = RD1_start_address[23] & (RD1L724Q # RD1L573 # RD1L634Q);


--XD1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[0]~reg0_lut_out = SD1L24Q;
XD1_HEADER_data.trigger_word[0]~reg0 = DFFE(XD1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--WD1L511 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail~0
--operation mode is normal

WD1L511 = XD1L48Q & WD1_wr_ptr[0] & !L1L4Q;


--WD1L2 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail~0
--operation mode is normal

WD1L2 = XD1L48Q & !WD1_wr_ptr[0] & !L1L4Q;


--FE1_compr_done_strb is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb
--operation mode is normal

FE1_compr_done_strb_lut_out = FE1L837 & (FE1_compr_done_strb # FE1L8311Q & !FE1_compr_done) # !FE1L837 & FE1L8311Q & !FE1_compr_done;
FE1_compr_done_strb = DFFE(FE1_compr_done_strb_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1_compr_mode[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]
--operation mode is normal

FE1_compr_mode[0]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[0];
FE1_compr_mode[0] = DFFE(FE1_compr_mode[0]_lut_out, GLOBAL(TE1_outclock0), , , FE1L02);


--FE1_compr_done_strb_clk40 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40
--operation mode is normal

FE1_compr_done_strb_clk40_lut_out = FE1_compr_done_strb;
FE1_compr_done_strb_clk40 = DFFE(FE1_compr_done_strb_clk40_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_compr_mode[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]
--operation mode is normal

FE1_compr_mode[1]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[1];
FE1_compr_mode[1] = DFFE(FE1_compr_mode[1]_lut_out, GLOBAL(TE1_outclock0), , , FE1L02);


--FE1L527 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~119
--operation mode is normal

FE1L527 = FE1_compr_done_strb & FE1_compr_mode[0] & !FE1_compr_done_strb_clk40 & !FE1_compr_mode[1];


--RD1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done
--operation mode is normal

RD1_read_done_lut_out = RD1L834Q & !RD1_done_pulse_done_last;
RD1_read_done = DFFE(RD1_read_done_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L627 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~120
--operation mode is normal

FE1L627 = RD1_read_done & RD1_AnB & (FE1_compr_mode[1] # !FE1_compr_mode[0]);


--FE1L727 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~121
--operation mode is normal

FE1L727 = !L1L4Q & (FE1L527 # FE1L627);


--XD2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[0]~reg0_lut_out = SD1L24Q;
XD2_HEADER_data.trigger_word[0]~reg0 = DFFE(XD2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--WD2L511 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail~0
--operation mode is normal

WD2L511 = XD2L78Q & WD2_wr_ptr[0] & !L1L4Q;


--WD2L2 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail~0
--operation mode is normal

WD2L2 = XD2L78Q & !WD2_wr_ptr[0] & !L1L4Q;


--FE2_compr_done_strb is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb
--operation mode is normal

FE2_compr_done_strb_lut_out = FE2L837 & (FE2_compr_done_strb # FE2L8311Q & !FE2_compr_done) # !FE2L837 & FE2L8311Q & !FE2_compr_done;
FE2_compr_done_strb = DFFE(FE2_compr_done_strb_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2_compr_mode[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]
--operation mode is normal

FE2_compr_mode[0]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[0];
FE2_compr_mode[0] = DFFE(FE2_compr_mode[0]_lut_out, GLOBAL(TE1_outclock0), , , FE2L02);


--FE2_compr_done_strb_clk40 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40
--operation mode is normal

FE2_compr_done_strb_clk40_lut_out = FE2_compr_done_strb;
FE2_compr_done_strb_clk40 = DFFE(FE2_compr_done_strb_clk40_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_compr_mode[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]
--operation mode is normal

FE2_compr_mode[1]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[1];
FE2_compr_mode[1] = DFFE(FE2_compr_mode[1]_lut_out, GLOBAL(TE1_outclock0), , , FE2L02);


--FE2L527 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~119
--operation mode is normal

FE2L527 = FE2_compr_done_strb & FE2_compr_mode[0] & !FE2_compr_done_strb_clk40 & !FE2_compr_mode[1];


--FE2L627 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~120
--operation mode is normal

FE2L627 = RD1_read_done & !RD1_AnB & (FE2_compr_mode[1] # !FE2_compr_mode[0]);


--FE2L727 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~121
--operation mode is normal

FE2L727 = !L1L4Q & (FE2L527 # FE2L627);


--DE1L93 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~47
--operation mode is normal

DE1L93 = DE1L91 & DE1L02;


--BE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0
--operation mode is normal

BE1L41Q_lut_out = BE1L123Q # BE1L41Q & (BE1L613Q # !BE1L032);
BE1L41Q = DFFE(BE1L41Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]
--operation mode is normal

BE1_readout_cnt[0]_lut_out = BE1L07 # BE1L722 # BE1L17 & BE1_readout_cnt[0];
BE1_readout_cnt[0] = DFFE(BE1_readout_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--WD1_i1250 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1250
--operation mode is normal

WD1_i1250 = BE1L41Q & !BE1_readout_cnt[0];


--BE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1]
--operation mode is normal

BE1_readout_cnt[1]_lut_out = BE1L07 # BE1L622 # BE1L17 & BE1_readout_cnt[1];
BE1_readout_cnt[1] = DFFE(BE1_readout_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2]
--operation mode is normal

BE1_readout_cnt[2]_lut_out = BE1L07 # BE1L28 # BE1L412 & BE1L023Q;
BE1_readout_cnt[2] = DFFE(BE1_readout_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3]
--operation mode is normal

BE1_readout_cnt[3]_lut_out = BE1L07 # BE1L18 # BE1L612 & BE1L023Q;
BE1_readout_cnt[3] = DFFE(BE1_readout_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4]
--operation mode is normal

BE1_readout_cnt[4]_lut_out = BE1L07 # BE1L08 # BE1L812 & BE1L023Q;
BE1_readout_cnt[4] = DFFE(BE1_readout_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5]
--operation mode is normal

BE1_readout_cnt[5]_lut_out = BE1L07 # BE1L97 # BE1L022 & BE1L023Q;
BE1_readout_cnt[5] = DFFE(BE1_readout_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6]
--operation mode is normal

BE1_readout_cnt[6]_lut_out = BE1L07 # BE1L87 # BE1L222 & BE1L023Q;
BE1_readout_cnt[6] = DFFE(BE1_readout_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--FE1L907 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2579~106
--operation mode is normal

FE1L907 = FE1_compr_mode[1] & (FE1_compr_mode[0] # GE1_bfr_dav_out & !GE1_lbm_read_done) # !FE1_compr_mode[1] & !FE1_compr_mode[0];


--FE1L717 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2587~184
--operation mode is normal

FE1L717 = !L1L4Q & (FE1L907 & RD1_rdaddr[0] # !FE1L907 & !Q82_counter_cell[2]);


--FE1L617 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2586~184
--operation mode is normal

FE1L617 = !L1L4Q & (FE1L907 & RD1_rdaddr[1] # !FE1L907 & !Q82_counter_cell[3]);


--FE1L517 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2585~184
--operation mode is normal

FE1L517 = !L1L4Q & (FE1L907 & RD1_rdaddr[2] # !FE1L907 & !Q82_counter_cell[4]);


--FE1L417 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2584~184
--operation mode is normal

FE1L417 = !L1L4Q & (FE1L907 & RD1_rdaddr[3] # !FE1L907 & !Q82_counter_cell[5]);


--FE1L317 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2583~184
--operation mode is normal

FE1L317 = !L1L4Q & (FE1L907 & RD1_rdaddr[4] # !FE1L907 & !Q82_counter_cell[6]);


--FE1L217 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2582~184
--operation mode is normal

FE1L217 = !L1L4Q & (FE1L907 & RD1_rdaddr[5] # !FE1L907 & !Q82_counter_cell[7]);


--FE1L117 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2581~184
--operation mode is normal

FE1L117 = !L1L4Q & (FE1L907 & RD1_rdaddr[6] # !FE1L907 & !Q82_counter_cell[8]);


--FE1L017 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2580~183
--operation mode is normal

FE1L017 = !L1L4Q & (FE1L907 & RD1_rdaddr[7] # !FE1L907 & !Q82_counter_cell[9]);


--DE2L93 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~47
--operation mode is normal

DE2L93 = DE2L91 & DE2L02;


--BE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0
--operation mode is normal

BE2L41Q_lut_out = BE2L123Q # BE2L41Q & !BE2L442;
BE2L41Q = DFFE(BE2L41Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]
--operation mode is normal

BE2_readout_cnt[0]_lut_out = BE2L542 # BE2_readout_cnt[0] & (BE2L423Q # !BE2L642);
BE2_readout_cnt[0] = DFFE(BE2_readout_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--WD2_i1250 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1250
--operation mode is normal

WD2_i1250 = BE2L41Q & !BE2_readout_cnt[0];


--BE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1]
--operation mode is normal

BE2_readout_cnt[1]_lut_out = BE2L742 # BE2_readout_cnt[1] & (BE2L423Q # !BE2L642);
BE2_readout_cnt[1] = DFFE(BE2_readout_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2]
--operation mode is normal

BE2_readout_cnt[2]_lut_out = BE2L18 # BE2L312 & BE2L023Q # !BE2L842;
BE2_readout_cnt[2] = DFFE(BE2_readout_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3]
--operation mode is normal

BE2_readout_cnt[3]_lut_out = BE2L08 # BE2L512 & BE2L023Q # !BE2L842;
BE2_readout_cnt[3] = DFFE(BE2_readout_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4]
--operation mode is normal

BE2_readout_cnt[4]_lut_out = BE2L97 # BE2L712 & BE2L023Q # !BE2L842;
BE2_readout_cnt[4] = DFFE(BE2_readout_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5]
--operation mode is normal

BE2_readout_cnt[5]_lut_out = BE2L87 # BE2L912 & BE2L023Q # !BE2L842;
BE2_readout_cnt[5] = DFFE(BE2_readout_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6]
--operation mode is normal

BE2_readout_cnt[6]_lut_out = BE2L77 # BE2L122 & BE2L023Q # !BE2L842;
BE2_readout_cnt[6] = DFFE(BE2_readout_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--FE2L907 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2579~106
--operation mode is normal

FE2L907 = FE2_compr_mode[1] & (FE2_compr_mode[0] # GE2_bfr_dav_out & !GE2_lbm_read_done) # !FE2_compr_mode[1] & !FE2_compr_mode[0];


--FE2L717 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2587~184
--operation mode is normal

FE2L717 = !L1L4Q & (FE2L907 & RD1_rdaddr[0] # !FE2L907 & !Q43_counter_cell[2]);


--FE2L617 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2586~184
--operation mode is normal

FE2L617 = !L1L4Q & (FE2L907 & RD1_rdaddr[1] # !FE2L907 & !Q43_counter_cell[3]);


--FE2L517 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2585~184
--operation mode is normal

FE2L517 = !L1L4Q & (FE2L907 & RD1_rdaddr[2] # !FE2L907 & !Q43_counter_cell[4]);


--FE2L417 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2584~184
--operation mode is normal

FE2L417 = !L1L4Q & (FE2L907 & RD1_rdaddr[3] # !FE2L907 & !Q43_counter_cell[5]);


--FE2L317 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2583~184
--operation mode is normal

FE2L317 = !L1L4Q & (FE2L907 & RD1_rdaddr[4] # !FE2L907 & !Q43_counter_cell[6]);


--FE2L217 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2582~184
--operation mode is normal

FE2L217 = !L1L4Q & (FE2L907 & RD1_rdaddr[5] # !FE2L907 & !Q43_counter_cell[7]);


--FE2L117 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2581~184
--operation mode is normal

FE2L117 = !L1L4Q & (FE2L907 & RD1_rdaddr[6] # !FE2L907 & !Q43_counter_cell[8]);


--FE2L017 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2580~191
--operation mode is normal

FE2L017 = !L1L4Q & (FE2L907 & RD1_rdaddr[7] # !FE2L907 & !Q43_counter_cell[9]);


--GE1_ram_data_in[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0]
--operation mode is normal

GE1_ram_data_in[0]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[0] # !GE1_header_write & FE1_h_compr_data[0]);
GE1_ram_data_in[0] = DFFE(GE1_ram_data_in[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_we3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3
--operation mode is normal

GE1_ram_we3_lut_out = GE1_ram_address[1] & GE1L21Q & GE1L702;
GE1_ram_we3 = DFFE(GE1_ram_we3_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2]
--operation mode is normal

GE1_ram_address[2]_lut_out = GE1_i1063 # GE1L61Q & GE1L992 # !GE1L61Q & GE1L123;
GE1_ram_address[2] = DFFE(GE1_ram_address[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3]
--operation mode is normal

GE1_ram_address[3]_lut_out = GE1_i1063 # GE1L61Q & GE1L103 # !GE1L61Q & GE1L223;
GE1_ram_address[3] = DFFE(GE1_ram_address[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4]
--operation mode is normal

GE1_ram_address[4]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L303 # !GE1L61Q & GE1L323);
GE1_ram_address[4] = DFFE(GE1_ram_address[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5]
--operation mode is normal

GE1_ram_address[5]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L503 # !GE1L61Q & GE1L423);
GE1_ram_address[5] = DFFE(GE1_ram_address[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6]
--operation mode is normal

GE1_ram_address[6]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L703 # !GE1L61Q & GE1L523);
GE1_ram_address[6] = DFFE(GE1_ram_address[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7]
--operation mode is normal

GE1_ram_address[7]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L903 # !GE1L61Q & GE1L623);
GE1_ram_address[7] = DFFE(GE1_ram_address[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8]
--operation mode is normal

GE1_ram_address[8]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L113 # !GE1L61Q & GE1L723);
GE1_ram_address[8] = DFFE(GE1_ram_address[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9]
--operation mode is normal

GE1_ram_address[9]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L313 # !GE1L61Q & GE1L823);
GE1_ram_address[9] = DFFE(GE1_ram_address[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10]
--operation mode is normal

GE1_ram_address[10]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L513 # !GE1L61Q & GE1L923);
GE1_ram_address[10] = DFFE(GE1_ram_address[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0]
--operation mode is normal

GE2_ram_data_in[0]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[0] # !GE2_header_write & FE2_h_compr_data[0]);
GE2_ram_data_in[0] = DFFE(GE2_ram_data_in[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_we3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3
--operation mode is normal

GE2_ram_we3_lut_out = GE2_ram_address[1] & GE2L21Q & GE2L612;
GE2_ram_we3 = DFFE(GE2_ram_we3_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2]
--operation mode is normal

GE2_ram_address[2]_lut_out = GE2_i1063 # GE2L61Q & GE2L803 # !GE2L61Q & GE2L923;
GE2_ram_address[2] = DFFE(GE2_ram_address[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3]
--operation mode is normal

GE2_ram_address[3]_lut_out = GE2_i1063 # GE2L61Q & GE2L013 # !GE2L61Q & GE2L033;
GE2_ram_address[3] = DFFE(GE2_ram_address[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4]
--operation mode is normal

GE2_ram_address[4]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L213 # !GE2L61Q & GE2L133);
GE2_ram_address[4] = DFFE(GE2_ram_address[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5]
--operation mode is normal

GE2_ram_address[5]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L413 # !GE2L61Q & GE2L233);
GE2_ram_address[5] = DFFE(GE2_ram_address[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6]
--operation mode is normal

GE2_ram_address[6]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L613 # !GE2L61Q & GE2L333);
GE2_ram_address[6] = DFFE(GE2_ram_address[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7]
--operation mode is normal

GE2_ram_address[7]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L813 # !GE2L61Q & GE2L433);
GE2_ram_address[7] = DFFE(GE2_ram_address[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8]
--operation mode is normal

GE2_ram_address[8]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L023 # !GE2L61Q & GE2L533);
GE2_ram_address[8] = DFFE(GE2_ram_address[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9]
--operation mode is normal

GE2_ram_address[9]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L223 # !GE2L61Q & GE2L633);
GE2_ram_address[9] = DFFE(GE2_ram_address[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10]
--operation mode is normal

GE2_ram_address[10]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L423 # !GE2L61Q & GE2L733);
GE2_ram_address[10] = DFFE(GE2_ram_address[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--RD1L42 is daq:inst_daq|mem_interface:inst_mem_interface|i388~74
--operation mode is normal

RD1L42 = GE1_bfr_dav_out & RD1_AnB & !GE1_lbm_read_done;


--RD1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i121~73
--operation mode is normal

RD1L4 = M1_COMPR_ctrl_local.COMPR_mode[0] & !M1_COMPR_ctrl_local.COMPR_mode[1] & (RD1L42 # RD1L22);


--RD1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i~4812
--operation mode is normal

RD1L773 = RD1L12 & RD1L534Q & (RD1L42 # RD1L22);


--RD1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i~4813
--operation mode is normal

RD1L873 = RD1L53 & (RD1L773 # RD1L724Q & RD1L4) # !RD1L53 & RD1L724Q & RD1L4;


--RD1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i1251~6
--operation mode is normal

RD1L95 = GE1_compr_size[1] & (GE2_compr_size[1] # RD1_AnB) # !GE1_compr_size[1] & GE2_compr_size[1] & !RD1_AnB;


--RD1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i~4814
--operation mode is normal

RD1L973 = RD1L563 # RD1L663 # RD1L95 $ RD1_rdaddr[1];


--QD1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0
--operation mode is normal

QD1L1Q_lut_out = FLASH_AD_D[2];
QD1L1Q = DFFE(QD1L1Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--WD1_i1271 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1271
--operation mode is normal

WD1_i1271 = AE1L1Q & !Q72_sload_path[0];


--FE1L427 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2608~184
--operation mode is normal

FE1L427 = !L1L4Q & (FE1L907 & RD1_rdaddr[0] # !FE1L907 & !Q03_counter_cell[2]);


--FE1L327 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2607~184
--operation mode is normal

FE1L327 = !L1L4Q & (FE1L907 & RD1_rdaddr[1] # !FE1L907 & !Q03_counter_cell[3]);


--FE1L227 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2606~184
--operation mode is normal

FE1L227 = !L1L4Q & (FE1L907 & RD1_rdaddr[2] # !FE1L907 & !Q03_counter_cell[4]);


--FE1L127 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2605~184
--operation mode is normal

FE1L127 = !L1L4Q & (FE1L907 & RD1_rdaddr[3] # !FE1L907 & !Q03_counter_cell[5]);


--FE1L027 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2604~184
--operation mode is normal

FE1L027 = !L1L4Q & (FE1L907 & RD1_rdaddr[4] # !FE1L907 & !Q03_counter_cell[6]);


--FE1L917 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2603~184
--operation mode is normal

FE1L917 = !L1L4Q & (FE1L907 & RD1_rdaddr[5] # !FE1L907 & !Q03_counter_cell[7]);


--FE1L817 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2602~184
--operation mode is normal

FE1L817 = !L1L4Q & (FE1L907 & RD1_rdaddr[6] # !FE1L907 & !Q03_counter_cell[8]);


--WD2_i1271 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1271
--operation mode is normal

WD2_i1271 = AE2L1Q & !Q33_sload_path[0];


--FE2L427 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2608~184
--operation mode is normal

FE2L427 = !L1L4Q & (FE2L907 & RD1_rdaddr[0] # !FE2L907 & !Q63_counter_cell[2]);


--FE2L327 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2607~184
--operation mode is normal

FE2L327 = !L1L4Q & (FE2L907 & RD1_rdaddr[1] # !FE2L907 & !Q63_counter_cell[3]);


--FE2L227 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2606~184
--operation mode is normal

FE2L227 = !L1L4Q & (FE2L907 & RD1_rdaddr[2] # !FE2L907 & !Q63_counter_cell[4]);


--FE2L127 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2605~184
--operation mode is normal

FE2L127 = !L1L4Q & (FE2L907 & RD1_rdaddr[3] # !FE2L907 & !Q63_counter_cell[5]);


--FE2L027 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2604~184
--operation mode is normal

FE2L027 = !L1L4Q & (FE2L907 & RD1_rdaddr[4] # !FE2L907 & !Q63_counter_cell[6]);


--FE2L917 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2603~184
--operation mode is normal

FE2L917 = !L1L4Q & (FE2L907 & RD1_rdaddr[5] # !FE2L907 & !Q63_counter_cell[7]);


--FE2L817 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2602~184
--operation mode is normal

FE2L817 = !L1L4Q & (FE2L907 & RD1_rdaddr[6] # !FE2L907 & !Q63_counter_cell[8]);


--XD1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[0]~reg0_lut_out = Q44_sload_path[0];
XD1_HEADER_data.timestamp[0]~reg0 = DFFE(XD1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[0]~reg0_lut_out = Q44_sload_path[0];
XD2_HEADER_data.timestamp[0]~reg0 = DFFE(XD2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[16]~reg0_lut_out = Q44_sload_path[16];
XD1_HEADER_data.timestamp[16]~reg0 = DFFE(XD1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[16]~reg0_lut_out = Q44_sload_path[16];
XD2_HEADER_data.timestamp[16]~reg0 = DFFE(XD2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[1]~reg0_lut_out = SD1L34Q;
XD1_HEADER_data.trigger_word[1]~reg0 = DFFE(XD1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[1]~reg0_lut_out = SD1L34Q;
XD2_HEADER_data.trigger_word[1]~reg0 = DFFE(XD2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L04 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~48
--operation mode is normal

DE1L04 = DE1L91 & DE1L22;


--DE2L04 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~48
--operation mode is normal

DE2L04 = DE2L91 & DE2L22;


--GE1_ram_data_in[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1]
--operation mode is normal

GE1_ram_data_in[1]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[1] # !GE1_header_write & FE1_h_compr_data[1]);
GE1_ram_data_in[1] = DFFE(GE1_ram_data_in[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1]
--operation mode is normal

GE2_ram_data_in[1]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[1] # !GE2_header_write & FE2_h_compr_data[1]);
GE2_ram_data_in[1] = DFFE(GE2_ram_data_in[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0
--operation mode is normal

QD1L2Q_lut_out = FLASH_AD_D[3];
QD1L2Q = DFFE(QD1L2Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[1]~reg0_lut_out = Q44_sload_path[1];
XD1_HEADER_data.timestamp[1]~reg0 = DFFE(XD1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[1]~reg0_lut_out = Q44_sload_path[1];
XD2_HEADER_data.timestamp[1]~reg0 = DFFE(XD2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[17]~reg0_lut_out = Q44_sload_path[17];
XD1_HEADER_data.timestamp[17]~reg0 = DFFE(XD1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[17]~reg0_lut_out = Q44_sload_path[17];
XD2_HEADER_data.timestamp[17]~reg0 = DFFE(XD2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[2]~reg0_lut_out = SD1L44Q;
XD1_HEADER_data.trigger_word[2]~reg0 = DFFE(XD1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[2]~reg0_lut_out = SD1L44Q;
XD2_HEADER_data.trigger_word[2]~reg0 = DFFE(XD2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L14 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~49
--operation mode is normal

DE1L14 = DE1L91 & DE1L42;


--DE2L14 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~49
--operation mode is normal

DE2L14 = DE2L91 & DE2L42;


--GE1_ram_data_in[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2]
--operation mode is normal

GE1_ram_data_in[2]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[2] # !GE1_header_write & FE1_h_compr_data[2]);
GE1_ram_data_in[2] = DFFE(GE1_ram_data_in[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2]
--operation mode is normal

GE2_ram_data_in[2]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[2] # !GE2_header_write & FE2_h_compr_data[2]);
GE2_ram_data_in[2] = DFFE(GE2_ram_data_in[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0
--operation mode is normal

QD1L3Q_lut_out = FLASH_AD_D[4];
QD1L3Q = DFFE(QD1L3Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[2]~reg0_lut_out = Q44_sload_path[2];
XD1_HEADER_data.timestamp[2]~reg0 = DFFE(XD1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[2]~reg0_lut_out = Q44_sload_path[2];
XD2_HEADER_data.timestamp[2]~reg0 = DFFE(XD2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[18]~reg0_lut_out = Q44_sload_path[18];
XD1_HEADER_data.timestamp[18]~reg0 = DFFE(XD1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[18]~reg0_lut_out = Q44_sload_path[18];
XD2_HEADER_data.timestamp[18]~reg0 = DFFE(XD2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[3]~reg0_lut_out = SD1L54Q;
XD1_HEADER_data.trigger_word[3]~reg0 = DFFE(XD1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[3]~reg0_lut_out = SD1L54Q;
XD2_HEADER_data.trigger_word[3]~reg0 = DFFE(XD2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L24 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~50
--operation mode is normal

DE1L24 = DE1L91 & DE1L62;


--DE2L24 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~50
--operation mode is normal

DE2L24 = DE2L91 & DE2L62;


--GE1_ram_data_in[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3]
--operation mode is normal

GE1_ram_data_in[3]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[3] # !GE1_header_write & FE1_h_compr_data[3]);
GE1_ram_data_in[3] = DFFE(GE1_ram_data_in[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3]
--operation mode is normal

GE2_ram_data_in[3]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[3] # !GE2_header_write & FE2_h_compr_data[3]);
GE2_ram_data_in[3] = DFFE(GE2_ram_data_in[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0
--operation mode is normal

QD1L4Q_lut_out = FLASH_AD_D[5];
QD1L4Q = DFFE(QD1L4Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[3]~reg0_lut_out = Q44_sload_path[3];
XD1_HEADER_data.timestamp[3]~reg0 = DFFE(XD1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[3]~reg0_lut_out = Q44_sload_path[3];
XD2_HEADER_data.timestamp[3]~reg0 = DFFE(XD2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[19]~reg0_lut_out = Q44_sload_path[19];
XD1_HEADER_data.timestamp[19]~reg0 = DFFE(XD1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[19]~reg0_lut_out = Q44_sload_path[19];
XD2_HEADER_data.timestamp[19]~reg0 = DFFE(XD2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[4]~reg0_lut_out = SD1L64Q;
XD1_HEADER_data.trigger_word[4]~reg0 = DFFE(XD1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[4]~reg0_lut_out = SD1L64Q;
XD2_HEADER_data.trigger_word[4]~reg0 = DFFE(XD2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L34 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~51
--operation mode is normal

DE1L34 = DE1L91 & DE1L82;


--DE2L34 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~51
--operation mode is normal

DE2L34 = DE2L91 & DE2L82;


--GE1_ram_data_in[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4]
--operation mode is normal

GE1_ram_data_in[4]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[4] # !GE1_header_write & FE1_h_compr_data[4]);
GE1_ram_data_in[4] = DFFE(GE1_ram_data_in[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4]
--operation mode is normal

GE2_ram_data_in[4]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[4] # !GE2_header_write & FE2_h_compr_data[4]);
GE2_ram_data_in[4] = DFFE(GE2_ram_data_in[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0
--operation mode is normal

QD1L5Q_lut_out = FLASH_AD_D[6];
QD1L5Q = DFFE(QD1L5Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[4]~reg0_lut_out = Q44_sload_path[4];
XD1_HEADER_data.timestamp[4]~reg0 = DFFE(XD1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[4]~reg0_lut_out = Q44_sload_path[4];
XD2_HEADER_data.timestamp[4]~reg0 = DFFE(XD2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[20]~reg0_lut_out = Q44_sload_path[20];
XD1_HEADER_data.timestamp[20]~reg0 = DFFE(XD1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[20]~reg0_lut_out = Q44_sload_path[20];
XD2_HEADER_data.timestamp[20]~reg0 = DFFE(XD2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[5]~reg0_lut_out = SD1L74Q;
XD1_HEADER_data.trigger_word[5]~reg0 = DFFE(XD1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[5]~reg0_lut_out = SD1L74Q;
XD2_HEADER_data.trigger_word[5]~reg0 = DFFE(XD2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L44 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~52
--operation mode is normal

DE1L44 = DE1L91 & DE1L03;


--DE2L44 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~52
--operation mode is normal

DE2L44 = DE2L91 & DE2L03;


--GE1_ram_data_in[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5]
--operation mode is normal

GE1_ram_data_in[5]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[5] # !GE1_header_write & FE1_h_compr_data[5]);
GE1_ram_data_in[5] = DFFE(GE1_ram_data_in[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5]
--operation mode is normal

GE2_ram_data_in[5]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[5] # !GE2_header_write & FE2_h_compr_data[5]);
GE2_ram_data_in[5] = DFFE(GE2_ram_data_in[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0
--operation mode is normal

QD1L6Q_lut_out = FLASH_AD_D[7];
QD1L6Q = DFFE(QD1L6Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[5]~reg0_lut_out = Q44_sload_path[5];
XD1_HEADER_data.timestamp[5]~reg0 = DFFE(XD1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[5]~reg0_lut_out = Q44_sload_path[5];
XD2_HEADER_data.timestamp[5]~reg0 = DFFE(XD2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[21]~reg0_lut_out = Q44_sload_path[21];
XD1_HEADER_data.timestamp[21]~reg0 = DFFE(XD1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[21]~reg0_lut_out = Q44_sload_path[21];
XD2_HEADER_data.timestamp[21]~reg0 = DFFE(XD2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[6]~reg0_lut_out = SD1L84Q;
XD1_HEADER_data.trigger_word[6]~reg0 = DFFE(XD1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[6]~reg0_lut_out = SD1L84Q;
XD2_HEADER_data.trigger_word[6]~reg0 = DFFE(XD2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L54 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~53
--operation mode is normal

DE1L54 = DE1L91 & DE1L23;


--DE2L54 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~53
--operation mode is normal

DE2L54 = DE2L91 & DE2L23;


--GE1_ram_data_in[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6]
--operation mode is normal

GE1_ram_data_in[6]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[6] # !GE1_header_write & FE1_h_compr_data[6]);
GE1_ram_data_in[6] = DFFE(GE1_ram_data_in[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6]
--operation mode is normal

GE2_ram_data_in[6]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[6] # !GE2_header_write & FE2_h_compr_data[6]);
GE2_ram_data_in[6] = DFFE(GE2_ram_data_in[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0
--operation mode is normal

QD1L7Q_lut_out = FLASH_AD_D[8];
QD1L7Q = DFFE(QD1L7Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[6]~reg0_lut_out = Q44_sload_path[6];
XD1_HEADER_data.timestamp[6]~reg0 = DFFE(XD1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[6]~reg0_lut_out = Q44_sload_path[6];
XD2_HEADER_data.timestamp[6]~reg0 = DFFE(XD2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[22]~reg0_lut_out = Q44_sload_path[22];
XD1_HEADER_data.timestamp[22]~reg0 = DFFE(XD1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[22]~reg0_lut_out = Q44_sload_path[22];
XD2_HEADER_data.timestamp[22]~reg0 = DFFE(XD2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[7]~reg0_lut_out = SD1L94Q;
XD1_HEADER_data.trigger_word[7]~reg0 = DFFE(XD1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[7]~reg0_lut_out = SD1L94Q;
XD2_HEADER_data.trigger_word[7]~reg0 = DFFE(XD2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L64 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~54
--operation mode is normal

DE1L64 = DE1L91 & DE1L43;


--DE2L64 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~54
--operation mode is normal

DE2L64 = DE2L91 & DE2L43;


--GE1_ram_data_in[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7]
--operation mode is normal

GE1_ram_data_in[7]_lut_out = !GE1L81Q & (GE1_header_write & GE1_ram_data_hdr_dly[7] # !GE1_header_write & FE1_h_compr_data[7]);
GE1_ram_data_in[7] = DFFE(GE1_ram_data_in[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_in[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7]
--operation mode is normal

GE2_ram_data_in[7]_lut_out = !GE2L81Q & (GE2_header_write & GE2_ram_data_hdr_dly[7] # !GE2_header_write & FE2_h_compr_data[7]);
GE2_ram_data_in[7] = DFFE(GE2_ram_data_in[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0
--operation mode is normal

QD1L8Q_lut_out = FLASH_AD_D[9];
QD1L8Q = DFFE(QD1L8Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[7]~reg0_lut_out = Q44_sload_path[7];
XD1_HEADER_data.timestamp[7]~reg0 = DFFE(XD1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[7]~reg0_lut_out = Q44_sload_path[7];
XD2_HEADER_data.timestamp[7]~reg0 = DFFE(XD2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[23]~reg0_lut_out = Q44_sload_path[23];
XD1_HEADER_data.timestamp[23]~reg0 = DFFE(XD1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[23]~reg0_lut_out = Q44_sload_path[23];
XD2_HEADER_data.timestamp[23]~reg0 = DFFE(XD2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[8]~reg0_lut_out = SD1L05Q;
XD1_HEADER_data.trigger_word[8]~reg0 = DFFE(XD1_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[8]~reg0_lut_out = SD1L05Q;
XD2_HEADER_data.trigger_word[8]~reg0 = DFFE(XD2_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L74 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~55
--operation mode is normal

DE1L74 = DE1L91 & DE1L63;


--DE2L74 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~55
--operation mode is normal

DE2L74 = DE2L91 & DE2L63;


--GE1_ram_we2 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2
--operation mode is normal

GE1_ram_we2_lut_out = GE1L21Q & (GE1_ram_address[1] & GE1L802 # !GE1_ram_address[1] & GE1L902);
GE1_ram_we2 = DFFE(GE1_ram_we2_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_we2 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2
--operation mode is normal

GE2_ram_we2_lut_out = GE2L21Q & (GE2_ram_address[1] & GE2L712 # !GE2_ram_address[1] & GE2L812);
GE2_ram_we2 = DFFE(GE2_ram_we2_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--QD1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0
--operation mode is normal

QD1L9Q_lut_out = FLASH_AD_D[10];
QD1L9Q = DFFE(QD1L9Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[8]~reg0_lut_out = Q44_sload_path[8];
XD1_HEADER_data.timestamp[8]~reg0 = DFFE(XD1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[8]~reg0_lut_out = Q44_sload_path[8];
XD2_HEADER_data.timestamp[8]~reg0 = DFFE(XD2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[24]~reg0_lut_out = Q44_sload_path[24];
XD1_HEADER_data.timestamp[24]~reg0 = DFFE(XD1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[24]~reg0_lut_out = Q44_sload_path[24];
XD2_HEADER_data.timestamp[24]~reg0 = DFFE(XD2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0
--operation mode is normal

XD1_HEADER_data.trigger_word[9]~reg0_lut_out = SD1L15Q;
XD1_HEADER_data.trigger_word[9]~reg0 = DFFE(XD1_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0
--operation mode is normal

XD2_HEADER_data.trigger_word[9]~reg0_lut_out = SD1L15Q;
XD2_HEADER_data.trigger_word[9]~reg0 = DFFE(XD2_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--DE1L84 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~56
--operation mode is normal

DE1L84 = DE1L91 & DE1L83;


--DE2L84 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~56
--operation mode is normal

DE2L84 = DE2L91 & DE2L83;


--QD1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0
--operation mode is normal

QD1L01Q_lut_out = FLASH_AD_D[11];
QD1L01Q = DFFE(QD1L01Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[9]~reg0_lut_out = Q44_sload_path[9];
XD1_HEADER_data.timestamp[9]~reg0 = DFFE(XD1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[9]~reg0_lut_out = Q44_sload_path[9];
XD2_HEADER_data.timestamp[9]~reg0 = DFFE(XD2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[25]~reg0_lut_out = Q44_sload_path[25];
XD1_HEADER_data.timestamp[25]~reg0 = DFFE(XD1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[25]~reg0_lut_out = Q44_sload_path[25];
XD2_HEADER_data.timestamp[25]~reg0 = DFFE(XD2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[26]~reg0_lut_out = Q44_sload_path[26];
XD1_HEADER_data.timestamp[26]~reg0 = DFFE(XD1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[26]~reg0_lut_out = Q44_sload_path[26];
XD2_HEADER_data.timestamp[26]~reg0 = DFFE(XD2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--QD1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0
--operation mode is normal

QD1L11Q_lut_out = FLASH_NCO;
QD1L11Q = DFFE(QD1L11Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[10]~reg0_lut_out = Q44_sload_path[10];
XD1_HEADER_data.timestamp[10]~reg0 = DFFE(XD1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[10]~reg0_lut_out = Q44_sload_path[10];
XD2_HEADER_data.timestamp[10]~reg0 = DFFE(XD2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[27]~reg0_lut_out = Q44_sload_path[27];
XD1_HEADER_data.timestamp[27]~reg0 = DFFE(XD1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[27]~reg0_lut_out = Q44_sload_path[27];
XD2_HEADER_data.timestamp[27]~reg0 = DFFE(XD2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[11]~reg0_lut_out = Q44_sload_path[11];
XD1_HEADER_data.timestamp[11]~reg0 = DFFE(XD1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[11]~reg0_lut_out = Q44_sload_path[11];
XD2_HEADER_data.timestamp[11]~reg0 = DFFE(XD2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[28]~reg0_lut_out = Q44_sload_path[28];
XD1_HEADER_data.timestamp[28]~reg0 = DFFE(XD1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[28]~reg0_lut_out = Q44_sload_path[28];
XD2_HEADER_data.timestamp[28]~reg0 = DFFE(XD2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[12]~reg0_lut_out = Q44_sload_path[12];
XD1_HEADER_data.timestamp[12]~reg0 = DFFE(XD1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[12]~reg0_lut_out = Q44_sload_path[12];
XD2_HEADER_data.timestamp[12]~reg0 = DFFE(XD2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[29]~reg0_lut_out = Q44_sload_path[29];
XD1_HEADER_data.timestamp[29]~reg0 = DFFE(XD1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[29]~reg0_lut_out = Q44_sload_path[29];
XD2_HEADER_data.timestamp[29]~reg0 = DFFE(XD2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[13]~reg0_lut_out = Q44_sload_path[13];
XD1_HEADER_data.timestamp[13]~reg0 = DFFE(XD1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[13]~reg0_lut_out = Q44_sload_path[13];
XD2_HEADER_data.timestamp[13]~reg0 = DFFE(XD2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[30]~reg0_lut_out = Q44_sload_path[30];
XD1_HEADER_data.timestamp[30]~reg0 = DFFE(XD1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[30]~reg0_lut_out = Q44_sload_path[30];
XD2_HEADER_data.timestamp[30]~reg0 = DFFE(XD2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[14]~reg0_lut_out = Q44_sload_path[14];
XD1_HEADER_data.timestamp[14]~reg0 = DFFE(XD1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[14]~reg0_lut_out = Q44_sload_path[14];
XD2_HEADER_data.timestamp[14]~reg0 = DFFE(XD2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[15]~reg0_lut_out = Q44_sload_path[15];
XD1_HEADER_data.timestamp[15]~reg0 = DFFE(XD1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[15]~reg0_lut_out = Q44_sload_path[15];
XD2_HEADER_data.timestamp[15]~reg0 = DFFE(XD2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[31]~reg0_lut_out = Q44_sload_path[31];
XD1_HEADER_data.timestamp[31]~reg0 = DFFE(XD1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[31]~reg0_lut_out = Q44_sload_path[31];
XD2_HEADER_data.timestamp[31]~reg0 = DFFE(XD2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[32]~reg0_lut_out = Q44_sload_path[32];
XD2_HEADER_data.timestamp[32]~reg0 = DFFE(XD2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--WD1L292 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1273~8
--operation mode is normal

WD1L292 = AE1L1Q & Q72_sload_path[0];


--WD2L192 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1273~8
--operation mode is normal

WD2L192 = AE2L1Q & Q33_sload_path[0];


--WD1_i1252 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1252
--operation mode is normal

WD1_i1252 = BE1L41Q & BE1_readout_cnt[0];


--WD2_i1252 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1252
--operation mode is normal

WD2_i1252 = BE2L41Q & BE2_readout_cnt[0];


--GE1_ram_we1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1
--operation mode is normal

GE1_ram_we1_lut_out = GE1L21Q & GE1L702 & !GE1_ram_address[1];
GE1_ram_we1 = DFFE(GE1_ram_we1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_we1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1
--operation mode is normal

GE2_ram_we1_lut_out = GE2L21Q & GE2L612 & !GE2_ram_address[1];
GE2_ram_we1 = DFFE(GE2_ram_we1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[32]~reg0_lut_out = Q44_sload_path[32];
XD1_HEADER_data.timestamp[32]~reg0 = DFFE(XD1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[33]~reg0_lut_out = Q44_sload_path[33];
XD1_HEADER_data.timestamp[33]~reg0 = DFFE(XD1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[33]~reg0_lut_out = Q44_sload_path[33];
XD2_HEADER_data.timestamp[33]~reg0 = DFFE(XD2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0]
--operation mode is normal

XD1_eventtype[0]_lut_out = !XD1L38Q & !XD1L68Q & (XD1_eventtype[0] # !XD1L57);
XD1_eventtype[0] = DFFE(XD1_eventtype[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_eventtype[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1]
--operation mode is normal

XD1_eventtype[1]_lut_out = XD1L68Q # XD1L57 & XD1_eventtype[1];
XD1_eventtype[1] = DFFE(XD1_eventtype[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0]
--operation mode is normal

XD2_eventtype[0]_lut_out = !XD2L68Q & !XD2L98Q & (XD2_eventtype[0] # !XD2L08);
XD2_eventtype[0] = DFFE(XD2_eventtype[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2_eventtype[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1]
--operation mode is normal

XD2_eventtype[1]_lut_out = XD2L98Q # XD2L08 & XD2_eventtype[1];
XD2_eventtype[1] = DFFE(XD2_eventtype[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[34]~reg0_lut_out = Q44_sload_path[34];
XD1_HEADER_data.timestamp[34]~reg0 = DFFE(XD1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[34]~reg0_lut_out = Q44_sload_path[34];
XD2_HEADER_data.timestamp[34]~reg0 = DFFE(XD2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i570~26
--operation mode is normal

XD1L76 = !M1_DAQ_ctrl_local.DAQ_mode[1] & !M1_DAQ_ctrl_local.DAQ_mode[0] & (!M1_DAQ_ctrl_local.LC_mode[0] # !M1_DAQ_ctrl_local.LC_mode[1]);


--XD1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[35]~reg0_lut_out = Q44_sload_path[35];
XD1_HEADER_data.timestamp[35]~reg0 = DFFE(XD1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[35]~reg0_lut_out = Q44_sload_path[35];
XD2_HEADER_data.timestamp[35]~reg0 = DFFE(XD2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--BE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0
--operation mode is normal

BE1L51Q_lut_out = BE1L27 & (BE1L51Q # BE1L223Q & BE1_channel[0]) # !BE1L27 & BE1L223Q & BE1_channel[0];
BE1L51Q = DFFE(BE1L51Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0
--operation mode is normal

BE2L51Q_lut_out = BE2L27 # BE2L51Q & (!BE2L442 # !BE2L132);
BE2L51Q = DFFE(BE2L51Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--XD1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[36]~reg0_lut_out = Q44_sload_path[36];
XD1_HEADER_data.timestamp[36]~reg0 = DFFE(XD1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[36]~reg0_lut_out = Q44_sload_path[36];
XD2_HEADER_data.timestamp[36]~reg0 = DFFE(XD2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--BE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0
--operation mode is normal

BE1L61Q_lut_out = BE1L27 & (BE1L61Q # BE1L223Q & BE1_channel[1]) # !BE1L27 & BE1L223Q & BE1_channel[1];
BE1L61Q = DFFE(BE1L61Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0
--operation mode is normal

BE2L61Q_lut_out = BE2L37 # BE2L61Q & (!BE2L442 # !BE2L132);
BE2L61Q = DFFE(BE2L61Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--XD1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[37]~reg0_lut_out = Q44_sload_path[37];
XD1_HEADER_data.timestamp[37]~reg0 = DFFE(XD1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[37]~reg0_lut_out = Q44_sload_path[37];
XD2_HEADER_data.timestamp[37]~reg0 = DFFE(XD2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[38]~reg0_lut_out = Q44_sload_path[38];
XD1_HEADER_data.timestamp[38]~reg0 = DFFE(XD1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[38]~reg0_lut_out = Q44_sload_path[38];
XD2_HEADER_data.timestamp[38]~reg0 = DFFE(XD2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[39]~reg0_lut_out = Q44_sload_path[39];
XD1_HEADER_data.timestamp[39]~reg0 = DFFE(XD1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[39]~reg0_lut_out = Q44_sload_path[39];
XD2_HEADER_data.timestamp[39]~reg0 = DFFE(XD2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[40]~reg0_lut_out = Q44_sload_path[40];
XD1_HEADER_data.timestamp[40]~reg0 = DFFE(XD1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[40]~reg0_lut_out = Q44_sload_path[40];
XD2_HEADER_data.timestamp[40]~reg0 = DFFE(XD2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--GE1_ram_we0 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0
--operation mode is normal

GE1_ram_we0_lut_out = GE1L21Q & (GE1_ram_address[1] & GE1L902 # !GE1_ram_address[1] & GE1L802);
GE1_ram_we0 = DFFE(GE1_ram_we0_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_we0 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0
--operation mode is normal

GE2_ram_we0_lut_out = GE2L21Q & (GE2_ram_address[1] & GE2L812 # !GE2_ram_address[1] & GE2L712);
GE2_ram_we0 = DFFE(GE2_ram_we0_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[41]~reg0_lut_out = Q44_sload_path[41];
XD1_HEADER_data.timestamp[41]~reg0 = DFFE(XD1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[41]~reg0_lut_out = Q44_sload_path[41];
XD2_HEADER_data.timestamp[41]~reg0 = DFFE(XD2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[42]~reg0_lut_out = Q44_sload_path[42];
XD1_HEADER_data.timestamp[42]~reg0 = DFFE(XD1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[42]~reg0_lut_out = Q44_sload_path[42];
XD2_HEADER_data.timestamp[42]~reg0 = DFFE(XD2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[43]~reg0_lut_out = Q44_sload_path[43];
XD1_HEADER_data.timestamp[43]~reg0 = DFFE(XD1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[43]~reg0_lut_out = Q44_sload_path[43];
XD2_HEADER_data.timestamp[43]~reg0 = DFFE(XD2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[44]~reg0_lut_out = Q44_sload_path[44];
XD1_HEADER_data.timestamp[44]~reg0 = DFFE(XD1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[44]~reg0_lut_out = Q44_sload_path[44];
XD2_HEADER_data.timestamp[44]~reg0 = DFFE(XD2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[45]~reg0_lut_out = Q44_sload_path[45];
XD1_HEADER_data.timestamp[45]~reg0 = DFFE(XD1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[45]~reg0_lut_out = Q44_sload_path[45];
XD2_HEADER_data.timestamp[45]~reg0 = DFFE(XD2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[46]~reg0_lut_out = Q44_sload_path[46];
XD1_HEADER_data.timestamp[46]~reg0 = DFFE(XD1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[46]~reg0_lut_out = Q44_sload_path[46];
XD2_HEADER_data.timestamp[46]~reg0 = DFFE(XD2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--XD1L38Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21
--operation mode is normal

XD1L38Q_lut_out = XD1_i31 & (XD1L67 # SD1_ATWDTrigger_A_sig & !XD1L28Q) # !XD1_i31 & SD1_ATWDTrigger_A_sig & !XD1L28Q;
XD1L38Q = DFFE(XD1L38Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~697
--operation mode is normal

XD1L17 = XD1L38Q # XD1L58Q;


--XD1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~698
--operation mode is normal

XD1L27 = XD1L88Q # XD1L68Q # XD1L78Q # XD1L48Q;


--XD1L09Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28
--operation mode is normal

XD1L09Q_lut_out = XD1L87 # XD1L09Q & !WD1L392 & !WD1L492;
XD1L09Q = DFFE(XD1L09Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L98Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27
--operation mode is normal

XD1L98Q_lut_out = XD1L18 # XD1L98Q & (BE1L2Q # AE1L1Q);
XD1L98Q = DFFE(XD1L98Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~699
--operation mode is normal

XD1L37 = XD1L09Q # XD1L98Q;


--M1L772 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0
--operation mode is normal

M1L772 = M1_i38 & M1L872 & M1L403 & !UE1L73Q;


--M1L8431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~13
--operation mode is normal

M1L8431 = M1L872 & (UE1L34Q # UE1L24Q # !M1L592);

--M1L9431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~16
--operation mode is normal

M1L9431 = M1L872 & (UE1L34Q # UE1L24Q # !M1L592);


--M1L781 is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1]~0
--operation mode is normal

M1L781 = M1L203 & M1L8431 & UE1L73Q & !UE1L53Q;


--M1L922 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0
--operation mode is normal

M1L922 = M1_i959 & M1L9731 & M1L229 & UE1L53Q;


--M1L213 is slaveregister:inst_slaveregister|i854~16
--operation mode is normal

M1L213 = !M1_i1064 & !UE1L63Q & !UE1L53Q;


--M1L5341 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1]~0
--operation mode is normal

M1L5341 = M1_i433 & M1L213 & M1L602 & M1L702;


--M1L8731 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~0
--operation mode is normal

M1L8731 = M1L9731 & UE1L53Q & !M1_i1064 & !UE1L63Q;


--M1L7431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~0
--operation mode is normal

M1L7431 = M1L8431 & UE1L63Q & !M1_i1064 & !UE1L53Q;


--K1L222 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31
--operation mode is normal

K1L222 = M1_RM_ctrl_local.rm_rate_enable[0] & K1_second_cnt[26];


--M1L209 is slaveregister:inst_slaveregister|i5421~73
--operation mode is normal

M1L209 = UE1L63Q # UE1L53Q # M1_i1064 & M1_i1176;


--M1L902 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~37
--operation mode is normal

M1L902 = UE1L74Q & UE1L84Q & (M1_i763 # UE1L53Q);


--M1L2841 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~62
--operation mode is normal

M1L2841 = M1_i433 & M1L502 & M1L209 & M1L902;

--M1L4841 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~65
--operation mode is normal

M1L4841 = M1_i433 & M1L502 & M1L209 & M1L902;


--M1L3841 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~63
--operation mode is normal

M1L3841 = M1L133 & M1L95 & !UE1L53Q;


--M1L1841 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~0
--operation mode is normal

M1L1841 = M1L2841 & M1L3841 & (M1_i1176 # !M1L717);


--K1L881 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31
--operation mode is normal

K1L881 = M1_RM_ctrl_local.rm_rate_enable[1] & K1_second_cnt[26];


--M1L69 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~37
--operation mode is normal

M1L69 = M1_i1064 & (M1_i1639 # !M1L033) # !M1L717;


--M1L1231 is slaveregister:inst_slaveregister|i14878~26
--operation mode is normal

M1L1231 = M1_i1176 & UE1L63Q & !M1_i2439 & !UE1L53Q;


--M1L0231 is slaveregister:inst_slaveregister|i14878~0
--operation mode is normal

M1L0231 = M1L362 & M1_i2284 & M1L69 & M1L1231;


--M1_i966 is slaveregister:inst_slaveregister|i966
--operation mode is normal

M1_i966 = M1_i1064 # UE1L63Q # !UE1L53Q;


--M1L5131 is slaveregister:inst_slaveregister|i14810~45
--operation mode is normal

M1L5131 = M1_i1176 & !M1L133 # !UE1L53Q;


--M1L6131 is slaveregister:inst_slaveregister|i14810~46
--operation mode is normal

M1L6131 = M1_i966 & M1L9731 & M1L5131 & !M1L744;


--M1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~0
--operation mode is normal

M1L83 = M1L6131 & M1L93 & UE1L53Q & !M1_i3270;


--T1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39
--operation mode is normal

T1_inst39 = CB1_CRC_ERR & !Q6L43;


--M1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~26
--operation mode is normal

M1L3 = M1L362 & M1_i2284 & M1L4 & M1L95;


--M1L241 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~21
--operation mode is normal

M1L241 = UE1L73Q & !M1_i3537 & !UE1L63Q & !UE1L53Q;


--M1L141 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~0
--operation mode is normal

M1L141 = M1L3 & M1L241 & (M1_i3270 # UE1L53Q);


--i131 is i131
--operation mode is normal

i131 = PE2L51Q # PE1L51Q;


--M1_i3277 is slaveregister:inst_slaveregister|i3277
--operation mode is normal

M1_i3277 = !UE1L53Q # !UE1L83Q # !M1L753;


--M1L911 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~13
--operation mode is normal

M1L911 = M1_i3464 & M1_i3277 & M1L6131 & M1L93;

--M1L021 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~15
--operation mode is normal

M1L021 = M1_i3464 & M1_i3277 & M1L6131 & M1L93;


--M1L811 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~0
--operation mode is normal

M1L811 = M1L911 & UE1L63Q & UE1L53Q & !M1_i3544;


--M1L59 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~0
--operation mode is normal

M1L59 = M1L362 & M1_i2284 & M1L69 & M1L79;


--M1L981 is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0]~0
--operation mode is normal

M1L981 = M1_i3277 & M1L6131 & M1L93 & !M1_i3464;


--M1L002 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~0
--operation mode is normal

M1L002 = M1_i3270 & M1L3 & !M1_i3457 & !UE1L53Q;


--M1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0
--operation mode is normal

M1L2 = M1L753 & M1L3 & UE1L83Q & !UE1L53Q;


--M1L3231 is slaveregister:inst_slaveregister|i14894~23
--operation mode is normal

M1L3231 = UE1L53Q # M1_i2439 & (M1_i1176 # !UE1L63Q);

--M1L5231 is slaveregister:inst_slaveregister|i14894~26
--operation mode is normal

M1L5231 = UE1L53Q # M1_i2439 & (M1_i1176 # !UE1L63Q);


--M1L75 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~33
--operation mode is normal

M1L75 = M1L362 & M1_i2284 & M1L95;


--M1L2231 is slaveregister:inst_slaveregister|i14894~0
--operation mode is normal

M1L2231 = M1L3231 & M1L75 & !M1_i2901 & !UE1L53Q;


--CB1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK
--operation mode is normal

CB1_DATA_OK_lut_out = MB1L11Q & CB1_BYTE0 & !GB1L7 & !MB1L92Q;
CB1_DATA_OK = DFFE(CB1_DATA_OK_lut_out, GLOBAL(TE1_outclock0), , , );


--T1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29
--operation mode is normal

T1L3 = CB1_DATA_OK & (!Q8_pre_out[14] # !AC1_and_node[0][6] # !Q8_pre_out[15]);


--T1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44
--operation mode is normal

T1_inst44_lut_out = M1_COMM_ctrl_local.rx_dpr_raddr_stb;
T1_inst44 = DFFE(T1_inst44_lut_out, GLOBAL(TE1_outclock0), , , );


--M1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb
--operation mode is normal

M1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = M1L4231 & (M1_i2439 # UE1L63Q # UE1L53Q);
M1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(M1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--XB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

XB1L1 = Q8_pre_out[14] # Q8_pre_out[15] # XB1_or_node[0][6];


--T1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22
--operation mode is normal

T1_inst22 = T1L3 $ (!T1_inst44 & M1_COMM_ctrl_local.rx_dpr_raddr_stb & XB1L1);


--K1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0]
--operation mode is normal

K1_RM_sn_data_int[0]_lut_out = Q34_q[0];
K1_RM_sn_data_int[0] = DFFE(K1_RM_sn_data_int[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_delay_bit is rate_meters:inst_rate_meters|delay_bit
--operation mode is normal

K1_delay_bit_lut_out = Q44_sload_path[15];
K1_delay_bit = DFFE(K1_delay_bit_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--K1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0]
--operation mode is normal

K1_sn_t_cnt[0]_lut_out = !K1_sn_t_cnt[0];
K1_sn_t_cnt[0] = DFFE(K1_sn_t_cnt[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1_i598);


--K1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1]
--operation mode is normal

K1_sn_t_cnt[1]_lut_out = !K1_sn_t_cnt[1];
K1_sn_t_cnt[1] = DFFE(K1_sn_t_cnt[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L792);


--K1L752 is rate_meters:inst_rate_meters|RM_sn_data[0]~31
--operation mode is normal

K1L752 = K1_delay_bit & K1_sn_t_cnt[0] & K1_sn_t_cnt[1] & !Q44_sload_path[15];


--S1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRBT
--operation mode is normal

S1_SND_DRBT_lut_out = S1L2 # S1L8 & M1_COMM_ctrl_local.reboot_req & !XB2L1;
S1_SND_DRBT = DFFE(S1_SND_DRBT_lut_out, GLOBAL(TE1_outclock0), , , );


--M1L233 is slaveregister:inst_slaveregister|i1667~15
--operation mode is normal

M1L233 = M1L033 & !M1_i1639 & !UE1L63Q & !UE1L53Q;


--M1L9331 is slaveregister:inst_slaveregister|int_enable[0]~5
--operation mode is normal

M1L9331 = M1L2841 & M1_i1408 & M1L0431 & !M1L233;


--M1_i1931 is slaveregister:inst_slaveregister|i1931
--operation mode is normal

M1_i1931 = UE1L93Q # UE1L53Q # !M1L633 # !M1L343;


--M1L0941 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0
--operation mode is normal

M1L0941 = M1L2841 & M1_i1408 & !M1L233 & !M1_i1931;


--AE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162
--operation mode is normal

AE1L7 = AE1L1Q # XD1_enable & SD1_ATWDTrigger_A_sig & !M1_DAQ_ctrl_local.DAQ_mode[1];

--AE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168
--operation mode is normal

AE1L01 = AE1L1Q # XD1_enable & SD1_ATWDTrigger_A_sig & !M1_DAQ_ctrl_local.DAQ_mode[1];


--AE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49
--operation mode is normal

AE1L2 = !Q72_sload_path[2] # !Q72_sload_path[1] # !Q72_sload_path[0] # !AE1L1Q;


--AE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50
--operation mode is normal

AE1L3 = !Q72_sload_path[4] # !Q72_sload_path[3];


--AE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51
--operation mode is normal

AE1L4 = AE1L3 # !Q72_sload_path[7] # !Q72_sload_path[6] # !Q72_sload_path[5];


--AE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163
--operation mode is normal

AE1L8 = !AE1L2 & !AE1L4 # !AE1L7 # !AE1L6;


--K1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1]
--operation mode is normal

K1_RM_sn_data_int[1]_lut_out = Q34_q[1];
K1_RM_sn_data_int[1] = DFFE(K1_RM_sn_data_int[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--M1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready
--operation mode is normal

M1_COMM_ctrl_local.tx_packet_ready_lut_out = M1_i38 & M1L8131 & UE1L74Q & UE1L84Q;
M1_COMM_ctrl_local.tx_packet_ready = DFFE(M1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--U1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44
--operation mode is normal

U1_inst44_lut_out = M1_COMM_ctrl_local.tx_packet_ready;
U1_inst44 = DFFE(U1_inst44_lut_out, GLOBAL(TE1_outclock0), , , );


--U1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46
--operation mode is normal

U1_inst46 = M1_COMM_ctrl_local.tx_packet_ready & !U1_inst44;


--U1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48
--operation mode is normal

U1_inst48 = U1_inst46 $ (XB2L1 & WC1L26Q & YC1L9Q);


--WC1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT
--operation mode is normal

WC1_EOF_WAIT_lut_out = WC1_EOF & (FD1L9Q # WC1_EOF_WAIT & FD1L7Q) # !WC1_EOF & WC1_EOF_WAIT & FD1L7Q;
WC1_EOF_WAIT = DFFE(WC1_EOF_WAIT_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WD1L203 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16
--operation mode is normal

WD1L203 = XD1L48Q & WD1_wr_ptr[0];


--WD1L892 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0
--operation mode is normal

WD1L892 = WD1_rd_ptr[0] & !L1L4Q & (FE1L527 # FE1L627);


--K1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2]
--operation mode is normal

K1_RM_sn_data_int[2]_lut_out = Q34_q[2];
K1_RM_sn_data_int[2] = DFFE(K1_RM_sn_data_int[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--M1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[13]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[13] # !M1L0231 & M1_COMM_ctrl_local.tx_head[13]);
M1_COMM_ctrl_local.tx_head[13] = DFFE(M1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[14]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[14] # !M1L0231 & M1_COMM_ctrl_local.tx_head[14]);
M1_COMM_ctrl_local.tx_head[14] = DFFE(M1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[15]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[15] # !M1L0231 & M1_COMM_ctrl_local.tx_head[15]);
M1_COMM_ctrl_local.tx_head[15] = DFFE(M1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--K1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4]
--operation mode is normal

K1_RM_sn_data_int[4]_lut_out = Q34_q[0];
K1_RM_sn_data_int[4] = DFFE(K1_RM_sn_data_int[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L692);


--AB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~25
--operation mode is normal

AB1L71 = AB1L01Q & CB1_CTRL_OK;


--AB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~13
--operation mode is normal

AB1L91 = AB1L2Q & AB1L3Q;


--XD2L68Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21
--operation mode is normal

XD2L68Q_lut_out = XD2_i31 & (XD2L18 # SD1_ATWDTrigger_B_sig & !XD2L58Q) # !XD2_i31 & SD1_ATWDTrigger_B_sig & !XD2L58Q;
XD2L68Q = DFFE(XD2L68Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~776
--operation mode is normal

XD2L07 = XD2L68Q # XD2L88Q;


--XD2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~777
--operation mode is normal

XD2L17 = XD2L19Q # XD2L98Q # XD2L09Q # XD2L78Q;


--XD2L39Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28
--operation mode is normal

XD2L39Q_lut_out = XD2L38 # XD2L39Q & !WD2L292 & !WD2L392;
XD2L39Q = DFFE(XD2L39Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L29Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27
--operation mode is normal

XD2L29Q_lut_out = XD2L48 # XD2L29Q & (BE2L2Q # AE2L1Q);
XD2L29Q = DFFE(XD2L29Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~778
--operation mode is normal

XD2L27 = XD2L39Q # XD2L29Q;


--K1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8]
--operation mode is normal

K1_RM_sn_data_int[8]_lut_out = Q34_q[0];
K1_RM_sn_data_int[8] = DFFE(K1_RM_sn_data_int[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L203);


--AE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162
--operation mode is normal

AE2L7 = AE2L1Q # XD2_enable & SD1_ATWDTrigger_B_sig & !M1_DAQ_ctrl_local.DAQ_mode[1];

--AE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168
--operation mode is normal

AE2L01 = AE2L1Q # XD2_enable & SD1_ATWDTrigger_B_sig & !M1_DAQ_ctrl_local.DAQ_mode[1];


--AE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49
--operation mode is normal

AE2L2 = !Q33_sload_path[2] # !Q33_sload_path[1] # !Q33_sload_path[0] # !AE2L1Q;


--AE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50
--operation mode is normal

AE2L3 = !Q33_sload_path[4] # !Q33_sload_path[3];


--AE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51
--operation mode is normal

AE2L4 = AE2L3 # !Q33_sload_path[7] # !Q33_sload_path[6] # !Q33_sload_path[5];


--AE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163
--operation mode is normal

AE2L8 = !AE2L2 & !AE2L4 # !AE2L7 # !AE2L6;


--WD2L103 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16
--operation mode is normal

WD2L103 = XD2L78Q & WD2_wr_ptr[0];


--WD2L792 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0
--operation mode is normal

WD2L792 = WD2_rd_ptr[0] & !L1L4Q & (FE2L527 # FE2L627);


--K1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10]
--operation mode is normal

K1_RM_sn_data_int[10]_lut_out = Q34_q[2];
K1_RM_sn_data_int[10] = DFFE(K1_RM_sn_data_int[10]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L203);


--K1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11]
--operation mode is normal

K1_RM_sn_data_int[11]_lut_out = Q34_q[3];
K1_RM_sn_data_int[11] = DFFE(K1_RM_sn_data_int[11]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L203);


--K1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16]
--operation mode is normal

K1_RM_sn_data_int[16]_lut_out = Q44_sload_path[16];
K1_RM_sn_data_int[16] = DFFE(K1_RM_sn_data_int[16]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17]
--operation mode is normal

K1_RM_sn_data_int[17]_lut_out = Q44_sload_path[17];
K1_RM_sn_data_int[17] = DFFE(K1_RM_sn_data_int[17]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18]
--operation mode is normal

K1_RM_sn_data_int[18]_lut_out = Q44_sload_path[18];
K1_RM_sn_data_int[18] = DFFE(K1_RM_sn_data_int[18]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--RD1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i875~4
--operation mode is normal

RD1L35 = RD1_AnB & (WD1_rd_ptr[0] & WD1_header_1.ATWDavail # !WD1_rd_ptr[0] & WD1_header_0.ATWDavail);


--RD1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i875~5
--operation mode is normal

RD1L45 = !RD1_AnB & (WD2_rd_ptr[0] & WD2_header_1.ATWDavail # !WD2_rd_ptr[0] & WD2_header_0.ATWDavail);


--RD1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i295~89
--operation mode is normal

RD1L31 = RD1L35 & !CF1_SLAVEHREADYO # !RD1L35 & (RD1L45 & !CF1_SLAVEHREADYO # !RD1L45 & PD1L612Q);


--RD1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i~312
--operation mode is normal

RD1L803 = RD1L55 & RD1L234Q & !RD1L703 & !RD1L31;


--RD1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i878~6
--operation mode is normal

RD1L85 = WD1L882 & (WD2L782 # RD1_AnB) # !WD1L882 & WD2L782 & !RD1_AnB;


--RD1L71 is daq:inst_daq|mem_interface:inst_mem_interface|i330~174
--operation mode is normal

RD1L71 = RD1L91 & !RD1_i328 & (RD1L85 $ !RD1_rdaddr[6]);


--RD1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i177~589
--operation mode is normal

RD1L11 = CF1_SLAVEHREADYO & (RD1L7 # RD1L01);


--RD1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i295~0
--operation mode is normal

RD1L21 = RD1L703 # RD1L55 & !CF1_SLAVEHREADYO # !RD1L55 & PD1L612Q;


--K1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20]
--operation mode is normal

K1_RM_sn_data_int[20]_lut_out = Q44_sload_path[20];
K1_RM_sn_data_int[20] = DFFE(K1_RM_sn_data_int[20]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21]
--operation mode is normal

K1_RM_sn_data_int[21]_lut_out = Q44_sload_path[21];
K1_RM_sn_data_int[21] = DFFE(K1_RM_sn_data_int[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23]
--operation mode is normal

K1_RM_sn_data_int[23]_lut_out = Q44_sload_path[23];
K1_RM_sn_data_int[23] = DFFE(K1_RM_sn_data_int[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--RD1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i665~159
--operation mode is normal

RD1L93 = RD1_start_address[24] & (RD1L724Q # RD1L573 # RD1L634Q);


--K1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25]
--operation mode is normal

K1_RM_sn_data_int[25]_lut_out = Q44_sload_path[25];
K1_RM_sn_data_int[25] = DFFE(K1_RM_sn_data_int[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--RD1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i664~159
--operation mode is normal

RD1L83 = RD1_start_address[25] & (RD1L724Q # RD1L573 # RD1L634Q);


--RD1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i663~159
--operation mode is normal

RD1L73 = RD1_start_address[26] & (RD1L724Q # RD1L573 # RD1L634Q);


--K1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26]
--operation mode is normal

K1_RM_sn_data_int[26]_lut_out = Q44_sload_path[26];
K1_RM_sn_data_int[26] = DFFE(K1_RM_sn_data_int[26]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--M1L5701 is slaveregister:inst_slaveregister|i5641~962
--operation mode is normal

M1L5701 = M1L149 & Q44_sload_path[27] & (M1L903 # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_down[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out = CF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_cable_length_down[3][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L6701 is slaveregister:inst_slaveregister|i5641~963
--operation mode is normal

M1L6701 = M1L5701 # M1_LC_ctrl_local.lc_cable_length_down[3][3] & M1L699 & M1L2701;


--M1_LC_ctrl_local.lc_cable_length_up[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out = CF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_cable_length_up[3][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_post_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[3]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[3]_lut_out = CF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_post_window[3] = DFFE(M1_LC_ctrl_local.lc_post_window[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L7701 is slaveregister:inst_slaveregister|i5641~964
--operation mode is normal

M1L7701 = M1_LC_ctrl_local.lc_cable_length_up[3][3] & (M1_LC_ctrl_local.lc_post_window[3] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[3][3] & M1_LC_ctrl_local.lc_post_window[3] & !UE1L53Q;


--M1L8701 is slaveregister:inst_slaveregister|i5641~965
--operation mode is normal

M1L8701 = M1L7701 & (UE1L73Q # !UE1L53Q # !M1L603);


--M1L9701 is slaveregister:inst_slaveregister|i5641~966
--operation mode is normal

M1L9701 = M1_i763 & M1_i602 & M1L8701 & !M1_i959;


--RD1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27]
--operation mode is normal

RD1_start_address[27]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (RD1L63 # RD1L343 & !RD1L673);
RD1_start_address[27] = DFFE(RD1_start_address[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L0801 is slaveregister:inst_slaveregister|i5641~967
--operation mode is normal

M1L0801 = M1L6701 # M1L9701 # M1L5201 & RD1_start_address[27];


--M1L1801 is slaveregister:inst_slaveregister|i5641~968
--operation mode is normal

M1L1801 = M1_i959 & M1_i763 & M1_i1078 & M1L2701;


--M1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27]
--operation mode is normal

M1_CS_ctrl_local.CS_time[27]_lut_out = CF1_MASTERHWDATA[27];
M1_CS_ctrl_local.CS_time[27] = DFFE(M1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3]
--operation mode is normal

M1_CS_ctrl_local.CS_rate[3]_lut_out = CF1_MASTERHWDATA[27];
M1_CS_ctrl_local.CS_rate[3] = DFFE(M1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L2801 is slaveregister:inst_slaveregister|i5641~969
--operation mode is normal

M1L2801 = M1L229 & (UE1L53Q & M1_CS_ctrl_local.CS_time[27] # !UE1L53Q & M1_CS_ctrl_local.CS_rate[3]);


--C1L53Q is calibration_sources:inst_calibration_sources|cs_flash_time[27]~reg0
--operation mode is normal

C1L53Q_lut_out = Q44_sload_path[27];
C1L53Q = DFFE(C1L53Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L3801 is slaveregister:inst_slaveregister|i5641~970
--operation mode is normal

M1L3801 = C1L53Q & UE1L63Q & UE1L53Q & !M1_i1176;


--K1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27]
--operation mode is normal

K1_RM_rate_MPE[27]_lut_out = Q14_q[27];
K1_RM_rate_MPE[27] = DFFE(K1_RM_rate_MPE[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L4801 is slaveregister:inst_slaveregister|i5641~971
--operation mode is normal

M1L4801 = M1_i1499 & M1_i1583 & K1_RM_rate_MPE[27] & M1L827;


--M1L5801 is slaveregister:inst_slaveregister|i5641~972
--operation mode is normal

M1L5801 = M1L2801 # M1L289 & (M1L3801 # M1L4801);


--M1L6801 is slaveregister:inst_slaveregister|i5641~973
--operation mode is normal

M1L6801 = M1L5801 # M1L0901;


--K1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28]
--operation mode is normal

K1_RM_sn_data_int[28]_lut_out = Q44_sload_path[28];
K1_RM_sn_data_int[28] = DFFE(K1_RM_sn_data_int[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--F1L5Q is DOMstatus:inst_DOMstatus|didvide[1]~1
--operation mode is normal

F1L5Q_lut_out = !F1L5Q;
F1L5Q = DFFE(F1L5Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , F1_i37);


--F1_CLK40_5 is DOMstatus:inst_DOMstatus|CLK40_5
--operation mode is normal

F1_CLK40_5_lut_out = F1L6Q;
F1_CLK40_5 = DFFE(F1_CLK40_5_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--M1L9501 is slaveregister:inst_slaveregister|i5638~923
--operation mode is normal

M1L9501 = M1_i602 & M1L149 & Q44_sload_path[30] # !M1_i602 & F1_CLK40_5;


--M1_LC_ctrl_local.lc_cable_length_down[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out = CF1_MASTERHWDATA[30];
M1_LC_ctrl_local.lc_cable_length_down[3][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1_LC_ctrl_local.lc_cable_length_up[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out = CF1_MASTERHWDATA[30];
M1_LC_ctrl_local.lc_cable_length_up[3][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--C1L83Q is calibration_sources:inst_calibration_sources|cs_flash_time[30]~reg0
--operation mode is normal

C1L83Q_lut_out = Q44_sload_path[30];
C1L83Q = DFFE(C1L83Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30]
--operation mode is normal

M1_CS_ctrl_local.CS_time[30]_lut_out = CF1_MASTERHWDATA[30];
M1_CS_ctrl_local.CS_time[30] = DFFE(M1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L0601 is slaveregister:inst_slaveregister|i5638~924
--operation mode is normal

M1L0601 = C1L83Q & (M1_CS_ctrl_local.CS_time[30] # UE1L63Q) # !C1L83Q & M1_CS_ctrl_local.CS_time[30] & !UE1L63Q;


--M1L1601 is slaveregister:inst_slaveregister|i5638~925
--operation mode is normal

M1L1601 = M1_i959 & M1L0601 & !M1_i1176 # !M1_i959 & M1_LC_ctrl_local.lc_cable_length_up[3][6];


--M1L2601 is slaveregister:inst_slaveregister|i5638~926
--operation mode is normal

M1L2601 = M1_i959 & UE1L63Q & !M1_i1064 & !UE1L53Q;


--M1L3601 is slaveregister:inst_slaveregister|i5638~927
--operation mode is normal

M1L3601 = M1_LC_ctrl_local.lc_cable_length_down[3][6] & (M1L2601 # UE1L53Q & M1L1601) # !M1_LC_ctrl_local.lc_cable_length_down[3][6] & UE1L53Q & M1L1601;


--K1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31]
--operation mode is normal

K1_RM_sn_data_int[31]_lut_out = Q44_sload_path[31];
K1_RM_sn_data_int[31] = DFFE(K1_RM_sn_data_int[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--UE1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6621
--operation mode is normal

UE1L52 = !UE1L94Q & (CF1_MASTERHTRANS[0] # CF1_MASTERHTRANS[1]);


--UE1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6622
--operation mode is normal

UE1L62 = UE1L43Q & (CF1_MASTERHTRANS[0] # !CF1_MASTERHTRANS[1]);


--AB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3
--operation mode is normal

AB1L8 = CB1_MTYPE_LEN1 & MB1L01Q;


--MB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881
--operation mode is normal

MB1L4 = RB1_dffs[6] & RB1_dffs[5] & !RB1_dffs[4];


--AB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41
--operation mode is normal

AB1L9 = AB1L8 & MB1L4 & (A_nB $ !RB1_dffs[7]);


--S1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE~11
--operation mode is normal

S1L13 = S1_REC_PULSE & !DC1L5Q & !MB1L92Q;


--AB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg
--operation mode is normal

AB1L81Q_lut_out = (AB1L01Q & AB1L4Q & CB1_CTRL_OK & !AB1L6Q) & CASCADE(AB1L22);
AB1L81Q = DFFE(AB1L81Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--S1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~257
--operation mode is normal

S1L8 = AB1L81Q & S1_CMD_WAIT & !V1L81Q;


--S1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~98
--operation mode is normal

S1L4 = WC1L26Q # V1L81Q;


--AB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg
--operation mode is normal

AB1L12Q_lut_out = AB1L71 & AB1L91 & !AB1L4Q & !AB1L6Q;
AB1L12Q = DFFE(AB1L12Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--U1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9
--operation mode is normal

U1_inst9_lut_out = M1_id_set[0] & M1_id_set[1];
U1_inst9 = DFFE(U1_inst9_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--S1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~91
--operation mode is normal

S1L3 = AB1L12Q & U1_inst9 & S1_CMD_WAIT & !V1L81Q;


--S1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~125
--operation mode is normal

S1L7 = S1_SND_TC_DAT & !WC1L26Q & !V1L81Q;


--S1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT
--operation mode is normal

S1_DRREQ_WT_lut_out = !V1L81Q & (S1L62 # V1L61Q & S1_SND_PULSE);
S1_DRREQ_WT = DFFE(S1_DRREQ_WT_lut_out, GLOBAL(TE1_outclock0), , , );


--AB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg
--operation mode is normal

AB1L02Q_lut_out = AB1L2Q & AB1L3Q & AB1L6Q & AB1L61;
AB1L02Q = DFFE(AB1L02Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--S1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE~53
--operation mode is normal

S1L44 = AB1L02Q & (S1_CMD_WAIT # S1_SND_IDLE & !WC1L26Q) # !AB1L02Q & S1_SND_IDLE & !WC1L26Q;


--S1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~108
--operation mode is normal

S1L5 = S1_SND_MRNB & !WC1L26Q & !V1L81Q;


--AB1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg
--operation mode is normal

AB1L1Q_lut_out = AB1L6Q & AB1L61 & !AB1L2Q & !AB1L3Q;
AB1L1Q = DFFE(AB1L1Q_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , );


--S1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB~21
--operation mode is normal

S1L74 = S1_CMD_WAIT & !V1L81Q & (AB1L1Q # CB1_DATA_OK);


--S1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~117
--operation mode is normal

S1L6 = S1_SND_MRWB & !WC1L26Q & !V1L81Q;


--S1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~82
--operation mode is normal

S1L1 = S1_SND_DRAND & !WC1L26Q & !V1L81Q;


--M1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req
--operation mode is normal

M1_COMM_ctrl_local.reboot_req_lut_out = CF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.reboot_req = DFFE(M1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L65);


--V1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~78
--operation mode is normal

V1L71 = Q42_sload_path[4] & Q42_sload_path[5] & Q42_sload_path[6] & Q42_sload_path[7];


--FD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178
--operation mode is normal

FD1L2 = FD1_TXCNT & (Q61_sload_path[0] # !Q61_sload_path[4] # !WB9L3);


--WC1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF
--operation mode is normal

WC1_STF_lut_out = FD1L9Q & !WC1L3 & !WC1_SEND_IDLE # !FD1L9Q & (WC1_STF # !WC1L3 & !WC1_SEND_IDLE);
WC1_STF = DFFE(WC1_STF_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1775
--operation mode is normal

WC1L2 = WC1_STF & !FD1L9Q;


--YC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~reg
--operation mode is normal

YC1L6Q_lut_out = VCC;
YC1L6Q = DFFE(YC1L6Q_lut_out, GLOBAL(TE1_outclock0), !S1L43, , YC1L8);


--WC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1776
--operation mode is normal

WC1L3 = !YC1L6Q & !S1_SND_ID & !S1_SND_TC_DAT & !YC1L9Q;


--WC1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE
--operation mode is normal

WC1_SEND_IDLE_lut_out = !WC1L26Q & (WC1_SEND_IDLE # YC1L9Q # !WC1L8);
WC1_SEND_IDLE = DFFE(WC1_SEND_IDLE_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF
--operation mode is normal

WC1_EOF_lut_out = FD1L9Q & WC1_CRC0 # !FD1L9Q & WC1_EOF;
WC1_EOF = DFFE(WC1_EOF_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0
--operation mode is normal

WC1_CRC0_lut_out = WC1_CRC1 & (WC1_CRC0 # FD1L9Q) # !WC1_CRC1 & WC1_CRC0 & !FD1L9Q;
WC1_CRC0 = DFFE(WC1_CRC0_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1777
--operation mode is normal

WC1L4 = FD1L9Q & !WC1_CRC0 # !FD1L9Q & !WC1_EOF;


--WC1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0
--operation mode is normal

WC1_BYT0_lut_out = WC1L42 # WC1L01 & WC1L7 & YC1L9Q;
WC1_BYT0 = DFFE(WC1_BYT0_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2
--operation mode is normal

WC1_CRC2_lut_out = WC1_CRC3;
WC1_CRC2 = DFFE(WC1_CRC2_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L
--operation mode is normal

WC1_TCWFM_L_lut_out = WC1L11 # WC1L21 # Q22L9 & WC1_TXSHR8;
WC1_TCWFM_L = DFFE(WC1_TCWFM_L_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3
--operation mode is normal

WC1_CRC3_lut_out = RC1L3Q & (WC1L43Q # WC1_CRC3 & !FD1L9Q) # !RC1L3Q & WC1_CRC3 & !FD1L9Q;
WC1_CRC3 = DFFE(WC1_CRC3_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0
--operation mode is normal

RC1L3Q_lut_out = RC1L75Q & !WC1_STF;
RC1L3Q = DFFE(RC1L3Q_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--WC1L43Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg
--operation mode is normal

WC1L43Q_lut_out = WC1L31 # WC1L53 # Q81L43 & WC1L55Q;
WC1L43Q = DFFE(WC1L43Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2
--operation mode is normal

WC1_BYT2_lut_out = WC1_BYT1;
WC1_BYT2 = DFFE(WC1_BYT2_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0
--operation mode is normal

WC1_PTYPE_SEQ0_lut_out = WC1_MTYPE_LEN1;
WC1_PTYPE_SEQ0 = DFFE(WC1_PTYPE_SEQ0_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~218
--operation mode is normal

WC1L83 = !WC1_BYT2 & !WC1_PTYPE_SEQ0 & (!WC1L43Q # !RC1L3Q);


--WC1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK
--operation mode is normal

WC1_TCWF_CHK_lut_out = WC1_TCWFM_WT;
WC1_TCWF_CHK = DFFE(WC1_TCWF_CHK_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE
--operation mode is normal

WC1_ID_BYTE_lut_out = WC1L61 # WC1_ID_LOAD # WC1_ID_BYTE & !FD1L9Q;
WC1_ID_BYTE = DFFE(WC1_ID_BYTE_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD
--operation mode is normal

WC1_ID_LOAD_lut_out = WC1_DCMD_SEQ1 & S1_SND_ID & FD1L9Q;
WC1_ID_LOAD = DFFE(WC1_ID_LOAD_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~219
--operation mode is normal

WC1L93 = !WC1_ID_BYTE & !WC1_ID_LOAD & (Q01L41 # !WC1_TCWF_CHK);


--WC1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~220
--operation mode is normal

WC1L04 = WC1_TCWFM_L # WC1_CRC3 # !WC1L93 # !WC1L83;


--WC1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME
--operation mode is normal

WC1_TC_RX_TIME_lut_out = WC1L71 # WC1L1 # WC1_TC_RX_TIME & !FD1L9Q;
WC1_TC_RX_TIME = DFFE(WC1_TC_RX_TIME_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME
--operation mode is normal

WC1_TC_TX_TIME_lut_out = WC1_TC_TX_TIME & !FD1L9Q # !WC1L111;
WC1_TC_TX_TIME = DFFE(WC1_TC_TX_TIME_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~221
--operation mode is normal

WC1L14 = !WC1_TC_RX_TIME & !WC1_TC_TX_TIME;


--WC1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H
--operation mode is normal

WC1_TCWFM_H_lut_out = WC1_TCWFM_L;
WC1_TCWFM_H = DFFE(WC1_TCWFM_H_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~222
--operation mode is normal

WC1L24 = !WC1_TCWFM_H & !WC1_BYT3;


--WC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~223
--operation mode is normal

WC1L34 = !FD1L9Q & (WC1_CRC0 # !WC1L24 # !WC1L14);


--WC1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8
--operation mode is normal

WC1_RXSHR8_lut_out = WC1L81 # WC1_RXSHR8 & !Q12L8 & !Q22L9;
WC1_RXSHR8 = DFFE(WC1_RXSHR8_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8
--operation mode is normal

WC1_TXSHR8_lut_out = WC1L91 # WC1_TXSHR8 & !Q12L8 & !Q22L9;
WC1_TXSHR8 = DFFE(WC1_TXSHR8_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~224
--operation mode is normal

WC1L44 = Q22L9 & (WC1_RXSHR8 # WC1_TXSHR8);


--WC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~225
--operation mode is normal

WC1L54 = WC1_CRC2 # WC1L04 # WC1L34 # WC1L44;


--WC1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC
--operation mode is normal

WC1_PL_INC_lut_out = WC1_STF & YC1L9Q & FD1L9Q & !WC1L01;
WC1_PL_INC = DFFE(WC1_PL_INC_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1
--operation mode is normal

WC1_CRC1_lut_out = WC1_CRC2;
WC1_CRC1 = DFFE(WC1_CRC1_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~226
--operation mode is normal

WC1L64 = WC1_PL_INC # WC1_CRC1 # WC1L55Q & !Q81L43;


--WC1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1
--operation mode is normal

WC1_BYT1_lut_out = WC1_BYT0 & (WC1_BYT1 # FD1L9Q) # !WC1_BYT0 & WC1_BYT1 & !FD1L9Q;
WC1_BYT1 = DFFE(WC1_BYT1_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8
--operation mode is normal

WC1_ID_SHR8_lut_out = WC1L02 # WC1_ID_SHR8 & !Q12L8 & !Q22L9;
WC1_ID_SHR8 = DFFE(WC1_ID_SHR8_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~227
--operation mode is normal

WC1L74 = WC1_BYT1 # WC1_ID_SHR8 & !Q22L9;


--WC1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~46
--operation mode is normal

WC1L35 = !YC1L6Q & !S1_SND_ID & !S1_SND_TC_DAT # !FD1L9Q;


--WC1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1
--operation mode is normal

WC1_DCMD_SEQ1_lut_out = WC1_DCMD_SEQ1 & (WC1_PTYPE_SEQ0 # WC1L8 # !FD1L9Q) # !WC1_DCMD_SEQ1 & WC1_PTYPE_SEQ0 & FD1L9Q;
WC1_DCMD_SEQ1 = DFFE(WC1_DCMD_SEQ1_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0
--operation mode is normal

WC1_LEN0_lut_out = FD1L9Q & WC1_STF & !YC1L9Q # !FD1L9Q & WC1_LEN0;
WC1_LEN0 = DFFE(WC1_LEN0_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1
--operation mode is normal

WC1_MTYPE_LEN1_lut_out = WC1_LEN0;
WC1_MTYPE_LEN1 = DFFE(WC1_MTYPE_LEN1_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , FD1L9Q);


--WC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~228
--operation mode is normal

WC1L84 = !WC1_LEN0 & !WC1_MTYPE_LEN1;


--WC1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~229
--operation mode is normal

WC1L94 = WC1L74 # WC1L35 & WC1_DCMD_SEQ1 # !WC1L84;


--WC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1778
--operation mode is normal

WC1L5 = Q12L8 & !Q22L9;


--WC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1779
--operation mode is normal

WC1L6 = Q12L8 & WC1_TXSHR8 & !Q22L9;


--WC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390
--operation mode is normal

WC1L1 = WC1_DCMD_SEQ1 & S1_SND_TC_DAT & FD1L9Q;


--WC1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~345
--operation mode is normal

WC1L78 = !WC1L6 & !WC1L1 & (!WC1_RXSHR8 # !WC1L5);


--WC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~230
--operation mode is normal

WC1L05 = WC1L54 # WC1L64 # WC1L94 # !WC1L78;


--WC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1780
--operation mode is normal

WC1L7 = WC1_STF & FD1L9Q;


--WC1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41
--operation mode is normal

WC1L99 = YC1L9Q & (DF1_portadataout[0] # DF1_portadataout[1]);


--WB9_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

WB9_aeb_out = Q61_sload_path[0] & Q61_sload_path[1] & !Q61_sload_path[2] & !Q61_sload_path[3];


--MB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882
--operation mode is normal

MB1L5 = RB1_dffs[4] & RB1_dffs[3] & !RB1_dffs[5] & !RB1_dffs[1];


--GB1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en
--operation mode is normal

GB1_crc32_en_lut_out = GB1L34Q & !CB1_STF_WAIT & !CB1_START;
GB1_crc32_en = DFFE(GB1_crc32_en_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--CB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233
--operation mode is normal

CB1L61 = !CB1_STF_WAIT & !CB1_START;


--BC1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16
--operation mode is normal

BC1_i16 = BC1_SRG[31] $ BC1_SRG[22];


--BC1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17
--operation mode is normal

BC1_i17 = BC1_SRG[31] $ BC1_SRG[25];


--BC1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15
--operation mode is normal

BC1_i15 = BC1_SRG[31] $ BC1_SRG[21];


--BC1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14
--operation mode is normal

BC1_i14 = BC1_SRG[31] $ BC1_SRG[15];


--BC1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12
--operation mode is normal

BC1_i12 = BC1_SRG[31] $ BC1_SRG[10];


--BC1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13
--operation mode is normal

BC1_i13 = BC1_SRG[31] $ BC1_SRG[11];


--BC1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9
--operation mode is normal

BC1_i9 = BC1_SRG[31] $ BC1_SRG[6];


--BC1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10
--operation mode is normal

BC1_i10 = BC1_SRG[31] $ BC1_SRG[7];


--BC1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11
--operation mode is normal

BC1_i11 = BC1_SRG[31] $ BC1_SRG[9];


--BC1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7
--operation mode is normal

BC1_i7 = BC1_SRG[31] $ BC1_SRG[3];


--BC1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8
--operation mode is normal

BC1_i8 = BC1_SRG[31] $ BC1_SRG[4];


--GB1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data
--operation mode is normal

GB1_crc32_data_lut_out = GB1_srg[7];
GB1_crc32_data = DFFE(GB1_crc32_data_lut_out, GLOBAL(TE1_outclock0), , , LB1L5Q);


--BC1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4
--operation mode is normal

BC1_i4 = GB1_crc32_data $ BC1_SRG[31];


--BC1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5
--operation mode is normal

BC1_i5 = BC1_SRG[31] $ BC1_SRG[0];


--BC1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6
--operation mode is normal

BC1_i6 = BC1_SRG[31] $ BC1_SRG[1];


--S1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT~16
--operation mode is normal

S1L32 = S1_CRES_WAIT & !AB1L7Q;


--S1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|PON
--operation mode is normal

S1_PON_lut_out = V1L81Q # S1_PON & !Q44_sload_path[5];
S1_PON = DFFE(S1_PON_lut_out, GLOBAL(TE1_outclock0), , , );


--WC1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~52
--operation mode is normal

WC1L59 = WC1_TCWFM_H # Q22L9 & WC1_TXSHR8 # !Q22L9 & WC1_ID_SHR8;


--WC1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT
--operation mode is normal

WC1_TCWFM_WT_lut_out = WC1L311Q;
WC1_TCWFM_WT = DFFE(WC1_TCWFM_WT_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L311Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg
--operation mode is normal

WC1L311Q_lut_out = WC1_TCWFM_H & FD1L9Q;
WC1L311Q = DFFE(WC1L311Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~53
--operation mode is normal

WC1L69 = WC1_TCWFM_WT # WC1L311Q;


--RC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841
--operation mode is normal

RC1L51 = DD62L2 & (DD52L2 # WC1L79Q) # !DD62L2 & DD52L2 & !WC1L79Q;


--RB4_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

RB4_dffs[3]_lut_out = RC1L61 & (RB4_dffs[4] # FD1L9Q) # !RC1L61 & RB4_dffs[4] & !FD1L9Q;
RB4_dffs[3] = DFFE(RB4_dffs[3]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--V1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~109
--operation mode is normal

V1L5 = (S1_SND_PULSE & Q52_sload_path[1]) & CASCADE(V1L11);


--WB91_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB91_aeb_out = WB81_aeb_out & WB71_aeb_out & WB51_aeb_out & WB61_aeb_out;


--DC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34
--operation mode is normal

DC1L9Q_lut_out = WB6_agb_out & (DC1L9Q # DC1L8Q & DB1L95Q) # !WB6_agb_out & DC1L8Q & DB1L95Q;
DC1L9Q = DFFE(DC1L9Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--V1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~106
--operation mode is normal

V1L3 = Q52_sload_path[1] & Q52_sload_path[6] & !Q52_sload_path[2] & !Q52_sload_path[4];


--V1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~110
--operation mode is normal

V1L6 = (V1L7 & V1L8 & V1L3 & !Q52_sload_path[0]) & CASCADE(V1L4);


--V1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~108
--operation mode is normal

V1L4 = !Q52_sload_path[3] & !Q52_sload_path[5];


--M1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3]
--operation mode is normal

M1_CS_ctrl_local.CS_offset[3]_lut_out = CF1_MASTERHWDATA[19];
M1_CS_ctrl_local.CS_offset[3] = DFFE(M1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--C1L821 is calibration_sources:inst_calibration_sources|i~591
--operation mode is normal

C1L821 = M1_CS_ctrl_local.CS_offset[3] & (C1_now_cnt[3] # M1_CS_ctrl_local.CS_offset[2] $ C1_now_cnt[2]) # !M1_CS_ctrl_local.CS_offset[3] & (M1_CS_ctrl_local.CS_offset[2] $ C1_now_cnt[2] # !C1_now_cnt[3]);


--C1L921 is calibration_sources:inst_calibration_sources|i~592
--operation mode is normal

C1L921 = M1_CS_ctrl_local.CS_offset[1] & (M1_CS_ctrl_local.CS_offset[0] $ C1_now_cnt[0] # !C1_now_cnt[1]) # !M1_CS_ctrl_local.CS_offset[1] & (C1_now_cnt[1] # M1_CS_ctrl_local.CS_offset[0] $ C1_now_cnt[0]);


--C1_i81 is calibration_sources:inst_calibration_sources|i81
--operation mode is normal

C1_i81 = M1_CS_ctrl_local.CS_offset[3] $ C1_now_cnt[4];


--PE1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~11
--operation mode is normal

PE1L41Q_lut_out = PE1L41Q & (PE1L2 # L1L4Q # !PE1L1) # !PE1L41Q & PE1L2 & !L1L4Q;
PE1L41Q = DFFE(PE1L41Q_lut_out, GLOBAL(TE1_outclock1), , , );


--PE1_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1]
--operation mode is normal

PE1_rx_decode_time_cnt[1]_lut_out = PE1L41Q & (PE1_rx_decode_time_cnt[0] $ PE1_rx_decode_time_cnt[1]);
PE1_rx_decode_time_cnt[1] = DFFE(PE1_rx_decode_time_cnt[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE1_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2]
--operation mode is normal

PE1_rx_decode_time_cnt[2]_lut_out = PE1L41Q & (PE1_rx_decode_time_cnt[2] $ (PE1_rx_decode_time_cnt[0] & PE1_rx_decode_time_cnt[1]));
PE1_rx_decode_time_cnt[2] = DFFE(PE1_rx_decode_time_cnt[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE1_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0]
--operation mode is normal

PE1_rx_decode_time_cnt[0]_lut_out = PE1L41Q & !PE1_rx_decode_time_cnt[0];
PE1_rx_decode_time_cnt[0] = DFFE(PE1_rx_decode_time_cnt[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE1L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~157
--operation mode is normal

PE1L1 = PE1_rx_decode_time_cnt[1] & PE1_rx_decode_time_cnt[2] & !PE1_rx_decode_time_cnt[0];


--PE2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~11
--operation mode is normal

PE2L41Q_lut_out = PE2L41Q & (PE2L2 # L1L4Q # !PE2L1) # !PE2L41Q & PE2L2 & !L1L4Q;
PE2L41Q = DFFE(PE2L41Q_lut_out, GLOBAL(TE1_outclock1), , , );


--PE2_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1]
--operation mode is normal

PE2_rx_decode_time_cnt[1]_lut_out = PE2L41Q & (PE2_rx_decode_time_cnt[0] $ PE2_rx_decode_time_cnt[1]);
PE2_rx_decode_time_cnt[1] = DFFE(PE2_rx_decode_time_cnt[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE2_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2]
--operation mode is normal

PE2_rx_decode_time_cnt[2]_lut_out = PE2L41Q & (PE2_rx_decode_time_cnt[2] $ (PE2_rx_decode_time_cnt[0] & PE2_rx_decode_time_cnt[1]));
PE2_rx_decode_time_cnt[2] = DFFE(PE2_rx_decode_time_cnt[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE2_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0]
--operation mode is normal

PE2_rx_decode_time_cnt[0]_lut_out = PE2L41Q & !PE2_rx_decode_time_cnt[0];
PE2_rx_decode_time_cnt[0] = DFFE(PE2_rx_decode_time_cnt[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE2L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~157
--operation mode is normal

PE2L1 = PE2_rx_decode_time_cnt[1] & PE2_rx_decode_time_cnt[2] & !PE2_rx_decode_time_cnt[0];


--XD1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~93
--operation mode is normal

XD1L86 = UD1_TriggerComplete_sync & XD1L58Q;


--BE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0
--operation mode is normal

BE1L2Q_lut_out = BE1L842 # BE1L2Q & (BE1L942 # !BE1L832);
BE1L2Q = DFFE(BE1L2Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--XD1_i31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i31
--operation mode is normal

XD1_i31 = BE1L2Q # AE1L1Q;


--WD1L492 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~87
--operation mode is normal

WD1L492 = WD1_wr_ptr[1] $ WD1_rd_ptr[1] $ (WD1_wr_ptr[0] # !WD1_rd_ptr[0]);


--SD1L82 is daq:inst_daq|trigger:inst_trigger|i123~48
--operation mode is normal

SD1L82 = M1_DAQ_ctrl_local.trigger_enable[1] & !M1_DAQ_ctrl_local.trigger_enable[0];


--SD1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse
--operation mode is normal

SD1_discMPE_pulse_lut_out = !SD1_discMPE_latch;
SD1_discMPE_pulse = DFFE(SD1_discMPE_pulse_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch
--operation mode is normal

SD1_discMPE_latch_lut_out = !SD1_discMPE;
SD1_discMPE_latch = DFFE(SD1_discMPE_latch_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_i85 is daq:inst_daq|trigger:inst_trigger|i85
--operation mode is normal

SD1_i85 = !SD1_discMPE_pulse & !SD1_discMPE_latch;


--SD1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse
--operation mode is normal

SD1_discSPE_pulse_lut_out = !SD1_discSPE_latch;
SD1_discSPE_pulse = DFFE(SD1_discSPE_pulse_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch
--operation mode is normal

SD1_discSPE_latch_lut_out = !SD1_discSPE;
SD1_discSPE_latch = DFFE(SD1_discSPE_latch_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_i71 is daq:inst_daq|trigger:inst_trigger|i71
--operation mode is normal

SD1_i71 = !SD1_discSPE_pulse & !SD1_discSPE_latch;


--L1L2Q is ROC:inst_ROC|RST_state~11
--operation mode is normal

L1L2Q_lut_out = !L1L1Q;
L1L2Q = DFFE(L1L2Q_lut_out, GLOBAL(TE1_outclock0), , , );


--XD1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i73~2
--operation mode is normal

XD1L66 = M1_DAQ_ctrl_local.LC_mode[1] & M1_DAQ_ctrl_local.LC_mode[0];


--ME1L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|abort~reg0
--operation mode is normal

ME1L1Q_lut_out = ME1L65 & !ME1_got_selfLC & (ME1L34 # ME1L25);
ME1L1Q = DFFE(ME1L1Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L84Q is daq:inst_daq|trigger:inst_trigger|trigger_word[6]~reg0
--operation mode is normal

SD1L84Q_lut_out = C1L6Q;
SD1L84Q = DFFE(SD1L84Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L94Q is daq:inst_daq|trigger:inst_trigger|trigger_word[7]~reg0
--operation mode is normal

SD1L94Q_lut_out = C1L7Q;
SD1L94Q = DFFE(SD1L94Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L05Q is daq:inst_daq|trigger:inst_trigger|trigger_word[8]~reg0
--operation mode is normal

SD1L05Q_lut_out = PE2L51Q;
SD1L05Q = DFFE(SD1L05Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L15Q is daq:inst_daq|trigger:inst_trigger|trigger_word[9]~reg0
--operation mode is normal

SD1L15Q_lut_out = PE1L51Q;
SD1L15Q = DFFE(SD1L15Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~779
--operation mode is normal

XD2L37 = SD1L84Q # SD1L94Q # SD1L05Q # SD1L15Q;


--SD1L44Q is daq:inst_daq|trigger:inst_trigger|trigger_word[2]~reg0
--operation mode is normal

SD1L44Q_lut_out = C1L2Q;
SD1L44Q = DFFE(SD1L44Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L54Q is daq:inst_daq|trigger:inst_trigger|trigger_word[3]~reg0
--operation mode is normal

SD1L54Q_lut_out = C1L3Q;
SD1L54Q = DFFE(SD1L54Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L64Q is daq:inst_daq|trigger:inst_trigger|trigger_word[4]~reg0
--operation mode is normal

SD1L64Q_lut_out = C1L4Q;
SD1L64Q = DFFE(SD1L64Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L74Q is daq:inst_daq|trigger:inst_trigger|trigger_word[5]~reg0
--operation mode is normal

SD1L74Q_lut_out = C1L5Q;
SD1L74Q = DFFE(SD1L74Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~780
--operation mode is normal

XD2L47 = SD1L44Q # SD1L54Q # SD1L64Q # SD1L74Q;


--XD1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~701
--operation mode is normal

XD1L47 = ME1L1Q & XD1L38Q & !XD2L37 & !XD2L47;


--XD2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~781
--operation mode is normal

XD2L57 = M1_DAQ_ctrl_local.LC_mode[1] & !M1_DAQ_ctrl_local.LC_mode[0];


--XD2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~782
--operation mode is normal

XD2L67 = M1_DAQ_ctrl_local.LC_mode[0] & !M1_DAQ_ctrl_local.LC_mode[1];


--BE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0
--operation mode is normal

BE1L31Q_lut_out = ATWD0_D[9];
BE1L31Q = DFFE(BE1L31Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0
--operation mode is normal

BE1L11Q_lut_out = ATWD0_D[8];
BE1L11Q = DFFE(BE1L11Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0
--operation mode is normal

BE1L01Q_lut_out = ATWD0_D[7];
BE1L01Q = DFFE(BE1L01Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48
--operation mode is normal

BE1L96 = BE1L123Q & !BE1L01Q & (BE1L11Q $ BE1L31Q);


--XD1L28Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20
--operation mode is normal

XD1L28Q_lut_out = XD1L58Q & UD1_TriggerComplete_sync & (XD1L28Q # SD1_ATWDTrigger_A_sig) # !XD1L58Q & (XD1L28Q # SD1_ATWDTrigger_A_sig);
XD1L28Q = DFFE(XD1L28Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--UD1_TrigC is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|TrigC
--operation mode is normal

UD1_TrigC_lut_out = !TriggerComplete_0;
UD1_TrigC = DFFE(UD1_TrigC_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~94
--operation mode is normal

XD2L66 = UD2_TriggerComplete_sync & XD2L88Q;


--BE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0
--operation mode is normal

BE2L2Q_lut_out = BE2L942 # BE2L2Q & (BE2L052 # !BE2L642);
BE2L2Q = DFFE(BE2L2Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--XD2_i31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i31
--operation mode is normal

XD2_i31 = BE2L2Q # AE2L1Q;


--WD2L392 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~87
--operation mode is normal

WD2L392 = WD2_wr_ptr[1] $ WD2_rd_ptr[1] $ (WD2_wr_ptr[0] # !WD2_rd_ptr[0]);


--ME2L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|abort~reg0
--operation mode is normal

ME2L1Q_lut_out = ME2L65 & !ME2_got_selfLC & (ME2L34 # ME2L25);
ME2L1Q = DFFE(ME2L1Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~784
--operation mode is normal

XD2L77 = ME2L1Q & XD2L68Q;


--XD2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~785
--operation mode is normal

XD2L87 = XD2L77 & XD1L66 & !XD2L37 & !XD2L47;


--XD2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~117
--operation mode is normal

XD2L76 = XD2L77 & XD2L57 & !XD2L37 & !XD2L47;


--XD2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~786
--operation mode is normal

XD2L97 = XD2L77 & XD2L67 & !XD2L37 & !XD2L47;


--XD2L58Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20
--operation mode is normal

XD2L58Q_lut_out = XD2L88Q & UD2_TriggerComplete_sync & (XD2L58Q # SD1_ATWDTrigger_B_sig) # !XD2L88Q & (XD2L58Q # SD1_ATWDTrigger_B_sig);
XD2L58Q = DFFE(XD2L58Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--UD2_TrigC is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|TrigC
--operation mode is normal

UD2_TrigC_lut_out = !TriggerComplete_1;
UD2_TrigC = DFFE(UD2_TrigC_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0
--operation mode is normal

BE2L31Q_lut_out = ATWD1_D[9];
BE2L31Q = DFFE(BE2L31Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0
--operation mode is normal

BE2L11Q_lut_out = ATWD1_D[8];
BE2L11Q = DFFE(BE2L11Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0
--operation mode is normal

BE2L01Q_lut_out = ATWD1_D[7];
BE2L01Q = DFFE(BE2L01Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48
--operation mode is normal

BE2L96 = BE2L123Q & !BE2L01Q & (BE2L11Q $ BE2L31Q);


--BE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6994
--operation mode is normal

BE2L242 = !BE2L223Q & !BE2L123Q & !BE2L813Q & !BE1L713Q;

--BE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7008
--operation mode is normal

BE2L552 = !BE2L223Q & !BE2L123Q & !BE2L813Q & !BE1L713Q;


--BE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7007
--operation mode is normal

BE2L452 = (!BE2L513Q & !BE2L913Q & !BE2L713Q) & CASCADE(BE2L552);


--UE1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6624
--operation mode is normal

UE1L72 = UE1L35Q # UE1L15Q & CF1_MASTERHTRANS[1];


--UE1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625
--operation mode is normal

UE1L82 = UE1L1 & !UE1L94Q & (UE1L7 # UE1L74Q);


--UE1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6626
--operation mode is normal

UE1L92 = UE1L05Q & (UE1L4 # CF1_MASTERHTRANS[0] & !CF1_MASTERHTRANS[1]);


--UE1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6628
--operation mode is normal

UE1L03 = CF1_MASTERHWRITE & (UE1L5 # UE1L11 # UE1L21);


--C1_now is calibration_sources:inst_calibration_sources|now
--operation mode is normal

C1_now_lut_out = !M1_CS_ctrl_local.CS_mode[2] & (C1L331 # C1L131 & M1_CS_ctrl_local.CS_mode[1]);
C1_now = DFFE(C1_now_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--C1L021 is calibration_sources:inst_calibration_sources|i~5
--operation mode is normal

C1L021 = C1_now_cnt[4] # C1_now_cnt[3] # C1_now_cnt[2] # !C1L521;


--C1L031 is calibration_sources:inst_calibration_sources|i~593
--operation mode is normal

C1L031 = !Q2_q[5] # !Q2_q[4];


--C1L211 is calibration_sources:inst_calibration_sources|i412~0
--operation mode is normal

C1L211 = Q2_q[6] & (C1L031 # C1L721 # !Q2_q[7]);


--C1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R
--operation mode is normal

C1_ATWD_R2R_lut_out = C1L801;
C1_ATWD_R2R = DFFE(C1_ATWD_R2R_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1L901 is calibration_sources:inst_calibration_sources|i400~38
--operation mode is normal

C1L901 = C1_now_action & (M1_CS_ctrl_local.CS_enable[5] # M1_CS_ctrl_local.CS_enable[4]);


--C1L011 is calibration_sources:inst_calibration_sources|i400~39
--operation mode is normal

C1L011 = !C1_ATWD_R2R & !C1_fe_R2R & !C1L901 # !C1L221;


--C1L111 is calibration_sources:inst_calibration_sources|i411~0
--operation mode is normal

C1L111 = Q2_q[7] & (C1L031 # C1L721 # !Q2_q[6]);


--C1L811 is calibration_sources:inst_calibration_sources|i418~0
--operation mode is normal

C1L811 = Q2_q[0] & (C1L621 # C1L031 # C1L721);


--C1L711 is calibration_sources:inst_calibration_sources|i417~0
--operation mode is normal

C1L711 = Q2_q[1] & (C1L621 # C1L031 # C1L721);


--C1L611 is calibration_sources:inst_calibration_sources|i416~0
--operation mode is normal

C1L611 = Q2_q[2] & (C1L621 # C1L031 # C1L721);


--C1L511 is calibration_sources:inst_calibration_sources|i415~0
--operation mode is normal

C1L511 = Q2_q[3] & (C1L621 # C1L031 # C1L721);


--C1L411 is calibration_sources:inst_calibration_sources|i414~0
--operation mode is normal

C1L411 = Q2_q[4] & (C1L621 # C1L721 # !Q2_q[5]);


--C1L311 is calibration_sources:inst_calibration_sources|i413~0
--operation mode is normal

C1L311 = Q2_q[5] & (C1L621 # C1L721 # !Q2_q[4]);


--M1L362 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~53
--operation mode is normal

M1L362 = (UE1L53Q # M1_i1924 & M1_i2187 & !M1L133) & CASCADE(M1L4841);


--QE2_got_rx_n[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx_n[0]
--operation mode is normal

QE2_got_rx_n[0]_lut_out = QE2_got_rx_n[0] & (!PE2L5Q # !PE2L51Q) # !QE2_got_rx_n[0] & PE2L6Q & PE2L51Q & !PE2L5Q;
QE2_got_rx_n[0] = DFFE(QE2_got_rx_n[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE2L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0
--operation mode is normal

PE2L6Q_lut_out = !RE2L51Q & (PE2_rx_decode_edge_last # RE2L61Q);
PE2L6Q = DFFE(PE2L6Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE2L3);


--PE2L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0
--operation mode is normal

PE2L5Q_lut_out = PE2_rx_decode_edge_first;
PE2L5Q = DFFE(PE2L5Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE2L3);


--QE2L8 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i14~40
--operation mode is normal

QE2L8 = QE2_got_rx_n[0] & (!PE2L5Q # !PE2L51Q) # !QE2_got_rx_n[0] & PE2L6Q & PE2L51Q & !PE2L5Q;


--QE2_got_rx is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx
--operation mode is normal

QE2_got_rx_lut_out = !QE2L6 & (SD1_i71 # QE2_got_disc # !QE2_i16);
QE2_got_rx = DFFE(QE2_got_rx_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE2L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i12~45
--operation mode is normal

QE2L6 = !QE2_got_rx & (!PE2L5Q & !PE2L6Q # !PE2L51Q);


--QE2L11 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i20~265
--operation mode is normal

QE2L11 = QE2L21Q & (QE2L8 # QE2L6) # !QE2L21Q & QE2L8 & !QE2L6;


--QE2_got_disc is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_disc
--operation mode is normal

QE2_got_disc_lut_out = SD1_i71 & (QE2_wait1clk # SE2L8Q) # !SD1_i71 & QE2_got_disc & (QE2_wait1clk # SE2L8Q);
QE2_got_disc = DFFE(QE2_got_disc_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE2_wait1clk is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|wait1clk
--operation mode is normal

QE2_wait1clk_lut_out = QE2_i16 & (SD1_i71 # QE2_got_disc # !QE2L6);
QE2_wait1clk = DFFE(QE2_wait1clk_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE2_i16 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i16
--operation mode is normal

QE2_i16 = !QE2_wait1clk & !SE2L8Q;


--QE2_got_rx_n[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx_n[1]
--operation mode is normal

QE2_got_rx_n[1]_lut_out = PE2L5Q & (PE2L51Q & PE2L6Q # !PE2L51Q & QE2_got_rx_n[1]) # !PE2L5Q & QE2_got_rx_n[1] & (!PE2L51Q # !PE2L6Q);
QE2_got_rx_n[1] = DFFE(QE2_got_rx_n[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE2L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i13~69
--operation mode is normal

QE2L7 = PE2L5Q & (PE2L51Q & PE2L6Q # !PE2L51Q & QE2_got_rx_n[1]) # !PE2L5Q & QE2_got_rx_n[1] & (!PE2L51Q # !PE2L6Q);


--QE2L01 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i19~265
--operation mode is normal

QE2L01 = QE2L31Q & (QE2L7 # QE2L6) # !QE2L31Q & QE2L7 & !QE2L6;


--QE1_got_rx_n[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx_n[0]
--operation mode is normal

QE1_got_rx_n[0]_lut_out = QE1_got_rx_n[0] & (!PE1L5Q # !PE1L51Q) # !QE1_got_rx_n[0] & PE1L6Q & PE1L51Q & !PE1L5Q;
QE1_got_rx_n[0] = DFFE(QE1_got_rx_n[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--PE1L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0
--operation mode is normal

PE1L6Q_lut_out = !RE1L51Q & (PE1_rx_decode_edge_last # RE1L61Q);
PE1L6Q = DFFE(PE1L6Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE1L3);


--PE1L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0
--operation mode is normal

PE1L5Q_lut_out = PE1_rx_decode_edge_first;
PE1L5Q = DFFE(PE1L5Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE1L3);


--QE1L8 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i14~40
--operation mode is normal

QE1L8 = QE1_got_rx_n[0] & (!PE1L5Q # !PE1L51Q) # !QE1_got_rx_n[0] & PE1L6Q & PE1L51Q & !PE1L5Q;


--QE1_got_rx is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx
--operation mode is normal

QE1_got_rx_lut_out = !QE1L6 & (SD1_i71 # QE1_got_disc # !QE1_i16);
QE1_got_rx = DFFE(QE1_got_rx_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE1L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i12~45
--operation mode is normal

QE1L6 = !QE1_got_rx & (!PE1L5Q & !PE1L6Q # !PE1L51Q);


--QE1L11 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i20~280
--operation mode is normal

QE1L11 = QE1L21Q & (QE1L8 # QE1L6) # !QE1L21Q & QE1L8 & !QE1L6;


--QE1_got_disc is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_disc
--operation mode is normal

QE1_got_disc_lut_out = SD1_i71 & (QE1_wait1clk # SE1L8Q) # !SD1_i71 & QE1_got_disc & (QE1_wait1clk # SE1L8Q);
QE1_got_disc = DFFE(QE1_got_disc_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE1_wait1clk is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|wait1clk
--operation mode is normal

QE1_wait1clk_lut_out = QE1_i16 & (SD1_i71 # QE1_got_disc # !QE1L6);
QE1_wait1clk = DFFE(QE1_wait1clk_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE1_i16 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i16
--operation mode is normal

QE1_i16 = !QE1_wait1clk & !SE1L8Q;


--QE1_got_rx_n[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx_n[1]
--operation mode is normal

QE1_got_rx_n[1]_lut_out = PE1L5Q & (PE1L51Q & PE1L6Q # !PE1L51Q & QE1_got_rx_n[1]) # !PE1L5Q & QE1_got_rx_n[1] & (!PE1L51Q # !PE1L6Q);
QE1_got_rx_n[1] = DFFE(QE1_got_rx_n[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--QE1L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i13~69
--operation mode is normal

QE1L7 = PE1L5Q & (PE1L51Q & PE1L6Q # !PE1L51Q & QE1_got_rx_n[1]) # !PE1L5Q & QE1_got_rx_n[1] & (!PE1L51Q # !PE1L6Q);


--QE1L01 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i19~265
--operation mode is normal

QE1L01 = QE1L31Q & (QE1L7 # QE1L6) # !QE1L31Q & QE1L7 & !QE1L6;


--DB1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|hl_edge~reg
--operation mode is normal

DB1L95Q_lut_out = DB1L25 & (DB1L741 # DB1L051 & !DB1L641);
DB1L95Q = DFFE(DB1L95Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~31
--operation mode is normal

ZB1L71Q_lut_out = MB1L9Q & (ZB1L8 # ZB1L12Q & Q7_sload_path[4]);
ZB1L71Q = DFFE(ZB1L71Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|STB~18
--operation mode is normal

ZB1L32 = ZB1L71Q & MB1L9Q;


--ZB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~34
--operation mode is normal

ZB1L02Q_lut_out = ZB1L22 & (Q7_sload_path[2] # ZB1L1 & ZB1L02Q) # !ZB1L22 & ZB1L1 & ZB1L02Q;
ZB1L02Q = DFFE(ZB1L02Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234
--operation mode is normal

MB1L81 = MB1L52Q & !ZB1L51Q & (!Q4_sload_path[2] # !MB1L41);


--MB1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9
--operation mode is normal

MB1_rxcteq9 = MB1L31 & Q4_sload_path[3] & !Q4_sload_path[2] & !Q4_sload_path[4];

--MB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21
--operation mode is normal

MB1L61 = MB1L31 & Q4_sload_path[3] & !Q4_sload_path[2] & !Q4_sload_path[4];


--MB1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42
--operation mode is normal

MB1L82Q_lut_out = MB1L62Q # MB1L91Q # MB1L82Q & !MB1_rxcteq9;
MB1L82Q = DFFE(MB1L82Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--S1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~25
--operation mode is normal

S1L92 = !S1_CRES_WAIT & !S1_CMD_WAIT;


--S1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~0
--operation mode is normal

S1L82 = S1L92 & !S1_DRREQ_WT & !S1_REC_PULSE & !S1_REC_WT;


--AB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48
--operation mode is normal

AB1L11 = AB1L8 & !MB1L4 & (A_nB $ !RB1_dffs[7]);


--CB1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR
--operation mode is normal

CB1_CTR_ERR_lut_out = CB1_CTR_MSG & (MB1L92Q # CB1L81 & MB1L11Q);
CB1_CTR_ERR = DFFE(CB1_CTR_ERR_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--CB1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88
--operation mode is normal

CB1L72 = !AB1L21Q & !AB1L01Q # !MB1L01Q # !CB1_DCMD_SEQ1;


--CB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89
--operation mode is normal

CB1L82 = CB1_CTR_ERR # CB1_CRC_ERR # CB1L72 & !CB1_IDLE;


--CB1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG
--operation mode is normal

CB1_CTR_MSG_lut_out = CB1L2 & (CB1_CTR_MSG # CB1L1 & !CB1_IDLE) # !CB1L2 & CB1L1 & !CB1_IDLE;
CB1_CTR_MSG = DFFE(CB1_CTR_MSG_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--CB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90
--operation mode is normal

CB1L92 = CB1_CTR_MSG & (CB1_EOF_WAIT # CB1_DAT_MSG & CB1_BYTE0) # !CB1_CTR_MSG & CB1_DAT_MSG & CB1_BYTE0;


--CB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73
--operation mode is normal

CB1L53 = CB1_STF_WAIT # CB1_DATA_OK # CB1_CTRL_OK;


--CB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74
--operation mode is normal

CB1L63 = CB1L53 # AB1L5 & !AB1L21Q & !AB1L01Q;


--CB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75
--operation mode is normal

CB1L73 = MB1L11Q & (CB1_EOF_WAIT # CB1_BYTE0);


--CB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76
--operation mode is normal

CB1L83 = CB1L63 # CB1L73 & (GB1L21 # GB1L71);


--MB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
--operation mode is normal

MB1L22Q_lut_out = MB1L1 & (MB1L6 # MB1L7 # !MB1L2);
MB1L22Q = DFFE(MB1L22Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~25
--operation mode is normal

MB1L8 = MB1L22Q # MB1L01Q;


--MB1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
--operation mode is normal

MB1L72Q_lut_out = !MB1_rxcteq5 & (MB1L72Q # MB1L32Q & ZB1L51Q);
MB1L72Q = DFFE(MB1L72Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
--operation mode is normal

MB1L32Q_lut_out = MB1L71 # MB1L32Q & !MB1_rxcteq5 & !ZB1L51Q;
MB1L32Q = DFFE(MB1L32Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--RD1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i~318
--operation mode is normal

RD1L903 = RD1L234Q & !RD1L55 & !RD1L703 & !RD1L31;


--RD1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i~345
--operation mode is normal

RD1L013 = RD1L534Q & (!RD1L42 & !RD1L22 # !RD1L12);


--RD1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i877~4
--operation mode is normal

RD1L65 = RD1_AnB & (WD1_rd_ptr[0] & WD1_header_1.ATWDsize[1] # !WD1_rd_ptr[0] & WD1_header_0.ATWDsize[1]);


--RD1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i877~5
--operation mode is normal

RD1L75 = !RD1_AnB & (WD2_rd_ptr[0] & WD2_header_1.ATWDsize[1] # !WD2_rd_ptr[0] & WD2_header_0.ATWDsize[1]);


--RD1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i330~178
--operation mode is normal

RD1L81 = RD1L91 & (RD1_rdaddr[7] $ (!RD1L65 & !RD1L75));


--RD1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i~4819
--operation mode is normal

RD1L083 = RD1L334Q & (RD1L81 & !RD1_i327 # !CF1_SLAVEHREADYO);


--RD1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i~4820
--operation mode is normal

RD1L183 = RD1L034Q # RD1L924Q # RD1L824Q # !RD1L473;


--RD1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i~4821
--operation mode is normal

RD1L283 = RD1L91 & RD1_rdaddr[6] & !RD1L35 & !RD1L45;


--RD1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i~4822
--operation mode is normal

RD1L383 = RD1L183 # RD1L234Q & (RD1L283 # !CF1_SLAVEHREADYO);


--RD1L43 is daq:inst_daq|mem_interface:inst_mem_interface|i500~0
--operation mode is normal

RD1L43 = CF1_SLAVEHREADYO & (RD1L563 # RD1L663 # RD1_i441);


--RD1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i~4823
--operation mode is normal

RD1L483 = RD1L083 # RD1L383 # RD1L634Q & !RD1L43;


--RD1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~4824
--operation mode is normal

RD1L583 = RD1L334Q & CF1_SLAVEHREADYO & (RD1_i327 # !RD1L81);


--RD1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~4825
--operation mode is normal

RD1L683 = RD1L703 & RD1L234Q & CF1_SLAVEHREADYO;


--RD1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~4826
--operation mode is normal

RD1L783 = RD1L583 # RD1L683 # RD1L43 & RD1L634Q;


--GE2L61Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24
--operation mode is normal

GE2L61Q_lut_out = FE2_compr_active & (GE2L61Q # GE2L51Q & !GE2L212);
GE2L61Q = DFFE(GE2L61Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_ram_wr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en
--operation mode is normal

FE2_ram_wr_en_lut_out = FE2_ring_rd_en_dly & FE2_st_mach_init;
FE2_ram_wr_en = DFFE(FE2_ram_wr_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1174~0
--operation mode is normal

GE2L512 = GE2L61Q & !FE2_ram_wr_en;


--GE2L51Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23
--operation mode is normal

GE2L51Q_lut_out = GE2L833 # GE2L41Q & (M1_COMPR_ctrl_local.COMPR_mode[1] # M1_COMPR_ctrl_local.COMPR_mode[0]);
GE2L51Q = DFFE(GE2L51Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L31Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21
--operation mode is normal

GE2L31Q_lut_out = WD2L392 & GE2L31Q & !WD2L292 # !GE2L21Q;
GE2L31Q = DFFE(GE2L31Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L21Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20
--operation mode is normal

GE2L21Q_lut_out = GE2_event_end_wait[2] # !GE2_event_end_wait[1] # !GE2_event_end_wait[0] # !GE2L32Q;
GE2L21Q = DFFE(GE2L21Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2_i1063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1063
--operation mode is normal

GE2_i1063 = GE2L51Q # GE2L31Q # !GE2L21Q;


--GE1L61Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24
--operation mode is normal

GE1L61Q_lut_out = FE1_compr_active & (GE1L61Q # GE1L51Q & !GE1L302);
GE1L61Q = DFFE(GE1L61Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_ram_wr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en
--operation mode is normal

FE1_ram_wr_en_lut_out = FE1_ring_rd_en_dly & FE1_st_mach_init;
FE1_ram_wr_en = DFFE(FE1_ram_wr_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1174~0
--operation mode is normal

GE1L602 = GE1L61Q & !FE1_ram_wr_en;


--GE1L51Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23
--operation mode is normal

GE1L51Q_lut_out = GE1L033 # GE1L41Q & (M1_COMPR_ctrl_local.COMPR_mode[1] # M1_COMPR_ctrl_local.COMPR_mode[0]);
GE1L51Q = DFFE(GE1L51Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L31Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21
--operation mode is normal

GE1L31Q_lut_out = WD1L492 & GE1L31Q & !WD1L392 # !GE1L21Q;
GE1L31Q = DFFE(GE1L31Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L21Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20
--operation mode is normal

GE1L21Q_lut_out = GE1_event_end_wait[2] # !GE1_event_end_wait[1] # !GE1_event_end_wait[0] # !GE1L32Q;
GE1L21Q = DFFE(GE1L21Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1_i1063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1063
--operation mode is normal

GE1_i1063 = GE1L51Q # GE1L31Q # !GE1L21Q;


--GE2L32Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31
--operation mode is normal

GE2L32Q_lut_out = GE2L22Q & (GE2_lbm_read_done # GE2L32Q & !GE2L332) # !GE2L22Q & GE2L32Q & !GE2L332;
GE2L32Q = DFFE(GE2L32Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2]
--operation mode is normal

GE2_event_end_wait[2]_lut_out = GE2L32Q & (GE2_event_end_wait[2] $ (GE2_event_end_wait[0] & GE2_event_end_wait[1]));
GE2_event_end_wait[2] = DFFE(GE2_event_end_wait[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0]
--operation mode is normal

GE2_event_end_wait[0]_lut_out = !GE2_event_end_wait[0] & GE2L32Q;
GE2_event_end_wait[0] = DFFE(GE2_event_end_wait[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1]
--operation mode is normal

GE2_event_end_wait[1]_lut_out = GE2L32Q & (GE2_event_end_wait[0] $ GE2_event_end_wait[1]);
GE2_event_end_wait[1] = DFFE(GE2_event_end_wait[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~116
--operation mode is normal

GE2L632 = GE2L32Q & (GE2_event_end_wait[2] # !GE2_event_end_wait[1] # !GE2_event_end_wait[0]);


--GE2L02Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28
--operation mode is normal

GE2L02Q_lut_out = GE2L143 & GE2L243 & GE2_ram_address_header[2] & GE2L91Q;
GE2L02Q = DFFE(GE2L02Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L91Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27
--operation mode is normal

GE2L91Q_lut_out = GE2L81Q # GE2L91Q & (!GE2L243 # !GE2L343);
GE2L91Q = DFFE(GE2L91Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L81Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26
--operation mode is normal

GE2L81Q_lut_out = GE2L71Q # GE2L61Q & !FE2_compr_active;
GE2L81Q = DFFE(GE2L81Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10925
--operation mode is normal

GE2L523 = GE2L02Q # GE2L91Q # GE2L81Q;


--GE2L71Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25
--operation mode is normal

GE2L71Q_lut_out = !WD2L582 & !WD2L482 & GE2L51Q;
GE2L71Q = DFFE(GE2L71Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L41Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22
--operation mode is normal

GE2L41Q_lut_out = GE2L31Q & (WD2_wr_ptr[0] $ WD2_rd_ptr[0] # !WD2L392);
GE2L41Q = DFFE(GE2L41Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10926
--operation mode is normal

GE2L623 = !GE2L71Q & !GE2L61Q & !GE2L41Q;


--GE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1063~51
--operation mode is normal

GE2L412 = !GE2L51Q & !GE2L31Q;


--GE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10927
--operation mode is normal

GE2L723 = GE2L632 # GE2L523 # !GE2L412 # !GE2L623;


--GE2L22Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30
--operation mode is normal

GE2L22Q_lut_out = GE2L41Q & !M1_COMPR_ctrl_local.COMPR_mode[1] & !M1_COMPR_ctrl_local.COMPR_mode[0] # !GE2L823;
GE2L22Q = DFFE(GE2L22Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L12Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29
--operation mode is normal

GE2L12Q_lut_out = GE2L02Q;
GE2L12Q = DFFE(GE2L12Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10928
--operation mode is normal

GE2L823 = !GE2L12Q & (GE2_lbm_read_done # !GE2L22Q);


--GE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~17
--operation mode is normal

GE2L332 = GE2_event_end_wait[0] & GE2_event_end_wait[1] & !GE2_event_end_wait[2];


--GE1L32Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31
--operation mode is normal

GE1L32Q_lut_out = GE1L22Q & (GE1_lbm_read_done # GE1L32Q & !GE1L522) # !GE1L22Q & GE1L32Q & !GE1L522;
GE1L32Q = DFFE(GE1L32Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2]
--operation mode is normal

GE1_event_end_wait[2]_lut_out = GE1L32Q & (GE1_event_end_wait[2] $ (GE1_event_end_wait[0] & GE1_event_end_wait[1]));
GE1_event_end_wait[2] = DFFE(GE1_event_end_wait[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0]
--operation mode is normal

GE1_event_end_wait[0]_lut_out = !GE1_event_end_wait[0] & GE1L32Q;
GE1_event_end_wait[0] = DFFE(GE1_event_end_wait[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1]
--operation mode is normal

GE1_event_end_wait[1]_lut_out = GE1L32Q & (GE1_event_end_wait[0] $ GE1_event_end_wait[1]);
GE1_event_end_wait[1] = DFFE(GE1_event_end_wait[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~116
--operation mode is normal

GE1L822 = GE1L32Q & (GE1_event_end_wait[2] # !GE1_event_end_wait[1] # !GE1_event_end_wait[0]);


--GE1L02Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28
--operation mode is normal

GE1L02Q_lut_out = GE1L333 & GE1L433 & GE1_ram_address_header[2] & GE1L91Q;
GE1L02Q = DFFE(GE1L02Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L91Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27
--operation mode is normal

GE1L91Q_lut_out = GE1L81Q # GE1L91Q & (!GE1L433 # !GE1L533);
GE1L91Q = DFFE(GE1L91Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L81Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26
--operation mode is normal

GE1L81Q_lut_out = GE1L71Q # GE1L61Q & !FE1_compr_active;
GE1L81Q = DFFE(GE1L81Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10986
--operation mode is normal

GE1L713 = GE1L02Q # GE1L91Q # GE1L81Q;


--GE1L71Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25
--operation mode is normal

GE1L71Q_lut_out = !WD1L682 & !WD1L582 & GE1L51Q;
GE1L71Q = DFFE(GE1L71Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L41Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22
--operation mode is normal

GE1L41Q_lut_out = GE1L31Q & (WD1_wr_ptr[0] $ WD1_rd_ptr[0] # !WD1L492);
GE1L41Q = DFFE(GE1L41Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10987
--operation mode is normal

GE1L813 = !GE1L71Q & !GE1L61Q & !GE1L41Q;


--GE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1063~51
--operation mode is normal

GE1L502 = !GE1L51Q & !GE1L31Q;


--GE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10988
--operation mode is normal

GE1L913 = GE1L822 # GE1L713 # !GE1L502 # !GE1L813;


--GE1L22Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30
--operation mode is normal

GE1L22Q_lut_out = GE1L41Q & !M1_COMPR_ctrl_local.COMPR_mode[1] & !M1_COMPR_ctrl_local.COMPR_mode[0] # !GE1L023;
GE1L22Q = DFFE(GE1L22Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L12Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29
--operation mode is normal

GE1L12Q_lut_out = GE1L02Q;
GE1L12Q = DFFE(GE1L12Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10989
--operation mode is normal

GE1L023 = !GE1L12Q & (GE1_lbm_read_done # !GE1L22Q);


--GE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~17
--operation mode is normal

GE1L522 = GE1_event_end_wait[0] & GE1_event_end_wait[1] & !GE1_event_end_wait[2];


--UE1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633
--operation mode is normal

UE1L13 = (CF1_MASTERHTRANS[1] & (CF1_MASTERHTRANS[0] & !UE1L33Q # !CF1_MASTERHTRANS[0] & CF1_MASTERHWRITE) # !CF1_MASTERHTRANS[1] & !UE1L33Q) & CASCADE(UE1L2);


--PD1L412 is daq:inst_daq|ahb_master:inst_ahb_master|i~9724
--operation mode is normal

PD1L412 = (CF1_SLAVEHREADYO & (RD1L1Q & PD1_haddr[3] # !RD1L1Q & PD1L501) # !CF1_SLAVEHREADYO & PD1_haddr[3]) & CASCADE(PD1L512);


--RD1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~4837
--operation mode is normal

RD1L883 = GE1_lbm_read_done & (GE2_lbm_read_done # !GE2_bfr_dav_out) # !GE1_lbm_read_done & !GE1_bfr_dav_out & (GE2_lbm_read_done # !GE2_bfr_dav_out);


--PD1L212 is daq:inst_daq|ahb_master:inst_ahb_master|i~9692
--operation mode is normal

PD1L212 = PD1L901 # PD1L701 # PD1L501 # PD1L301;


--PD1L312 is daq:inst_daq|ahb_master:inst_ahb_master|i~9693
--operation mode is normal

PD1L312 = PD1L311 # PD1L111;


--PD1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i247~236
--operation mode is normal

PD1L63 = (PD1L711 # PD1L511 # PD1L212 # PD1L312) & CASCADE(PD1L43);


--SD1L24Q is daq:inst_daq|trigger:inst_trigger|trigger_word[0]~reg0
--operation mode is normal

SD1L24Q_lut_out = SD1_discSPE;
SD1L24Q = DFFE(SD1L24Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD1L55 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0
--operation mode is normal

XD1L55 = !XD1L28Q & !L1L4Q;


--FE1L3311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29
--operation mode is normal

FE1L3311Q_lut_out = WD1L582 & FE1L2311Q & (!FE1_atwd_start # !FE1_atwd_done);
FE1L3311Q = DFFE(FE1L3311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L2311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28
--operation mode is normal

FE1L2311Q_lut_out = FE1L1311Q;
FE1L2311Q = DFFE(FE1L2311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L5211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21
--operation mode is normal

FE1L5211Q_lut_out = !FE1L4211Q & (WD1_wr_ptr[0] $ WD1_rd_ptr[0] # !WD1L492);
FE1L5211Q = DFFE(FE1L5211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L837 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~6
--operation mode is normal

FE1L837 = FE1L3311Q # FE1L2311Q # FE1L5211Q # !FE1L3301;


--FE1L8311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34
--operation mode is normal

FE1L8311Q_lut_out = FE1L087 # FE1L7311Q # FE1L8311Q & !FE1L469;
FE1L8311Q = DFFE(FE1L8311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_compr_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done
--operation mode is normal

FE1_compr_done_lut_out = FE1L8311Q # FE1_compr_done & (FE1L5211Q # !FE1L569);
FE1_compr_done = DFFE(FE1_compr_done_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L4211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20
--operation mode is normal

FE1L4211Q_lut_out = !FE1L669 & (WD1L392 # FE1L4211Q # !WD1L492);
FE1L4211Q = DFFE(FE1L4211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L02 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0
--operation mode is normal

FE1L02 = !FE1L4211Q & !L1L4Q;


--RD1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last
--operation mode is normal

RD1_done_pulse_done_last_lut_out = RD1L834Q;
RD1_done_pulse_done_last = DFFE(RD1_done_pulse_done_last_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--XD2L55 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0
--operation mode is normal

XD2L55 = !XD2L58Q & !L1L4Q;


--FE2L3311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29
--operation mode is normal

FE2L3311Q_lut_out = WD2L482 & FE2L2311Q & (!FE2_atwd_start # !FE2_atwd_done);
FE2L3311Q = DFFE(FE2L3311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L2311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28
--operation mode is normal

FE2L2311Q_lut_out = FE2L1311Q;
FE2L2311Q = DFFE(FE2L2311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L5211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21
--operation mode is normal

FE2L5211Q_lut_out = !FE2L4211Q & (WD2_wr_ptr[0] $ WD2_rd_ptr[0] # !WD2L392);
FE2L5211Q = DFFE(FE2L5211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L837 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~6
--operation mode is normal

FE2L837 = FE2L3311Q # FE2L2311Q # FE2L5211Q # !FE2L3301;


--FE2L8311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34
--operation mode is normal

FE2L8311Q_lut_out = FE2L187 # FE2L7311Q # FE2L8311Q & !FE2L569;
FE2L8311Q = DFFE(FE2L8311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_compr_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done
--operation mode is normal

FE2_compr_done_lut_out = FE2L8311Q # FE2_compr_done & (FE2L5211Q # !FE2L669);
FE2_compr_done = DFFE(FE2_compr_done_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L4211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20
--operation mode is normal

FE2L4211Q_lut_out = !FE2L769 & (WD2L292 # FE2L4211Q # !WD2L392);
FE2L4211Q = DFFE(FE2L4211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L02 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0
--operation mode is normal

FE2L02 = !FE2L4211Q & !L1L4Q;


--MC81_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9]
MC81_q[9]_data_in = CF1_MASTERHWDATA[9];
MC81_q[9]_write_enable = M1_i16215;
MC81_q[9]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[9]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[9]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[9] = MEMORY_SEGMENT(MC81_q[9]_data_in, MC81_q[9]_write_enable, MC81_q[9]_clock_0, , , , , , VCC, MC81_q[9]_write_address, MC81_q[9]_read_address);


--MC81_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0]
MC81_q[0]_data_in = CF1_MASTERHWDATA[0];
MC81_q[0]_write_enable = M1_i16215;
MC81_q[0]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[0]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[0]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[0] = MEMORY_SEGMENT(MC81_q[0]_data_in, MC81_q[0]_write_enable, MC81_q[0]_clock_0, , , , , , VCC, MC81_q[0]_write_address, MC81_q[0]_read_address);


--BE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0
--operation mode is normal

BE1L5Q_lut_out = ATWD0_D[2];
BE1L5Q = DFFE(BE1L5Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0
--operation mode is normal

BE1L4Q_lut_out = ATWD0_D[1];
BE1L4Q = DFFE(BE1L4Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0
--operation mode is normal

BE1L3Q_lut_out = ATWD0_D[0];
BE1L3Q = DFFE(BE1L3Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0
--operation mode is normal

BE1L8Q_lut_out = ATWD0_D[5];
BE1L8Q = DFFE(BE1L8Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0
--operation mode is normal

BE1L7Q_lut_out = ATWD0_D[4];
BE1L7Q = DFFE(BE1L7Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0
--operation mode is normal

BE1L6Q_lut_out = ATWD0_D[3];
BE1L6Q = DFFE(BE1L6Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--BE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0
--operation mode is normal

BE1L9Q_lut_out = ATWD0_D[6];
BE1L9Q = DFFE(BE1L9Q_lut_out, GLOBAL(TE1_outclock1), , , BE1L21);


--CE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6
--operation mode is normal

CE1_i6 = BE1L9Q $ BE1L11Q $ BE1L01Q $ BE1L31Q;


--CE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9
--operation mode is normal

CE1_i9 = BE1L8Q $ BE1L7Q $ BE1L6Q $ CE1_i6;


--CE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12
--operation mode is normal

CE1_i12 = BE1L5Q $ BE1L4Q $ BE1L3Q $ CE1_i9;


--BE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~895
--operation mode is normal

BE1L722 = BE1L012 & BE1L023Q;


--BE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66
--operation mode is normal

BE1L17 = BE1L913Q # !BE1L242 # !BE1L732 # !BE1L632;


--BE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~894
--operation mode is normal

BE1L622 = BE1L212 & BE1L023Q;


--BE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587
--operation mode is normal

BE1L28 = BE1_readout_cnt[2] & (BE1L423Q # BE1L323Q # !BE1L252);


--BE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583
--operation mode is normal

BE1L18 = BE1_readout_cnt[3] & (BE1L423Q # BE1L323Q # !BE1L252);


--BE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579
--operation mode is normal

BE1L08 = BE1_readout_cnt[4] & (BE1L423Q # BE1L323Q # !BE1L252);


--BE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575
--operation mode is normal

BE1L97 = BE1_readout_cnt[5] & (BE1L423Q # BE1L323Q # !BE1L252);


--BE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571
--operation mode is normal

BE1L87 = BE1_readout_cnt[6] & (BE1L423Q # BE1L323Q # !BE1L252);


--FE1_atwd_start is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_start
--operation mode is normal

FE1_atwd_start_lut_out = FE1L3311Q # FE1_atwd_start & (FE1L2311Q # !FE1L769);
FE1_atwd_start = DFFE(FE1_atwd_start_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1_atwd_ch_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done
--operation mode is normal

FE1_atwd_ch_done_lut_out = !FE1_i2239 & (FE1_atwd_bfr_en & FE1_i2419 # !FE1_atwd_bfr_en & FE1_atwd_ch_done);
FE1_atwd_ch_done = DFFE(FE1_atwd_ch_done_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L6211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22
--operation mode is normal

FE1L6211Q_lut_out = FE1L3311Q # WD1L682 & FE1L5211Q & !FE1L22;
FE1L6211Q = DFFE(FE1L6211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23
--operation mode is normal

FE1L1 = FE1_atwd_start & !FE1_atwd_ch_done & !FE1L6211Q & !FE1L5211Q;


--Q82_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q82_sset_path[2] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[2];


--FE1_i419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i419
--operation mode is normal

FE1_i419 = FE1L8311Q # !FE1L4211Q;


--Q82_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q82_sset_path[3] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[3];


--Q82_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q82_sset_path[4] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[4];


--Q82_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q82_sset_path[5] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[5];


--Q82_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q82_sset_path[6] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[6];


--Q82_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q82_sset_path[7] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[7];


--Q82_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

Q82_sset_path[8] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[8];


--Q82_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

Q82_sset_path[9] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[9];


--MC91_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9]
MC91_q[9]_data_in = CF1_MASTERHWDATA[9];
MC91_q[9]_write_enable = M1_i16276;
MC91_q[9]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[9]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[9]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[9] = MEMORY_SEGMENT(MC91_q[9]_data_in, MC91_q[9]_write_enable, MC91_q[9]_clock_0, , , , , , VCC, MC91_q[9]_write_address, MC91_q[9]_read_address);


--MC91_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0]
MC91_q[0]_data_in = CF1_MASTERHWDATA[0];
MC91_q[0]_write_enable = M1_i16276;
MC91_q[0]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[0]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[0]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[0] = MEMORY_SEGMENT(MC91_q[0]_data_in, MC91_q[0]_write_enable, MC91_q[0]_clock_0, , , , , , VCC, MC91_q[0]_write_address, MC91_q[0]_read_address);


--BE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0
--operation mode is normal

BE2L5Q_lut_out = ATWD1_D[2];
BE2L5Q = DFFE(BE2L5Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0
--operation mode is normal

BE2L4Q_lut_out = ATWD1_D[1];
BE2L4Q = DFFE(BE2L4Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0
--operation mode is normal

BE2L3Q_lut_out = ATWD1_D[0];
BE2L3Q = DFFE(BE2L3Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0
--operation mode is normal

BE2L8Q_lut_out = ATWD1_D[5];
BE2L8Q = DFFE(BE2L8Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0
--operation mode is normal

BE2L7Q_lut_out = ATWD1_D[4];
BE2L7Q = DFFE(BE2L7Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0
--operation mode is normal

BE2L6Q_lut_out = ATWD1_D[3];
BE2L6Q = DFFE(BE2L6Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--BE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0
--operation mode is normal

BE2L9Q_lut_out = ATWD1_D[6];
BE2L9Q = DFFE(BE2L9Q_lut_out, GLOBAL(TE1_outclock1), , , BE2L21);


--CE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6
--operation mode is normal

CE2_i6 = BE2L9Q $ BE2L11Q $ BE2L01Q $ BE2L31Q;


--CE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9
--operation mode is normal

CE2_i9 = BE2L8Q $ BE2L7Q $ BE2L6Q $ CE2_i6;


--CE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12
--operation mode is normal

CE2_i12 = BE2L5Q $ BE2L4Q $ BE2L3Q $ CE2_i9;


--BE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6996
--operation mode is normal

BE2L342 = !BE2L613Q & !BE2L413Q & !BE2L513Q;


--BE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6997
--operation mode is normal

BE2L442 = BE2L722 & BE2L822 & BE2L342 & !BE2L713Q;


--BE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6998
--operation mode is normal

BE2L542 = BE2L902 & BE2L023Q # !BE1L213Q # !BE2L922;


--BE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6999
--operation mode is normal

BE2L642 = BE2L242 & BE2L332 & !BE2L323Q & !BE2L913Q;


--BE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7000
--operation mode is normal

BE2L742 = BE2L112 & BE2L023Q # !BE1L213Q # !BE2L922;


--BE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587
--operation mode is normal

BE2L18 = BE2_readout_cnt[2] & (BE2L323Q # BE2L423Q # !BE2L452);


--BE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7001
--operation mode is normal

BE2L842 = BE1L213Q & !BE2L613Q & !BE2L413Q;


--BE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583
--operation mode is normal

BE2L08 = BE2_readout_cnt[3] & (BE2L323Q # BE2L423Q # !BE2L452);


--BE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579
--operation mode is normal

BE2L97 = BE2_readout_cnt[4] & (BE2L323Q # BE2L423Q # !BE2L452);


--BE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575
--operation mode is normal

BE2L87 = BE2_readout_cnt[5] & (BE2L323Q # BE2L423Q # !BE2L452);


--BE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571
--operation mode is normal

BE2L77 = BE2_readout_cnt[6] & (BE2L323Q # BE2L423Q # !BE2L452);


--FE2_atwd_start is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_start
--operation mode is normal

FE2_atwd_start_lut_out = FE2L3311Q # FE2_atwd_start & (FE2L2311Q # !FE2L869);
FE2_atwd_start = DFFE(FE2_atwd_start_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2_atwd_ch_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done
--operation mode is normal

FE2_atwd_ch_done_lut_out = !FE2_i2239 & (FE2_atwd_bfr_en & FE2_i2419 # !FE2_atwd_bfr_en & FE2_atwd_ch_done);
FE2_atwd_ch_done = DFFE(FE2_atwd_ch_done_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L6211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22
--operation mode is normal

FE2L6211Q_lut_out = FE2L3311Q # WD2L582 & FE2L5211Q & !FE2L22;
FE2L6211Q = DFFE(FE2L6211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23
--operation mode is normal

FE2L1 = FE2_atwd_start & !FE2_atwd_ch_done & !FE2L6211Q & !FE2L5211Q;


--Q43_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q43_sset_path[2] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[2];


--FE2_i419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i419
--operation mode is normal

FE2_i419 = FE2L8311Q # !FE2L4211Q;


--Q43_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q43_sset_path[3] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[3];


--Q43_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q43_sset_path[4] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[4];


--Q43_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q43_sset_path[5] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[5];


--Q43_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q43_sset_path[6] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[6];


--Q43_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q43_sset_path[7] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[7];


--Q43_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

Q43_sset_path[8] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[8];


--Q43_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

Q43_sset_path[9] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[9];


--GE1_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0]
--operation mode is normal

GE1_ram_data_hdr_dly[0]_lut_out = GE1_ram_data_hdr[0] & !GE1L81Q;
GE1_ram_data_hdr_dly[0] = DFFE(GE1_ram_data_hdr_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0]
--operation mode is normal

FE1_h_compr_data[0]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L976 # !FE1_ring_rd_en_dly & FE1_h_compr_data[0]);
FE1_h_compr_data[0] = DFFE(FE1_h_compr_data[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_header_write is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_write
--operation mode is normal

GE1_header_write_lut_out = GE1L733 # GE1L81Q # GE1L91Q & !GE1L422;
GE1_header_write = DFFE(GE1_header_write_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1_ram_address[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1]
--operation mode is normal

GE1_ram_address[1]_lut_out = GE1_i1063 # GE1L61Q & GE1L792 # !GE1L61Q & GE1L833;
GE1_ram_address[1] = DFFE(GE1_ram_address[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_header_we is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we
--operation mode is normal

GE1_ram_header_we_lut_out = !GE1_ram_header_we & GE1L91Q;
GE1_ram_header_we = DFFE(GE1_ram_header_we_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_ram_address[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0]
--operation mode is normal

GE1_ram_address[0]_lut_out = GE1_i1063 # GE1L61Q & GE1L592 # !GE1L61Q & GE1L933;
GE1_ram_address[0] = DFFE(GE1_ram_address[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~174
--operation mode is normal

GE1L702 = GE1_ram_address[0] & GE1_ram_header_we & GE1_header_write # !GE1_ram_address[0] & !GE1_header_write & FE1_ram_wr_en;


--GE1_ram_address_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2]
--operation mode is normal

GE1_ram_address_header[2]_lut_out = GE1L622 & (GE1_ram_address_header[2] # GE1L752 & GE1L91Q) # !GE1L622 & GE1L752 & GE1L91Q;
GE1_ram_address_header[2] = DFFE(GE1_ram_address_header[2]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10991
--operation mode is normal

GE1L123 = GE1_ram_address_header[2] & (GE1_ram_address[2] # GE1_header_write) # !GE1_ram_address_header[2] & GE1_ram_address[2] & !GE1_header_write;


--GE1_ram_address_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3]
--operation mode is normal

GE1_ram_address_header[3]_lut_out = GE1L622 & (GE1_ram_address_header[3] # GE1L952 & GE1L91Q) # !GE1L622 & GE1L952 & GE1L91Q;
GE1_ram_address_header[3] = DFFE(GE1_ram_address_header[3]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10993
--operation mode is normal

GE1L223 = GE1_ram_address_header[3] & (GE1_ram_address[3] # GE1_header_write) # !GE1_ram_address_header[3] & GE1_ram_address[3] & !GE1_header_write;


--GE1_ram_address_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4]
--operation mode is normal

GE1_ram_address_header[4]_lut_out = GE1L622 & (GE1_ram_address_header[4] # GE1L162 & GE1L91Q) # !GE1L622 & GE1L162 & GE1L91Q;
GE1_ram_address_header[4] = DFFE(GE1_ram_address_header[4]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10995
--operation mode is normal

GE1L323 = GE1_ram_address_header[4] & (GE1_ram_address[4] # GE1_header_write) # !GE1_ram_address_header[4] & GE1_ram_address[4] & !GE1_header_write;


--GE1_ram_address_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5]
--operation mode is normal

GE1_ram_address_header[5]_lut_out = GE1L622 & (GE1_ram_address_header[5] # GE1L362 & GE1L91Q) # !GE1L622 & GE1L362 & GE1L91Q;
GE1_ram_address_header[5] = DFFE(GE1_ram_address_header[5]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10997
--operation mode is normal

GE1L423 = GE1_ram_address_header[5] & (GE1_ram_address[5] # GE1_header_write) # !GE1_ram_address_header[5] & GE1_ram_address[5] & !GE1_header_write;


--GE1_ram_address_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6]
--operation mode is normal

GE1_ram_address_header[6]_lut_out = GE1L622 & (GE1_ram_address_header[6] # GE1L562 & GE1L91Q) # !GE1L622 & GE1L562 & GE1L91Q;
GE1_ram_address_header[6] = DFFE(GE1_ram_address_header[6]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10999
--operation mode is normal

GE1L523 = GE1_ram_address_header[6] & (GE1_ram_address[6] # GE1_header_write) # !GE1_ram_address_header[6] & GE1_ram_address[6] & !GE1_header_write;


--GE1_ram_address_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7]
--operation mode is normal

GE1_ram_address_header[7]_lut_out = GE1L622 & (GE1_ram_address_header[7] # GE1L762 & GE1L91Q) # !GE1L622 & GE1L762 & GE1L91Q;
GE1_ram_address_header[7] = DFFE(GE1_ram_address_header[7]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11001
--operation mode is normal

GE1L623 = GE1_ram_address_header[7] & (GE1_ram_address[7] # GE1_header_write) # !GE1_ram_address_header[7] & GE1_ram_address[7] & !GE1_header_write;


--GE1_ram_address_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8]
--operation mode is normal

GE1_ram_address_header[8]_lut_out = GE1L622 & (GE1_ram_address_header[8] # GE1L962 & GE1L91Q) # !GE1L622 & GE1L962 & GE1L91Q;
GE1_ram_address_header[8] = DFFE(GE1_ram_address_header[8]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11003
--operation mode is normal

GE1L723 = GE1_ram_address_header[8] & (GE1_ram_address[8] # GE1_header_write) # !GE1_ram_address_header[8] & GE1_ram_address[8] & !GE1_header_write;


--GE1_ram_address_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9]
--operation mode is normal

GE1_ram_address_header[9]_lut_out = GE1L622 & (GE1_ram_address_header[9] # GE1L172 & GE1L91Q) # !GE1L622 & GE1L172 & GE1L91Q;
GE1_ram_address_header[9] = DFFE(GE1_ram_address_header[9]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11005
--operation mode is normal

GE1L823 = GE1_ram_address_header[9] & (GE1_ram_address[9] # GE1_header_write) # !GE1_ram_address_header[9] & GE1_ram_address[9] & !GE1_header_write;


--GE1_ram_address_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10]
--operation mode is normal

GE1_ram_address_header[10]_lut_out = GE1L622 & (GE1_ram_address_header[10] # GE1L372 & GE1L91Q) # !GE1L622 & GE1L372 & GE1L91Q;
GE1_ram_address_header[10] = DFFE(GE1_ram_address_header[10]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11007
--operation mode is normal

GE1L923 = GE1_ram_address_header[10] & (GE1_ram_address[10] # GE1_header_write) # !GE1_ram_address_header[10] & GE1_ram_address[10] & !GE1_header_write;


--GE2_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0]
--operation mode is normal

GE2_ram_data_hdr_dly[0]_lut_out = GE2_ram_data_hdr[0] & !GE2L81Q;
GE2_ram_data_hdr_dly[0] = DFFE(GE2_ram_data_hdr_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0]
--operation mode is normal

FE2_h_compr_data[0]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L976 # !FE2_ring_rd_en_dly & FE2_h_compr_data[0]);
FE2_h_compr_data[0] = DFFE(FE2_h_compr_data[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_header_write is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_write
--operation mode is normal

GE2_header_write_lut_out = GE2L543 # GE2L81Q # GE2L91Q & !GE2L232;
GE2_header_write = DFFE(GE2_header_write_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2_ram_address[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1]
--operation mode is normal

GE2_ram_address[1]_lut_out = GE2_i1063 # GE2L61Q & GE2L603 # !GE2L61Q & GE2L643;
GE2_ram_address[1] = DFFE(GE2_ram_address[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_header_we is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we
--operation mode is normal

GE2_ram_header_we_lut_out = !GE2_ram_header_we & GE2L91Q;
GE2_ram_header_we = DFFE(GE2_ram_header_we_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_address[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0]
--operation mode is normal

GE2_ram_address[0]_lut_out = GE2_i1063 # GE2L61Q & GE2L403 # !GE2L61Q & GE2L743;
GE2_ram_address[0] = DFFE(GE2_ram_address[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~174
--operation mode is normal

GE2L612 = GE2_ram_address[0] & GE2_ram_header_we & GE2_header_write # !GE2_ram_address[0] & !GE2_header_write & FE2_ram_wr_en;


--GE2_ram_address_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2]
--operation mode is normal

GE2_ram_address_header[2]_lut_out = GE2L432 & (GE2_ram_address_header[2] # GE2L662 & GE2L91Q) # !GE2L432 & GE2L662 & GE2L91Q;
GE2_ram_address_header[2] = DFFE(GE2_ram_address_header[2]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10930
--operation mode is normal

GE2L923 = GE2_ram_address_header[2] & (GE2_ram_address[2] # GE2_header_write) # !GE2_ram_address_header[2] & GE2_ram_address[2] & !GE2_header_write;


--GE2_ram_address_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3]
--operation mode is normal

GE2_ram_address_header[3]_lut_out = GE2L432 & (GE2_ram_address_header[3] # GE2L862 & GE2L91Q) # !GE2L432 & GE2L862 & GE2L91Q;
GE2_ram_address_header[3] = DFFE(GE2_ram_address_header[3]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10932
--operation mode is normal

GE2L033 = GE2_ram_address_header[3] & (GE2_ram_address[3] # GE2_header_write) # !GE2_ram_address_header[3] & GE2_ram_address[3] & !GE2_header_write;


--GE2_ram_address_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4]
--operation mode is normal

GE2_ram_address_header[4]_lut_out = GE2L432 & (GE2_ram_address_header[4] # GE2L072 & GE2L91Q) # !GE2L432 & GE2L072 & GE2L91Q;
GE2_ram_address_header[4] = DFFE(GE2_ram_address_header[4]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10934
--operation mode is normal

GE2L133 = GE2_ram_address_header[4] & (GE2_ram_address[4] # GE2_header_write) # !GE2_ram_address_header[4] & GE2_ram_address[4] & !GE2_header_write;


--GE2_ram_address_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5]
--operation mode is normal

GE2_ram_address_header[5]_lut_out = GE2L432 & (GE2_ram_address_header[5] # GE2L272 & GE2L91Q) # !GE2L432 & GE2L272 & GE2L91Q;
GE2_ram_address_header[5] = DFFE(GE2_ram_address_header[5]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10936
--operation mode is normal

GE2L233 = GE2_ram_address_header[5] & (GE2_ram_address[5] # GE2_header_write) # !GE2_ram_address_header[5] & GE2_ram_address[5] & !GE2_header_write;


--GE2_ram_address_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6]
--operation mode is normal

GE2_ram_address_header[6]_lut_out = GE2L432 & (GE2_ram_address_header[6] # GE2L472 & GE2L91Q) # !GE2L432 & GE2L472 & GE2L91Q;
GE2_ram_address_header[6] = DFFE(GE2_ram_address_header[6]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10938
--operation mode is normal

GE2L333 = GE2_ram_address_header[6] & (GE2_ram_address[6] # GE2_header_write) # !GE2_ram_address_header[6] & GE2_ram_address[6] & !GE2_header_write;


--GE2_ram_address_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7]
--operation mode is normal

GE2_ram_address_header[7]_lut_out = GE2L432 & (GE2_ram_address_header[7] # GE2L672 & GE2L91Q) # !GE2L432 & GE2L672 & GE2L91Q;
GE2_ram_address_header[7] = DFFE(GE2_ram_address_header[7]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10940
--operation mode is normal

GE2L433 = GE2_ram_address_header[7] & (GE2_ram_address[7] # GE2_header_write) # !GE2_ram_address_header[7] & GE2_ram_address[7] & !GE2_header_write;


--GE2_ram_address_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8]
--operation mode is normal

GE2_ram_address_header[8]_lut_out = GE2L432 & (GE2_ram_address_header[8] # GE2L872 & GE2L91Q) # !GE2L432 & GE2L872 & GE2L91Q;
GE2_ram_address_header[8] = DFFE(GE2_ram_address_header[8]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10942
--operation mode is normal

GE2L533 = GE2_ram_address_header[8] & (GE2_ram_address[8] # GE2_header_write) # !GE2_ram_address_header[8] & GE2_ram_address[8] & !GE2_header_write;


--GE2_ram_address_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9]
--operation mode is normal

GE2_ram_address_header[9]_lut_out = GE2L432 & (GE2_ram_address_header[9] # GE2L082 & GE2L91Q) # !GE2L432 & GE2L082 & GE2L91Q;
GE2_ram_address_header[9] = DFFE(GE2_ram_address_header[9]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10944
--operation mode is normal

GE2L633 = GE2_ram_address_header[9] & (GE2_ram_address[9] # GE2_header_write) # !GE2_ram_address_header[9] & GE2_ram_address[9] & !GE2_header_write;


--GE2_ram_address_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10]
--operation mode is normal

GE2_ram_address_header[10]_lut_out = GE2L432 & (GE2_ram_address_header[10] # GE2L282 & GE2L91Q) # !GE2L432 & GE2L282 & GE2L91Q;
GE2_ram_address_header[10] = DFFE(GE2_ram_address_header[10]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10946
--operation mode is normal

GE2L733 = GE2_ram_address_header[10] & (GE2_ram_address[10] # GE2_header_write) # !GE2_ram_address_header[10] & GE2_ram_address[10] & !GE2_header_write;


--Q72_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q72_sset_path[0] = XD1L88Q # XD1L68Q # Q72_sload_path[0] # !AE1L9;


--Q72_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q72_sset_path[1] = XD1L88Q # XD1L68Q # Q72_sload_path[1] # !AE1L9;


--Q72_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q72_sset_path[2] = XD1L88Q # XD1L68Q # Q72_sload_path[2] # !AE1L9;


--Q72_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q72_sset_path[3] = XD1L88Q # XD1L68Q # Q72_sload_path[3] # !AE1L9;


--Q72_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q72_sset_path[4] = XD1L88Q # XD1L68Q # Q72_sload_path[4] # !AE1L9;


--Q72_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q72_sset_path[5] = XD1L88Q # XD1L68Q # Q72_sload_path[5] # !AE1L9;


--Q72_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q72_sset_path[6] = XD1L88Q # XD1L68Q # Q72_sload_path[6] # !AE1L9;


--Q72_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q72_sset_path[7] = XD1L88Q # XD1L68Q # Q72_sload_path[7] # !AE1L9;


--FE1L169 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7801
--operation mode is normal

FE1L169 = Q03_counter_cell[2] # Q03_counter_cell[3] # Q03_counter_cell[4] # Q03_counter_cell[5];


--FE1L269 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7802
--operation mode is normal

FE1L269 = Q03_counter_cell[6] # Q03_counter_cell[7] # Q03_counter_cell[8] # !Q03_counter_cell[9];


--FE1L369 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7803
--operation mode is normal

FE1L369 = Q03_counter_cell[0] # Q03_counter_cell[1];


--FE1_fadc_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_done
--operation mode is normal

FE1_fadc_done_lut_out = FE1L079 # FE1_fadc_done & (FE1L3311Q # !FE1L769);
FE1_fadc_done = DFFE(FE1_fadc_done_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1_i2252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2252
--operation mode is normal

FE1_i2252 = !FE1_fadc_done & (FE1L169 # FE1L269 # FE1L369);


--FE1_i2239 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2239
--operation mode is normal

FE1_i2239 = FE1L6211Q # FE1L5211Q # !FE1L4211Q;


--Q03_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q03_sset_path[2] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[2];


--FE1_i2241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2241
--operation mode is normal

FE1_i2241 = FE1L6211Q # FE1L5211Q # FE1L8311Q # !FE1L4211Q;


--Q03_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q03_sset_path[3] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[3];


--Q03_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q03_sset_path[4] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[4];


--Q03_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q03_sset_path[5] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[5];


--Q03_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q03_sset_path[6] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[6];


--Q03_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q03_sset_path[7] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[7];


--Q03_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

Q03_sset_path[8] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[8];


--Q33_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q33_sset_path[0] = XD2L19Q # XD2L98Q # Q33_sload_path[0] # !AE2L9;


--Q33_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q33_sset_path[1] = XD2L19Q # XD2L98Q # Q33_sload_path[1] # !AE2L9;


--Q33_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q33_sset_path[2] = XD2L19Q # XD2L98Q # Q33_sload_path[2] # !AE2L9;


--Q33_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q33_sset_path[3] = XD2L19Q # XD2L98Q # Q33_sload_path[3] # !AE2L9;


--Q33_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q33_sset_path[4] = XD2L19Q # XD2L98Q # Q33_sload_path[4] # !AE2L9;


--Q33_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q33_sset_path[5] = XD2L19Q # XD2L98Q # Q33_sload_path[5] # !AE2L9;


--Q33_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q33_sset_path[6] = XD2L19Q # XD2L98Q # Q33_sload_path[6] # !AE2L9;


--Q33_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q33_sset_path[7] = XD2L19Q # XD2L98Q # Q33_sload_path[7] # !AE2L9;


--FE2L269 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7829
--operation mode is normal

FE2L269 = Q63_counter_cell[2] # Q63_counter_cell[3] # Q63_counter_cell[4] # Q63_counter_cell[5];


--FE2L369 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7830
--operation mode is normal

FE2L369 = Q63_counter_cell[6] # Q63_counter_cell[7] # Q63_counter_cell[8] # !Q63_counter_cell[9];


--FE2L469 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7831
--operation mode is normal

FE2L469 = Q63_counter_cell[0] # Q63_counter_cell[1];


--FE2_fadc_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_done
--operation mode is normal

FE2_fadc_done_lut_out = FE2L187 # FE2L2311Q # FE2L179 & FE2_fadc_done;
FE2_fadc_done = DFFE(FE2_fadc_done_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2_i2252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2252
--operation mode is normal

FE2_i2252 = !FE2_fadc_done & (FE2L269 # FE2L369 # FE2L469);


--FE2_i2239 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2239
--operation mode is normal

FE2_i2239 = FE2L6211Q # FE2L5211Q # !FE2L4211Q;


--Q63_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

Q63_sset_path[2] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[2];


--FE2_i2241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2241
--operation mode is normal

FE2_i2241 = FE2L6211Q # FE2L5211Q # FE2L8311Q # !FE2L4211Q;


--Q63_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

Q63_sset_path[3] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[3];


--Q63_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

Q63_sset_path[4] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[4];


--Q63_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

Q63_sset_path[5] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[5];


--Q63_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

Q63_sset_path[6] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[6];


--Q63_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

Q63_sset_path[7] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[7];


--Q63_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

Q63_sset_path[8] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[8];


--SD1L34Q is daq:inst_daq|trigger:inst_trigger|trigger_word[1]~reg0
--operation mode is normal

SD1L34Q_lut_out = SD1_discMPE;
SD1L34Q = DFFE(SD1L34Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1]
MC81_q[1]_data_in = CF1_MASTERHWDATA[1];
MC81_q[1]_write_enable = M1_i16215;
MC81_q[1]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[1]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[1]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[1] = MEMORY_SEGMENT(MC81_q[1]_data_in, MC81_q[1]_write_enable, MC81_q[1]_clock_0, , , , , , VCC, MC81_q[1]_write_address, MC81_q[1]_read_address);


--CE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5
--operation mode is normal

CE1_i5 = BE1L11Q $ BE1L01Q $ BE1L31Q;


--CE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8
--operation mode is normal

CE1_i8 = BE1L9Q $ BE1L8Q $ BE1L7Q $ CE1_i5;


--CE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11
--operation mode is normal

CE1_i11 = BE1L6Q $ BE1L5Q $ BE1L4Q $ CE1_i8;


--MC91_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1]
MC91_q[1]_data_in = CF1_MASTERHWDATA[1];
MC91_q[1]_write_enable = M1_i16276;
MC91_q[1]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[1]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[1]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[1] = MEMORY_SEGMENT(MC91_q[1]_data_in, MC91_q[1]_write_enable, MC91_q[1]_clock_0, , , , , , VCC, MC91_q[1]_write_address, MC91_q[1]_read_address);


--CE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5
--operation mode is normal

CE2_i5 = BE2L11Q $ BE2L01Q $ BE2L31Q;


--CE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8
--operation mode is normal

CE2_i8 = BE2L9Q $ BE2L8Q $ BE2L7Q $ CE2_i5;


--CE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11
--operation mode is normal

CE2_i11 = BE2L6Q $ BE2L5Q $ BE2L4Q $ CE2_i8;


--GE1_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1]
--operation mode is normal

GE1_ram_data_hdr_dly[1]_lut_out = GE1_ram_data_hdr[1] & !GE1L81Q;
GE1_ram_data_hdr_dly[1] = DFFE(GE1_ram_data_hdr_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1]
--operation mode is normal

FE1_h_compr_data[1]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L676 # !FE1_ring_rd_en_dly & FE1_h_compr_data[1]);
FE1_h_compr_data[1] = DFFE(FE1_h_compr_data[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1]
--operation mode is normal

GE2_ram_data_hdr_dly[1]_lut_out = GE2_ram_data_hdr[1] & !GE2L81Q;
GE2_ram_data_hdr_dly[1] = DFFE(GE2_ram_data_hdr_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1]
--operation mode is normal

FE2_h_compr_data[1]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L676 # !FE2_ring_rd_en_dly & FE2_h_compr_data[1]);
FE2_h_compr_data[1] = DFFE(FE2_h_compr_data[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2]
MC81_q[2]_data_in = CF1_MASTERHWDATA[2];
MC81_q[2]_write_enable = M1_i16215;
MC81_q[2]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[2]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[2]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[2] = MEMORY_SEGMENT(MC81_q[2]_data_in, MC81_q[2]_write_enable, MC81_q[2]_clock_0, , , , , , VCC, MC81_q[2]_write_address, MC81_q[2]_read_address);


--CE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4
--operation mode is normal

CE1_i4 = BE1L11Q $ BE1L31Q;


--CE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7
--operation mode is normal

CE1_i7 = BE1L9Q $ BE1L8Q $ BE1L01Q $ CE1_i4;


--CE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10
--operation mode is normal

CE1_i10 = BE1L7Q $ BE1L6Q $ BE1L5Q $ CE1_i7;


--MC91_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2]
MC91_q[2]_data_in = CF1_MASTERHWDATA[2];
MC91_q[2]_write_enable = M1_i16276;
MC91_q[2]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[2]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[2]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[2] = MEMORY_SEGMENT(MC91_q[2]_data_in, MC91_q[2]_write_enable, MC91_q[2]_clock_0, , , , , , VCC, MC91_q[2]_write_address, MC91_q[2]_read_address);


--CE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4
--operation mode is normal

CE2_i4 = BE2L11Q $ BE2L31Q;


--CE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7
--operation mode is normal

CE2_i7 = BE2L9Q $ BE2L8Q $ BE2L01Q $ CE2_i4;


--CE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10
--operation mode is normal

CE2_i10 = BE2L7Q $ BE2L6Q $ BE2L5Q $ CE2_i7;


--GE1_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2]
--operation mode is normal

GE1_ram_data_hdr_dly[2]_lut_out = GE1_ram_data_hdr[2] & !GE1L81Q;
GE1_ram_data_hdr_dly[2] = DFFE(GE1_ram_data_hdr_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2]
--operation mode is normal

FE1_h_compr_data[2]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L376 # !FE1_ring_rd_en_dly & FE1_h_compr_data[2]);
FE1_h_compr_data[2] = DFFE(FE1_h_compr_data[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2]
--operation mode is normal

GE2_ram_data_hdr_dly[2]_lut_out = GE2_ram_data_hdr[2] & !GE2L81Q;
GE2_ram_data_hdr_dly[2] = DFFE(GE2_ram_data_hdr_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2]
--operation mode is normal

FE2_h_compr_data[2]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L376 # !FE2_ring_rd_en_dly & FE2_h_compr_data[2]);
FE2_h_compr_data[2] = DFFE(FE2_h_compr_data[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3]
MC81_q[3]_data_in = CF1_MASTERHWDATA[3];
MC81_q[3]_write_enable = M1_i16215;
MC81_q[3]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[3]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[3]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[3] = MEMORY_SEGMENT(MC81_q[3]_data_in, MC81_q[3]_write_enable, MC81_q[3]_clock_0, , , , , , VCC, MC81_q[3]_write_address, MC81_q[3]_read_address);


--MC91_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3]
MC91_q[3]_data_in = CF1_MASTERHWDATA[3];
MC91_q[3]_write_enable = M1_i16276;
MC91_q[3]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[3]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[3]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[3] = MEMORY_SEGMENT(MC91_q[3]_data_in, MC91_q[3]_write_enable, MC91_q[3]_clock_0, , , , , , VCC, MC91_q[3]_write_address, MC91_q[3]_read_address);


--GE1_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3]
--operation mode is normal

GE1_ram_data_hdr_dly[3]_lut_out = GE1_ram_data_hdr[3] & !GE1L81Q;
GE1_ram_data_hdr_dly[3] = DFFE(GE1_ram_data_hdr_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3]
--operation mode is normal

FE1_h_compr_data[3]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L076 # !FE1_ring_rd_en_dly & FE1_h_compr_data[3]);
FE1_h_compr_data[3] = DFFE(FE1_h_compr_data[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3]
--operation mode is normal

GE2_ram_data_hdr_dly[3]_lut_out = GE2_ram_data_hdr[3] & !GE2L81Q;
GE2_ram_data_hdr_dly[3] = DFFE(GE2_ram_data_hdr_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3]
--operation mode is normal

FE2_h_compr_data[3]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L076 # !FE2_ring_rd_en_dly & FE2_h_compr_data[3]);
FE2_h_compr_data[3] = DFFE(FE2_h_compr_data[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4]
MC81_q[4]_data_in = CF1_MASTERHWDATA[4];
MC81_q[4]_write_enable = M1_i16215;
MC81_q[4]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[4]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[4]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[4] = MEMORY_SEGMENT(MC81_q[4]_data_in, MC81_q[4]_write_enable, MC81_q[4]_clock_0, , , , , , VCC, MC81_q[4]_write_address, MC81_q[4]_read_address);


--MC91_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4]
MC91_q[4]_data_in = CF1_MASTERHWDATA[4];
MC91_q[4]_write_enable = M1_i16276;
MC91_q[4]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[4]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[4]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[4] = MEMORY_SEGMENT(MC91_q[4]_data_in, MC91_q[4]_write_enable, MC91_q[4]_clock_0, , , , , , VCC, MC91_q[4]_write_address, MC91_q[4]_read_address);


--GE1_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4]
--operation mode is normal

GE1_ram_data_hdr_dly[4]_lut_out = GE1_ram_data_hdr[4] & !GE1L81Q;
GE1_ram_data_hdr_dly[4] = DFFE(GE1_ram_data_hdr_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4]
--operation mode is normal

FE1_h_compr_data[4]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L766 # !FE1_ring_rd_en_dly & FE1_h_compr_data[4]);
FE1_h_compr_data[4] = DFFE(FE1_h_compr_data[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4]
--operation mode is normal

GE2_ram_data_hdr_dly[4]_lut_out = GE2_ram_data_hdr[4] & !GE2L81Q;
GE2_ram_data_hdr_dly[4] = DFFE(GE2_ram_data_hdr_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4]
--operation mode is normal

FE2_h_compr_data[4]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L766 # !FE2_ring_rd_en_dly & FE2_h_compr_data[4]);
FE2_h_compr_data[4] = DFFE(FE2_h_compr_data[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5]
MC81_q[5]_data_in = CF1_MASTERHWDATA[5];
MC81_q[5]_write_enable = M1_i16215;
MC81_q[5]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[5]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[5]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[5] = MEMORY_SEGMENT(MC81_q[5]_data_in, MC81_q[5]_write_enable, MC81_q[5]_clock_0, , , , , , VCC, MC81_q[5]_write_address, MC81_q[5]_read_address);


--MC91_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5]
MC91_q[5]_data_in = CF1_MASTERHWDATA[5];
MC91_q[5]_write_enable = M1_i16276;
MC91_q[5]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[5]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[5]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[5] = MEMORY_SEGMENT(MC91_q[5]_data_in, MC91_q[5]_write_enable, MC91_q[5]_clock_0, , , , , , VCC, MC91_q[5]_write_address, MC91_q[5]_read_address);


--GE1_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5]
--operation mode is normal

GE1_ram_data_hdr_dly[5]_lut_out = GE1_ram_data_hdr[5] & !GE1L81Q;
GE1_ram_data_hdr_dly[5] = DFFE(GE1_ram_data_hdr_dly[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5]
--operation mode is normal

FE1_h_compr_data[5]_lut_out = FE1_ring_init & (FE1_ring_rd_en_dly & FE1L466 # !FE1_ring_rd_en_dly & FE1_h_compr_data[5]);
FE1_h_compr_data[5] = DFFE(FE1_h_compr_data[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5]
--operation mode is normal

GE2_ram_data_hdr_dly[5]_lut_out = GE2_ram_data_hdr[5] & !GE2L81Q;
GE2_ram_data_hdr_dly[5] = DFFE(GE2_ram_data_hdr_dly[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5]
--operation mode is normal

FE2_h_compr_data[5]_lut_out = FE2_ring_init & (FE2_ring_rd_en_dly & FE2L466 # !FE2_ring_rd_en_dly & FE2_h_compr_data[5]);
FE2_h_compr_data[5] = DFFE(FE2_h_compr_data[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6]
MC81_q[6]_data_in = CF1_MASTERHWDATA[6];
MC81_q[6]_write_enable = M1_i16215;
MC81_q[6]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[6]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[6]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[6] = MEMORY_SEGMENT(MC81_q[6]_data_in, MC81_q[6]_write_enable, MC81_q[6]_clock_0, , , , , , VCC, MC81_q[6]_write_address, MC81_q[6]_read_address);


--MC91_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6]
MC91_q[6]_data_in = CF1_MASTERHWDATA[6];
MC91_q[6]_write_enable = M1_i16276;
MC91_q[6]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[6]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[6]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[6] = MEMORY_SEGMENT(MC91_q[6]_data_in, MC91_q[6]_write_enable, MC91_q[6]_clock_0, , , , , , VCC, MC91_q[6]_write_address, MC91_q[6]_read_address);


--GE1_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6]
--operation mode is normal

GE1_ram_data_hdr_dly[6]_lut_out = GE1_ram_data_hdr[6] & !GE1L81Q;
GE1_ram_data_hdr_dly[6] = DFFE(GE1_ram_data_hdr_dly[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6]
--operation mode is normal

FE1_h_compr_data[6]_lut_out = FE1L166 # FE1_ring_init & FE1_h_compr_data[6] & !FE1_ring_rd_en_dly;
FE1_h_compr_data[6] = DFFE(FE1_h_compr_data[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6]
--operation mode is normal

GE2_ram_data_hdr_dly[6]_lut_out = GE2_ram_data_hdr[6] & !GE2L81Q;
GE2_ram_data_hdr_dly[6] = DFFE(GE2_ram_data_hdr_dly[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6]
--operation mode is normal

FE2_h_compr_data[6]_lut_out = FE2L166 # FE2_ring_init & FE2_h_compr_data[6] & !FE2_ring_rd_en_dly;
FE2_h_compr_data[6] = DFFE(FE2_h_compr_data[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7]
MC81_q[7]_data_in = CF1_MASTERHWDATA[7];
MC81_q[7]_write_enable = M1_i16215;
MC81_q[7]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[7]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[7]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[7] = MEMORY_SEGMENT(MC81_q[7]_data_in, MC81_q[7]_write_enable, MC81_q[7]_clock_0, , , , , , VCC, MC81_q[7]_write_address, MC81_q[7]_read_address);


--MC91_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7]
MC91_q[7]_data_in = CF1_MASTERHWDATA[7];
MC91_q[7]_write_enable = M1_i16276;
MC91_q[7]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[7]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[7]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[7] = MEMORY_SEGMENT(MC91_q[7]_data_in, MC91_q[7]_write_enable, MC91_q[7]_clock_0, , , , , , VCC, MC91_q[7]_write_address, MC91_q[7]_read_address);


--GE1_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7]
--operation mode is normal

GE1_ram_data_hdr_dly[7]_lut_out = GE1_ram_data_hdr[7] & !GE1L81Q;
GE1_ram_data_hdr_dly[7] = DFFE(GE1_ram_data_hdr_dly[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_h_compr_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7]
--operation mode is normal

FE1_h_compr_data[7]_lut_out = FE1L656 # FE1L086 & (FE1L756 # FE1L856);
FE1_h_compr_data[7] = DFFE(FE1_h_compr_data[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7]
--operation mode is normal

GE2_ram_data_hdr_dly[7]_lut_out = GE2_ram_data_hdr[7] & !GE2L81Q;
GE2_ram_data_hdr_dly[7] = DFFE(GE2_ram_data_hdr_dly[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_h_compr_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7]
--operation mode is normal

FE2_h_compr_data[7]_lut_out = FE2L656 # FE2L086 & (FE2L756 # FE2L856);
FE2_h_compr_data[7] = DFFE(FE2_h_compr_data[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--MC81_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8]
MC81_q[8]_data_in = CF1_MASTERHWDATA[8];
MC81_q[8]_write_enable = M1_i16215;
MC81_q[8]_clock_0 = GLOBAL(TE1_outclock0);
MC81_q[8]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC81_q[8]_read_address = RD_ADDR(BE1_readout_cnt[0], BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1]);
MC81_q[8] = MEMORY_SEGMENT(MC81_q[8]_data_in, MC81_q[8]_write_enable, MC81_q[8]_clock_0, , , , , , VCC, MC81_q[8]_write_address, MC81_q[8]_read_address);


--MC91_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8]
MC91_q[8]_data_in = CF1_MASTERHWDATA[8];
MC91_q[8]_write_enable = M1_i16276;
MC91_q[8]_clock_0 = GLOBAL(TE1_outclock0);
MC91_q[8]_write_address = WR_ADDR(UE1L53Q, UE1L63Q, UE1L73Q, UE1L83Q, UE1L93Q, UE1L04Q, UE1L14Q, UE1L24Q, UE1L34Q);
MC91_q[8]_read_address = RD_ADDR(BE2_readout_cnt[0], BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1]);
MC91_q[8] = MEMORY_SEGMENT(MC91_q[8]_data_in, MC91_q[8]_write_enable, MC91_q[8]_clock_0, , , , , , VCC, MC91_q[8]_write_address, MC91_q[8]_read_address);


--GE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1301~51
--operation mode is normal

GE1L802 = GE1_ram_header_we & GE1_header_write & !GE1_ram_address[0];


--GE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1301~52
--operation mode is normal

GE1L902 = GE1_ram_address[0] & FE1_ram_wr_en & !GE1_header_write;


--GE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1301~51
--operation mode is normal

GE2L712 = GE2_ram_header_we & GE2_header_write & !GE2_ram_address[0];


--GE2L812 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1301~52
--operation mode is normal

GE2L812 = GE2_ram_address[0] & FE2_ram_wr_en & !GE2_header_write;


--WD1_header_1.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[15]
--operation mode is normal

WD1_header_1.deadtime[15]_lut_out = Q62_sload_path[15];
WD1_header_1.deadtime[15] = DFFE(WD1_header_1.deadtime[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[15]
--operation mode is normal

WD1_header_0.deadtime[15]_lut_out = Q62_sload_path[15];
WD1_header_0.deadtime[15] = DFFE(WD1_header_0.deadtime[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--RD1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1013
--operation mode is normal

RD1L421 = WD1_header_1.deadtime[15] & (WD1_header_0.deadtime[15] # WD1_rd_ptr[0]) # !WD1_header_1.deadtime[15] & WD1_header_0.deadtime[15] & !WD1_rd_ptr[0];


--WD2_header_1.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[15]
--operation mode is normal

WD2_header_1.deadtime[15]_lut_out = Q23_sload_path[15];
WD2_header_1.deadtime[15] = DFFE(WD2_header_1.deadtime[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[15]
--operation mode is normal

WD2_header_0.deadtime[15]_lut_out = Q23_sload_path[15];
WD2_header_0.deadtime[15] = DFFE(WD2_header_0.deadtime[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--RD1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1014
--operation mode is normal

RD1L521 = WD2_header_1.deadtime[15] & (WD2_header_0.deadtime[15] # WD2_rd_ptr[0]) # !WD2_header_1.deadtime[15] & WD2_header_0.deadtime[15] & !WD2_rd_ptr[0];


--RD1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1015
--operation mode is normal

RD1L621 = RD1L421 & (RD1L521 # RD1_AnB) # !RD1L421 & RD1L521 & !RD1_AnB;


--MC6_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15]
MC6_q[15]_data_in = ~GND;
MC6_q[15]_write_enable = WD1_i1250;
MC6_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC6_q[15]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC6_q[15]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC6_q[15] = MEMORY_SEGMENT(MC6_q[15]_data_in, MC6_q[15]_write_enable, MC6_q[15]_clock_0, , , , , , VCC, MC6_q[15]_write_address, MC6_q[15]_read_address);


--MC41_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15]
MC41_q[15]_data_in = ~GND;
MC41_q[15]_write_enable = WD2_i1250;
MC41_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC41_q[15]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC41_q[15]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC41_q[15] = MEMORY_SEGMENT(MC41_q[15]_data_in, MC41_q[15]_write_enable, MC41_q[15]_clock_0, , , , , , VCC, MC41_q[15]_write_address, MC41_q[15]_read_address);


--RD1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1016
--operation mode is normal

RD1L721 = MC6_q[15] & (MC41_q[15] # RD1_AnB) # !MC6_q[15] & MC41_q[15] & !RD1_AnB;


--MC4_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7]
MC4_q[7]_data_in = GE1_ram_data_in[7];
MC4_q[7]_write_enable = GE1_ram_we2;
MC4_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC4_q[7]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC4_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC4_q[7] = MEMORY_SEGMENT(MC4_q[7]_data_in, MC4_q[7]_write_enable, MC4_q[7]_clock_0, , , , , , VCC, MC4_q[7]_write_address, MC4_q[7]_read_address);


--MC21_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7]
MC21_q[7]_data_in = GE2_ram_data_in[7];
MC21_q[7]_write_enable = GE2_ram_we2;
MC21_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC21_q[7]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC21_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC21_q[7] = MEMORY_SEGMENT(MC21_q[7]_data_in, MC21_q[7]_write_enable, MC21_q[7]_clock_0, , , , , , VCC, MC21_q[7]_write_address, MC21_q[7]_read_address);


--RD1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1017
--operation mode is normal

RD1L821 = RD1_AnB & MC4_q[7] # !RD1_AnB & MC21_q[7] # !RD1L634Q;


--RD1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1018
--operation mode is normal

RD1L921 = !RD1L324Q & (RD1L424Q & RD1L721 # !RD1L424Q & RD1L821);


--MC8_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15]
MC8_q[15]_data_in = ~GND;
MC8_q[15]_write_enable = WD1_i1271;
MC8_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC8_q[15]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC8_q[15]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC8_q[15] = MEMORY_SEGMENT(MC8_q[15]_data_in, MC8_q[15]_write_enable, MC8_q[15]_clock_0, , , , , , VCC, MC8_q[15]_write_address, MC8_q[15]_read_address);


--MC61_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15]
MC61_q[15]_data_in = ~GND;
MC61_q[15]_write_enable = WD2_i1271;
MC61_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC61_q[15]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC61_q[15]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC61_q[15] = MEMORY_SEGMENT(MC61_q[15]_data_in, MC61_q[15]_write_enable, MC61_q[15]_clock_0, , , , , , VCC, MC61_q[15]_write_address, MC61_q[15]_read_address);


--RD1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1019
--operation mode is normal

RD1L031 = RD1L324Q & (RD1_AnB & MC8_q[15] # !RD1_AnB & MC61_q[15]);


--PD1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1612
--operation mode is normal

PD1L18 = (RD1L224Q & RD1L621 # !RD1L224Q & (RD1L921 # RD1L031)) & CASCADE(PD1L99);


--XD1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~702
--operation mode is normal

XD1L57 = XD1L09Q # XD1L98Q # XD1L78Q;


--XD2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~787
--operation mode is normal

XD2L08 = XD2L39Q # XD2L29Q # XD2L09Q;


--BE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6948
--operation mode is normal

BE1L642 = !BE1L023Q & !BE1L913Q;


--BE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6949
--operation mode is normal

BE1L742 = BE1L822 & BE1L242 & BE1L642 & !BE1L713Q;


--BE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74
--operation mode is normal

BE1L27 = BE1L413Q # BE1L613Q # !BE1L742 # !BE1L132;


--BE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461
--operation mode is normal

BE2L27 = BE2L223Q & BE2_channel[0];


--BE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464
--operation mode is normal

BE2L37 = BE2L223Q & BE2_channel[1];


--PD1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i311~381
--operation mode is normal

PD1L17 = !RD1L914Q & (CF1_SLAVEHREADYO # !PD1L712Q # !PD1L001);


--WD1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47]
--operation mode is normal

WD1_header_1.timestamp[47]_lut_out = XD1_HEADER_data.timestamp[47]~reg0;
WD1_header_1.timestamp[47] = DFFE(WD1_header_1.timestamp[47]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47]
--operation mode is normal

WD1_header_0.timestamp[47]_lut_out = XD1_HEADER_data.timestamp[47]~reg0;
WD1_header_0.timestamp[47] = DFFE(WD1_header_0.timestamp[47]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1L722 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1007~7
--operation mode is normal

WD1L722 = WD1_header_1.timestamp[47] & (WD1_header_0.timestamp[47] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[47] & WD1_header_0.timestamp[47] & !WD1_rd_ptr[0];


--WD2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47]
--operation mode is normal

WD2_header_1.timestamp[47]_lut_out = XD2_HEADER_data.timestamp[47]~reg0;
WD2_header_1.timestamp[47] = DFFE(WD2_header_1.timestamp[47]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47]
--operation mode is normal

WD2_header_0.timestamp[47]_lut_out = XD2_HEADER_data.timestamp[47]~reg0;
WD2_header_0.timestamp[47] = DFFE(WD2_header_0.timestamp[47]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2L722 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1007~7
--operation mode is normal

WD2L722 = WD2_header_1.timestamp[47] & (WD2_header_0.timestamp[47] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[47] & WD2_header_0.timestamp[47] & !WD2_rd_ptr[0];


--PD1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i283~816
--operation mode is normal

PD1L73 = RD1L024Q & (RD1_AnB & WD1L722 # !RD1_AnB & WD2L722);


--MC9_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15]
MC9_q[15]_data_in = ~GND;
MC9_q[15]_write_enable = WD1L292;
MC9_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC9_q[15]_write_address = WR_ADDR(Q72_sload_path[1], Q72_sload_path[2], Q72_sload_path[3], Q72_sload_path[4], Q72_sload_path[5], Q72_sload_path[6], Q72_sload_path[7], WD1_wr_ptr[0]);
MC9_q[15]_read_address = RD_ADDR(FE1L427, FE1L327, FE1L227, FE1L127, FE1L027, FE1L917, FE1L817, WD1_rd_ptr[0]);
MC9_q[15] = MEMORY_SEGMENT(MC9_q[15]_data_in, MC9_q[15]_write_enable, MC9_q[15]_clock_0, , , , , , VCC, MC9_q[15]_write_address, MC9_q[15]_read_address);


--MC71_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15]
MC71_q[15]_data_in = ~GND;
MC71_q[15]_write_enable = WD2L192;
MC71_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC71_q[15]_write_address = WR_ADDR(Q33_sload_path[1], Q33_sload_path[2], Q33_sload_path[3], Q33_sload_path[4], Q33_sload_path[5], Q33_sload_path[6], Q33_sload_path[7], WD2_wr_ptr[0]);
MC71_q[15]_read_address = RD_ADDR(FE2L427, FE2L327, FE2L227, FE2L127, FE2L027, FE2L917, FE2L817, WD2_rd_ptr[0]);
MC71_q[15] = MEMORY_SEGMENT(MC71_q[15]_data_in, MC71_q[15]_write_enable, MC71_q[15]_clock_0, , , , , , VCC, MC71_q[15]_write_address, MC71_q[15]_read_address);


--RD1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~450
--operation mode is normal

RD1L06 = RD1L324Q & (RD1_AnB & MC9_q[15] # !RD1_AnB & MC71_q[15]);


--MC7_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15]
MC7_q[15]_data_in = ~GND;
MC7_q[15]_write_enable = WD1_i1252;
MC7_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC7_q[15]_write_address = WR_ADDR(BE1_readout_cnt[1], BE1_readout_cnt[2], BE1_readout_cnt[3], BE1_readout_cnt[4], BE1_readout_cnt[5], BE1_readout_cnt[6], BE1_channel[0], BE1_channel[1], WD1_wr_ptr[0]);
MC7_q[15]_read_address = RD_ADDR(FE1L717, FE1L617, FE1L517, FE1L417, FE1L317, FE1L217, FE1L117, FE1L017, WD1_rd_ptr[0]);
MC7_q[15] = MEMORY_SEGMENT(MC7_q[15]_data_in, MC7_q[15]_write_enable, MC7_q[15]_clock_0, , , , , , VCC, MC7_q[15]_write_address, MC7_q[15]_read_address);


--MC51_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15]
MC51_q[15]_data_in = ~GND;
MC51_q[15]_write_enable = WD2_i1252;
MC51_q[15]_clock_0 = GLOBAL(TE1_outclock1);
MC51_q[15]_write_address = WR_ADDR(BE2_readout_cnt[1], BE2_readout_cnt[2], BE2_readout_cnt[3], BE2_readout_cnt[4], BE2_readout_cnt[5], BE2_readout_cnt[6], BE2_channel[0], BE2_channel[1], WD2_wr_ptr[0]);
MC51_q[15]_read_address = RD_ADDR(FE2L717, FE2L617, FE2L517, FE2L417, FE2L317, FE2L217, FE2L117, FE2L017, WD2_rd_ptr[0]);
MC51_q[15] = MEMORY_SEGMENT(MC51_q[15]_data_in, MC51_q[15]_write_enable, MC51_q[15]_clock_0, , , , , , VCC, MC51_q[15]_write_address, MC51_q[15]_read_address);


--RD1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~451
--operation mode is normal

RD1L16 = MC7_q[15] & (MC51_q[15] # RD1_AnB) # !MC7_q[15] & MC51_q[15] & !RD1_AnB;


--MC2_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7]
MC2_q[7]_data_in = GE1_ram_data_in[7];
MC2_q[7]_write_enable = GE1_ram_we0;
MC2_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC2_q[7]_write_address = WR_ADDR(GE1_ram_address[2], GE1_ram_address[3], GE1_ram_address[4], GE1_ram_address[5], GE1_ram_address[6], GE1_ram_address[7], GE1_ram_address[8], GE1_ram_address[9], GE1_ram_address[10]);
MC2_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC2_q[7] = MEMORY_SEGMENT(MC2_q[7]_data_in, MC2_q[7]_write_enable, MC2_q[7]_clock_0, , , , , , VCC, MC2_q[7]_write_address, MC2_q[7]_read_address);


--MC01_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7]
MC01_q[7]_data_in = GE2_ram_data_in[7];
MC01_q[7]_write_enable = GE2_ram_we0;
MC01_q[7]_clock_0 = GLOBAL(TE1_outclock1);
MC01_q[7]_write_address = WR_ADDR(GE2_ram_address[2], GE2_ram_address[3], GE2_ram_address[4], GE2_ram_address[5], GE2_ram_address[6], GE2_ram_address[7], GE2_ram_address[8], GE2_ram_address[9], GE2_ram_address[10]);
MC01_q[7]_read_address = RD_ADDR(RD1_rdaddr[0], RD1_rdaddr[1], RD1_rdaddr[2], RD1_rdaddr[3], RD1_rdaddr[4], RD1_rdaddr[5], RD1_rdaddr[6], RD1_rdaddr[7], RD1_rdaddr[8]);
MC01_q[7] = MEMORY_SEGMENT(MC01_q[7]_data_in, MC01_q[7]_write_enable, MC01_q[7]_clock_0, , , , , , VCC, MC01_q[7]_write_address, MC01_q[7]_read_address);


--RD1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~452
--operation mode is normal

RD1L26 = RD1_AnB & MC2_q[7] # !RD1_AnB & MC01_q[7] # !RD1L634Q;


--RD1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~453
--operation mode is normal

RD1L36 = !RD1L324Q & (RD1L424Q & RD1L16 # !RD1L424Q & RD1L26);


--PD1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i283~818
--operation mode is normal

PD1L83 = (PD1L73 # PD1L57 & (RD1L06 # RD1L36)) & CASCADE(PD1L17);


--XD1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~705
--operation mode is normal

XD1L67 = XD1L38Q & !ME1L1Q;


--XD1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~706
--operation mode is normal

XD1L77 = !XD1L98Q & !XD1L78Q;


--XD1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~707
--operation mode is normal

XD1L87 = !XD1_i31 & (XD1L67 # XD1L68Q # !XD1L77);


--WD1L392 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~9
--operation mode is normal

WD1L392 = WD1_wr_ptr[0] $ WD1_rd_ptr[0];


--XD1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~709
--operation mode is normal

XD1L97 = ME1L1Q & XD1L38Q;


--XD1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~710
--operation mode is normal

XD1L08 = !M1_DAQ_ctrl_local.LC_mode[1] & !M1_DAQ_ctrl_local.LC_mode[0];


--XD1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~711
--operation mode is normal

XD1L18 = XD1L97 & (XD2L37 # XD2L47 # XD1L08);


--K1_RM_daq_disc_old[0] is rate_meters:inst_rate_meters|RM_daq_disc_old[0]
--operation mode is normal

K1_RM_daq_disc_old[0]_lut_out = !SD1_discSPE_pulse & !SD1_discSPE_latch;
K1_RM_daq_disc_old[0] = DFFE(K1_RM_daq_disc_old[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--K1_i354 is rate_meters:inst_rate_meters|i354
--operation mode is normal

K1_i354 = M1_RM_ctrl_local.rm_rate_enable[0] & K1L68 & (SD1_i71 # K1_RM_daq_disc_old[0]);


--K1L76 is rate_meters:inst_rate_meters|i286~0
--operation mode is normal

K1L76 = Q24_q[0] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L001 is rate_meters:inst_rate_meters|i418~16
--operation mode is normal

K1L001 = K1_second_cnt[26] # !M1_RM_ctrl_local.rm_rate_enable[1] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1_RM_daq_disc_old[1] is rate_meters:inst_rate_meters|RM_daq_disc_old[1]
--operation mode is normal

K1_RM_daq_disc_old[1]_lut_out = !SD1_discMPE_pulse & !SD1_discMPE_latch;
K1_RM_daq_disc_old[1] = DFFE(K1_RM_daq_disc_old[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--K1_i289 is rate_meters:inst_rate_meters|i289
--operation mode is normal

K1_i289 = M1_RM_ctrl_local.rm_rate_enable[1] & K1L07 & (SD1_i85 # K1_RM_daq_disc_old[1]);


--K1L53 is rate_meters:inst_rate_meters|i222~0
--operation mode is normal

K1L53 = Q14_q[0] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1L561 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~23
--operation mode is normal

M1L561 = (UE1L73Q & UE1L53Q & !M1_i3537 & !UE1L63Q) & CASCADE(M1L021);


--M1L9131 is slaveregister:inst_slaveregister|i14862~13
--operation mode is normal

M1L9131 = M1L753 & !UE1L83Q & !UE1L53Q;


--M1L4231 is slaveregister:inst_slaveregister|i14894~25
--operation mode is normal

M1L4231 = M1L362 & M1_i2284 & M1L9131 & M1L95;


--K1L192 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27
--operation mode is normal

K1L192 = K1_delay_bit & !K1_sn_t_cnt[0] & !K1_sn_t_cnt[1] & !Q44_sload_path[15];


--K1_i598 is rate_meters:inst_rate_meters|i598
--operation mode is normal

K1_i598 = K1_delay_bit & !Q44_sload_path[15];


--K1L792 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57
--operation mode is normal

K1L792 = K1_delay_bit & K1_sn_t_cnt[0] & !Q44_sload_path[15];


--S1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~88
--operation mode is normal

S1L2 = S1_SND_DRBT & !WC1L26Q & !V1L81Q;


--M1L646 is slaveregister:inst_slaveregister|i5060~780
--operation mode is normal

M1L646 = UE1L93Q & !M1L043 # !UE1L93Q & !M1L633 # !M1L343;


--M1L746 is slaveregister:inst_slaveregister|i5060~782
--operation mode is normal

M1L746 = (M1_i2362 & M1L743 & M1_COMM_ctrl_local.reboot_req # !M1_i2362 & M1_CS_FL_aux_reset_local) & CASCADE(M1L646);


--K1L66 is rate_meters:inst_rate_meters|i285~0
--operation mode is normal

K1L66 = Q24_q[1] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1L8131 is slaveregister:inst_slaveregister|i14861~51
--operation mode is normal

M1L8131 = M1_i1078 & M1_i1408 & M1L7131 & !M1_i2716;


--YC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~66
--operation mode is normal

YC1L7 = !Q02_q[4] & !Q02_q[5] & !Q02_q[6] & !Q02_q[7];


--YC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~69
--operation mode is normal

YC1L8 = (Q02_q[0] & !Q02_q[1] & !Q02_q[2] & !Q02_q[3]) & CASCADE(YC1L7);


--K1L43 is rate_meters:inst_rate_meters|i221~0
--operation mode is normal

K1L43 = Q14_q[1] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L56 is rate_meters:inst_rate_meters|i284~0
--operation mode is normal

K1L56 = Q24_q[2] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L33 is rate_meters:inst_rate_meters|i220~0
--operation mode is normal

K1L33 = Q14_q[2] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34]
--operation mode is normal

M1_COMM_ctrl_local.id[34]_lut_out = CF1_MASTERHWDATA[2];
M1_COMM_ctrl_local.id[34] = DFFE(M1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2]
--operation mode is normal

M1_COMM_ctrl_local.id[2]_lut_out = CF1_MASTERHWDATA[2];
M1_COMM_ctrl_local.id[2] = DFFE(M1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L704 is slaveregister:inst_slaveregister|i4802~973
--operation mode is normal

M1L704 = (M1_COMM_ctrl_local.id[34] & (M1_COMM_ctrl_local.id[2] # UE1L53Q) # !M1_COMM_ctrl_local.id[34] & M1_COMM_ctrl_local.id[2] & !UE1L53Q) & CASCADE(M1L904);


--M1L804 is slaveregister:inst_slaveregister|i4802~974
--operation mode is normal

M1L804 = (UE1L24Q & UE1L04Q & UE1L93Q) & CASCADE(M1L014);


--M1L436 is slaveregister:inst_slaveregister|i5058~149
--operation mode is normal

M1L436 = (WE1L3Q & (M1_int_enable[2] # UE1L53Q) # !WE1L3Q & M1_int_enable[2] & !UE1L53Q) & CASCADE(M1L636);


--VC1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8]
--operation mode is normal

VC1_tx_dpr_waddr[8]_lut_out = M1_COMM_ctrl_local.tx_head[8];
VC1_tx_dpr_waddr[8] = DFFE(VC1_tx_dpr_waddr[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1]
--operation mode is normal

VC1_tx_dpr_waddr[1]_lut_out = M1_COMM_ctrl_local.tx_head[1];
VC1_tx_dpr_waddr[1] = DFFE(VC1_tx_dpr_waddr[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2]
--operation mode is normal

VC1_tx_dpr_waddr[2]_lut_out = M1_COMM_ctrl_local.tx_head[2];
VC1_tx_dpr_waddr[2] = DFFE(VC1_tx_dpr_waddr[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3]
--operation mode is normal

VC1_tx_dpr_waddr[3]_lut_out = M1_COMM_ctrl_local.tx_head[3];
VC1_tx_dpr_waddr[3] = DFFE(VC1_tx_dpr_waddr[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4]
--operation mode is normal

VC1_tx_dpr_waddr[4]_lut_out = M1_COMM_ctrl_local.tx_head[4];
VC1_tx_dpr_waddr[4] = DFFE(VC1_tx_dpr_waddr[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5]
--operation mode is normal

VC1_tx_dpr_waddr[5]_lut_out = M1_COMM_ctrl_local.tx_head[5];
VC1_tx_dpr_waddr[5] = DFFE(VC1_tx_dpr_waddr[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6]
--operation mode is normal

VC1_tx_dpr_waddr[6]_lut_out = M1_COMM_ctrl_local.tx_head[6];
VC1_tx_dpr_waddr[6] = DFFE(VC1_tx_dpr_waddr[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7]
--operation mode is normal

VC1_tx_dpr_waddr[7]_lut_out = M1_COMM_ctrl_local.tx_head[7];
VC1_tx_dpr_waddr[7] = DFFE(VC1_tx_dpr_waddr[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9]
--operation mode is normal

VC1_tx_dpr_waddr[9]_lut_out = M1_COMM_ctrl_local.tx_head[9];
VC1_tx_dpr_waddr[9] = DFFE(VC1_tx_dpr_waddr[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10]
--operation mode is normal

VC1_tx_dpr_waddr[10]_lut_out = M1_COMM_ctrl_local.tx_head[10];
VC1_tx_dpr_waddr[10] = DFFE(VC1_tx_dpr_waddr[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11]
--operation mode is normal

VC1_tx_dpr_waddr[11]_lut_out = M1_COMM_ctrl_local.tx_head[11];
VC1_tx_dpr_waddr[11] = DFFE(VC1_tx_dpr_waddr[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--VC1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12]
--operation mode is normal

VC1_tx_dpr_waddr[12]_lut_out = M1_COMM_ctrl_local.tx_head[12];
VC1_tx_dpr_waddr[12] = DFFE(VC1_tx_dpr_waddr[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--M1_COMPR_ctrl_local.ATWDb0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDb0thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L306 is slaveregister:inst_slaveregister|i5057~967
--operation mode is normal

M1L306 = M1_i3544 & M1_COMPR_ctrl_local.ATWDb0thres[3] & M1L634 & !M1_i3759;


--M1_COMPR_ctrl_local.ATWDa0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDa0thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L406 is slaveregister:inst_slaveregister|i5057~968
--operation mode is normal

M1L406 = M1L394 & M1_i2716 & M1_i3069 & M1_COMPR_ctrl_local.ATWDa0thres[3];


--M1L506 is slaveregister:inst_slaveregister|i5057~969
--operation mode is normal

M1L506 = M1_i2901 & M1_i2716 & Q8_pre_out[3] & !M1_i3069;


--M1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3]
--operation mode is normal

M1_COMM_ctrl_local.id[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMM_ctrl_local.id[3] = DFFE(M1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L606 is slaveregister:inst_slaveregister|i5057~970
--operation mode is normal

M1L606 = M1L406 # M1L506 # M1_COMM_ctrl_local.id[3] & M1L504;


--M1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[3]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[3] # !M1L0231 & M1_COMM_ctrl_local.tx_head[3]);
M1_COMM_ctrl_local.tx_head[3] = DFFE(M1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[3]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[3] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[3]);
M1_COMM_ctrl_local.rx_tail[3] = DFFE(M1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L706 is slaveregister:inst_slaveregister|i5057~971
--operation mode is normal

M1L706 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[3] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[3];


--M1L806 is slaveregister:inst_slaveregister|i5057~972
--operation mode is normal

M1L806 = M1L206 & (M1L306 # M1L606 # M1L706);


--K1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3]
--operation mode is normal

K1_RM_sn_data[3]_lut_out = K1_RM_sn_data_int[3];
K1_RM_sn_data[3] = DFFE(K1_RM_sn_data[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L906 is slaveregister:inst_slaveregister|i5057~973
--operation mode is normal

M1L906 = M1L633 & K1_RM_sn_data[3] & UE1L53Q & !M1_i1639;


--M1_int_enable[3] is slaveregister:inst_slaveregister|int_enable[3]
--operation mode is normal

M1_int_enable[3]_lut_out = CF1_MASTERHWDATA[3];
M1_int_enable[3] = DFFE(M1_int_enable[3]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--M1L016 is slaveregister:inst_slaveregister|i5057~974
--operation mode is normal

M1L016 = M1L043 & M1_int_enable[3] & !M1_i2341 & !UE1L53Q;


--M1L116 is slaveregister:inst_slaveregister|i5057~975
--operation mode is normal

M1L116 = M1L743 & UE1L53Q & M1L644 & XB1L1;


--M1L216 is slaveregister:inst_slaveregister|i5057~976
--operation mode is normal

M1L216 = M1L906 # M1_i1924 & (M1L016 # M1L116);


--M1L316 is slaveregister:inst_slaveregister|i5057~977
--operation mode is normal

M1L316 = M1L216 # M1L065 & Q1_sload_path[3];


--M1L416 is slaveregister:inst_slaveregister|i5057~978
--operation mode is normal

M1L416 = M1_i1924 & UE1L53Q & M1L644 & !M1L743;

--M1L626 is slaveregister:inst_slaveregister|i5057~991
--operation mode is normal

M1L626 = M1_i1924 & UE1L53Q & M1L644 & !M1L743;


--U1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3]
--operation mode is normal

U1_inst16[3]_lut_out = Q91_q[3];
U1_inst16[3] = DFFE(U1_inst16[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L516 is slaveregister:inst_slaveregister|i5057~979
--operation mode is normal

M1L516 = M1_i2716 & Q9_q[3] & !M1_i2901 # !M1_i2716 & U1_inst16[3];


--M1L616 is slaveregister:inst_slaveregister|i5057~980
--operation mode is normal

M1L616 = M1L516 # M1_i2716 & M1L734 & Q6_sload_path[3];


--M1_COMPR_ctrl_local.ATWDa2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDa2thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L716 is slaveregister:inst_slaveregister|i5057~981
--operation mode is normal

M1L716 = M1_COMPR_ctrl_local.ATWDa2thres[3] & UE1L63Q & UE1L53Q & !M1_i3544;


--M1_COMPR_ctrl_local.FADCthres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[3]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.FADCthres[3] = DFFE(M1_COMPR_ctrl_local.FADCthres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L816 is slaveregister:inst_slaveregister|i5057~982
--operation mode is normal

M1L816 = M1_i3270 & M1_COMPR_ctrl_local.FADCthres[3] & !M1_i3544 & !UE1L63Q;


--M1L335 is slaveregister:inst_slaveregister|i5054~1147
--operation mode is normal

M1L335 = M1_i3270 & (M1_i3544 # !UE1L53Q # !UE1L63Q);

--M1L955 is slaveregister:inst_slaveregister|i5054~1187
--operation mode is normal

M1L955 = M1_i3270 & (M1_i3544 # !UE1L53Q # !UE1L63Q);


--M1L916 is slaveregister:inst_slaveregister|i5057~983
--operation mode is normal

M1L916 = UE1L63Q & UE1L53Q & M1L093 & Q1_sload_path[3];


--M1_COMPR_ctrl_local.ATWDb2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out = CF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDb2thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L026 is slaveregister:inst_slaveregister|i5057~984
--operation mode is normal

M1L026 = M1L916 # M1_i3457 & M1_COMPR_ctrl_local.ATWDb2thres[3] & !M1_i3759;


--M1L126 is slaveregister:inst_slaveregister|i5057~985
--operation mode is normal

M1L126 = M1L716 # M1L816 # M1L335 & M1L026;


--M1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35]
--operation mode is normal

M1_COMM_ctrl_local.id[35]_lut_out = CF1_MASTERHWDATA[3];
M1_COMM_ctrl_local.id[35] = DFFE(M1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L226 is slaveregister:inst_slaveregister|i5057~986
--operation mode is normal

M1L226 = M1L753 & M1_COMM_ctrl_local.id[35] & UE1L83Q;


--M1L326 is slaveregister:inst_slaveregister|i5057~987
--operation mode is normal

M1L326 = M1L616 # M1L134 & (M1L126 # M1L226);


--M1L617 is slaveregister:inst_slaveregister|i5217~153
--operation mode is normal

M1L617 = (M1L806 # M1L316 # M1L416 & M1L326) & CASCADE(M1L327);


--K1L46 is rate_meters:inst_rate_meters|i283~0
--operation mode is normal

K1L46 = Q24_q[3] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L23 is rate_meters:inst_rate_meters|i219~0
--operation mode is normal

K1L23 = Q14_q[3] & !M1_RM_ctrl_local.rm_rate_enable[1];


--U1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4]
--operation mode is normal

U1_inst16[4]_lut_out = Q91_q[4];
U1_inst16[4] = DFFE(U1_inst16[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L395 is slaveregister:inst_slaveregister|i5056~943
--operation mode is normal

M1L395 = M1_i2716 & Q9_q[4] & !M1_i2901 # !M1_i2716 & U1_inst16[4];


--M1L495 is slaveregister:inst_slaveregister|i5056~944
--operation mode is normal

M1L495 = M1L395 # M1_i2716 & M1L734 & Q6_sload_path[4];


--M1_COMPR_ctrl_local.ATWDa2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDa2thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L595 is slaveregister:inst_slaveregister|i5056~945
--operation mode is normal

M1L595 = M1_COMPR_ctrl_local.ATWDa2thres[4] & UE1L63Q & UE1L53Q & !M1_i3544;


--M1_COMPR_ctrl_local.FADCthres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[4]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.FADCthres[4] = DFFE(M1_COMPR_ctrl_local.FADCthres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L695 is slaveregister:inst_slaveregister|i5056~946
--operation mode is normal

M1L695 = M1_i3270 & M1_COMPR_ctrl_local.FADCthres[4] & !M1_i3544 & !UE1L63Q;


--M1L795 is slaveregister:inst_slaveregister|i5056~947
--operation mode is normal

M1L795 = UE1L63Q & UE1L53Q & M1L093 & Q1_sload_path[4];


--M1_COMPR_ctrl_local.ATWDb2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[4]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out = CF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDb2thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L895 is slaveregister:inst_slaveregister|i5056~948
--operation mode is normal

M1L895 = M1L795 # M1_i3457 & M1_COMPR_ctrl_local.ATWDb2thres[4] & !M1_i3759;


--M1L995 is slaveregister:inst_slaveregister|i5056~949
--operation mode is normal

M1L995 = M1L595 # M1L695 # M1L335 & M1L895;


--M1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36]
--operation mode is normal

M1_COMM_ctrl_local.id[36]_lut_out = CF1_MASTERHWDATA[4];
M1_COMM_ctrl_local.id[36] = DFFE(M1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L006 is slaveregister:inst_slaveregister|i5056~950
--operation mode is normal

M1L006 = M1L753 & M1_COMM_ctrl_local.id[36] & UE1L83Q;


--M1L106 is slaveregister:inst_slaveregister|i5056~952
--operation mode is normal

M1L106 = (M1L495 # M1L134 & (M1L995 # M1L006)) & CASCADE(M1L626);


--K1L692 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23
--operation mode is normal

K1L692 = K1_delay_bit & K1_sn_t_cnt[0] & !K1_sn_t_cnt[1] & !Q44_sload_path[15];


--K1L36 is rate_meters:inst_rate_meters|i282~0
--operation mode is normal

K1L36 = Q24_q[4] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L13 is rate_meters:inst_rate_meters|i218~0
--operation mode is normal

K1L13 = Q14_q[4] & !M1_RM_ctrl_local.rm_rate_enable[1];


--C1L31Q is calibration_sources:inst_calibration_sources|cs_flash_time[5]~reg0
--operation mode is normal

C1L31Q_lut_out = Q44_sload_path[5];
C1L31Q = DFFE(C1L31Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L54Q is calibration_sources:inst_calibration_sources|cs_flash_time[37]~reg0
--operation mode is normal

C1L54Q_lut_out = Q44_sload_path[37];
C1L54Q = DFFE(C1L54Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L607 is slaveregister:inst_slaveregister|i5215~151
--operation mode is normal

M1L607 = M1_i1499 & C1L54Q & !M1_i1583 # !M1_i1499 & C1L31Q;


--K1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5]
--operation mode is normal

K1_RM_rate_SPE[5]_lut_out = Q24_q[5];
K1_RM_rate_SPE[5] = DFFE(K1_RM_rate_SPE[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5]
--operation mode is normal

K1_RM_rate_MPE[5]_lut_out = Q14_q[5];
K1_RM_rate_MPE[5] = DFFE(K1_RM_rate_MPE[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L707 is slaveregister:inst_slaveregister|i5215~152
--operation mode is normal

M1L707 = UE1L63Q & K1_RM_rate_MPE[5] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[5] & UE1L53Q;


--M1L807 is slaveregister:inst_slaveregister|i5215~153
--operation mode is normal

M1L807 = M1L607 # M1L637 & M1L707 & !M1_i1653;


--U1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5]
--operation mode is normal

U1_inst16[5]_lut_out = Q91_q[5];
U1_inst16[5] = DFFE(U1_inst16[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L165 is slaveregister:inst_slaveregister|i5055~916
--operation mode is normal

M1L165 = M1_i2716 & Q9_q[5] & !M1_i2901 # !M1_i2716 & U1_inst16[5];


--M1L265 is slaveregister:inst_slaveregister|i5055~917
--operation mode is normal

M1L265 = M1L165 # M1_i2716 & M1L734 & Q6_sload_path[5];


--M1L365 is slaveregister:inst_slaveregister|i5055~918
--operation mode is normal

M1L365 = M1L416 & (M1L975 # M1L265);


--M1_COMPR_ctrl_local.ATWDb0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDb0thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L465 is slaveregister:inst_slaveregister|i5055~919
--operation mode is normal

M1L465 = M1_i3544 & M1_COMPR_ctrl_local.ATWDb0thres[5] & M1L634 & !M1_i3759;


--M1_COMPR_ctrl_local.ATWDa0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDa0thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L565 is slaveregister:inst_slaveregister|i5055~920
--operation mode is normal

M1L565 = M1L394 & M1_i2716 & M1_i3069 & M1_COMPR_ctrl_local.ATWDa0thres[5];


--M1L665 is slaveregister:inst_slaveregister|i5055~921
--operation mode is normal

M1L665 = M1_i2901 & M1_i2716 & Q8_pre_out[5] & !M1_i3069;


--M1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5]
--operation mode is normal

M1_COMM_ctrl_local.id[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMM_ctrl_local.id[5] = DFFE(M1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L765 is slaveregister:inst_slaveregister|i5055~922
--operation mode is normal

M1L765 = M1L565 # M1L665 # M1_COMM_ctrl_local.id[5] & M1L504;


--M1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[5]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[5] # !M1L0231 & M1_COMM_ctrl_local.tx_head[5]);
M1_COMM_ctrl_local.tx_head[5] = DFFE(M1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[5]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[5] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[5]);
M1_COMM_ctrl_local.rx_tail[5] = DFFE(M1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L865 is slaveregister:inst_slaveregister|i5055~923
--operation mode is normal

M1L865 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[5] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[5];


--M1L965 is slaveregister:inst_slaveregister|i5055~924
--operation mode is normal

M1L965 = M1L206 & (M1L465 # M1L765 # M1L865);


--M1L075 is slaveregister:inst_slaveregister|i5055~925
--operation mode is normal

M1L075 = M1L5811 & M1L546 & !M1L743;


--M1L175 is slaveregister:inst_slaveregister|i5055~926
--operation mode is normal

M1L175 = M1_i3544 & M1L634 & M1L075 & Q1_sload_path[5];


--K1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5]
--operation mode is normal

K1_RM_sn_data[5]_lut_out = K1_RM_sn_data_int[5];
K1_RM_sn_data[5] = DFFE(K1_RM_sn_data[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L275 is slaveregister:inst_slaveregister|i5055~927
--operation mode is normal

M1L275 = M1L633 & K1_RM_sn_data[5] & UE1L53Q & !M1_i1639;


--M1L375 is slaveregister:inst_slaveregister|i5055~928
--operation mode is normal

M1L375 = M1L965 # M1L175 # M1L085 # M1L275;


--M1L069 is slaveregister:inst_slaveregister|i5471~362
--operation mode is normal

M1L069 = (M1L807 # M1L127 & (M1L365 # M1L375)) & CASCADE(M1L2001);


--C1L64Q is calibration_sources:inst_calibration_sources|cs_flash_time[38]~reg0
--operation mode is normal

C1L64Q_lut_out = Q44_sload_path[38];
C1L64Q = DFFE(C1L64Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L667 is slaveregister:inst_slaveregister|i5342~307
--operation mode is normal

M1L667 = M1_i1176 & M1_i1078 & C1L64Q & !M1_i1583;


--K1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6]
--operation mode is normal

K1_RM_rate_MPE[6]_lut_out = Q14_q[6];
K1_RM_rate_MPE[6] = DFFE(K1_RM_rate_MPE[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L767 is slaveregister:inst_slaveregister|i5342~308
--operation mode is normal

M1L767 = M1_i1176 & M1L433 & M1_i1078 & K1_RM_rate_MPE[6];


--K1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6]
--operation mode is normal

K1_RM_rate_SPE[6]_lut_out = Q24_q[6];
K1_RM_rate_SPE[6] = DFFE(K1_RM_rate_SPE[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--C1L41Q is calibration_sources:inst_calibration_sources|cs_flash_time[6]~reg0
--operation mode is normal

C1L41Q_lut_out = Q44_sload_path[6];
C1L41Q = DFFE(C1L41Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6]
--operation mode is normal

M1_CS_ctrl_local.CS_time[6]_lut_out = CF1_MASTERHWDATA[6];
M1_CS_ctrl_local.CS_time[6] = DFFE(M1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L867 is slaveregister:inst_slaveregister|i5342~309
--operation mode is normal

M1L867 = C1L41Q & (M1_CS_ctrl_local.CS_time[6] # UE1L63Q) # !C1L41Q & M1_CS_ctrl_local.CS_time[6] & !UE1L63Q;


--M1L967 is slaveregister:inst_slaveregister|i5342~310
--operation mode is normal

M1L967 = M1_i1176 & M1L133 & K1_RM_rate_SPE[6] # !M1_i1176 & M1L867;


--M1L077 is slaveregister:inst_slaveregister|i5342~311
--operation mode is normal

M1L077 = M1L667 # M1L767 # UE1L53Q & M1L967;


--M1_LC_ctrl_local.lc_cable_length_down[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out = CF1_MASTERHWDATA[6];
M1_LC_ctrl_local.lc_cable_length_down[0][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L177 is slaveregister:inst_slaveregister|i5342~312
--operation mode is normal

M1L177 = M1L077 # M1L717 & M1_LC_ctrl_local.lc_cable_length_down[0][6] & !M1_i1064;


--M1L435 is slaveregister:inst_slaveregister|i5054~1148
--operation mode is normal

M1L435 = M1L753 & !UE1L83Q & (M1_i2439 # !UE1L63Q);


--M1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[6]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[6] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[6]);
M1_COMM_ctrl_local.rx_tail[6] = DFFE(M1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L535 is slaveregister:inst_slaveregister|i5054~1149
--operation mode is normal

M1L535 = Q9_q[6] & (M1_COMM_ctrl_local.rx_tail[6] # UE1L53Q) # !Q9_q[6] & M1_COMM_ctrl_local.rx_tail[6] & !UE1L53Q;


--M1L635 is slaveregister:inst_slaveregister|i5054~1150
--operation mode is normal

M1L635 = M1L655 # M1L435 & M1L135 & M1L535;


--M1L735 is slaveregister:inst_slaveregister|i5054~1151
--operation mode is normal

M1L735 = M1_i2716 & M1L135 & (UE1L83Q # !M1L753);


--M1L835 is slaveregister:inst_slaveregister|i5054~1152
--operation mode is normal

M1L835 = M1_i3270 & M1_i3069 & (!UE1L53Q # !M1L394);


--M1L935 is slaveregister:inst_slaveregister|i5054~1153
--operation mode is normal

M1L935 = Q1_sload_path[6] # !UE1L53Q;


--M1L045 is slaveregister:inst_slaveregister|i5054~1154
--operation mode is normal

M1L045 = M1L935 & (M1L363 # UE1L73Q # !M1L913);


--M1L145 is slaveregister:inst_slaveregister|i5054~1155
--operation mode is normal

M1L145 = M1L473 & (M1L045 # M1L999 & Q1_sload_path[6]);


--M1_COMPR_ctrl_local.ATWDb2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDb2thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L245 is slaveregister:inst_slaveregister|i5054~1156
--operation mode is normal

M1L245 = M1_i3457 & M1_COMPR_ctrl_local.ATWDb2thres[6] & UE1L53Q & !M1_i3759;


--M1L345 is slaveregister:inst_slaveregister|i5054~1157
--operation mode is normal

M1L345 = M1L835 & (M1L145 # M1L245 # M1L755);


--M1L445 is slaveregister:inst_slaveregister|i5054~1158
--operation mode is normal

M1L445 = Q6_sload_path[6] & (Q8_pre_out[6] # UE1L53Q) # !Q6_sload_path[6] & Q8_pre_out[6] & !UE1L53Q;


--M1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38]
--operation mode is normal

M1_COMM_ctrl_local.id[38]_lut_out = CF1_MASTERHWDATA[6];
M1_COMM_ctrl_local.id[38] = DFFE(M1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6]
--operation mode is normal

M1_COMM_ctrl_local.id[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMM_ctrl_local.id[6] = DFFE(M1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L545 is slaveregister:inst_slaveregister|i5054~1159
--operation mode is normal

M1L545 = M1_COMM_ctrl_local.id[38] & (M1_COMM_ctrl_local.id[6] # UE1L53Q) # !M1_COMM_ctrl_local.id[38] & M1_COMM_ctrl_local.id[6] & !UE1L53Q;


--M1L645 is slaveregister:inst_slaveregister|i5054~1160
--operation mode is normal

M1L645 = M1_i3069 & M1L545 & !M1_i3270 # !M1_i3069 & M1L445;


--M1_COMPR_ctrl_local.FADCthres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[6]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.FADCthres[6] = DFFE(M1_COMPR_ctrl_local.FADCthres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1_COMPR_ctrl_local.ATWDa0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDa0thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L745 is slaveregister:inst_slaveregister|i5054~1161
--operation mode is normal

M1L745 = UE1L63Q & M1_COMPR_ctrl_local.ATWDa0thres[6] & !UE1L53Q # !UE1L63Q & M1_COMPR_ctrl_local.FADCthres[6] & UE1L53Q;


--M1L845 is slaveregister:inst_slaveregister|i5054~1162
--operation mode is normal

M1L845 = M1L745 & (M1L353 # !UE1L14Q # !M1L992);


--M1L945 is slaveregister:inst_slaveregister|i5054~1163
--operation mode is normal

M1L945 = M1_i3270 & M1L845 & !M1_i3537 & !UE1L73Q;


--M1L055 is slaveregister:inst_slaveregister|i5054~1164
--operation mode is normal

M1L055 = M1L855 # M1L645 # M1L945;


--M1L155 is slaveregister:inst_slaveregister|i5054~1165
--operation mode is normal

M1L155 = M1L635 # M1L735 & (M1L345 # M1L055);


--S1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON
--operation mode is normal

S1_COM_ON_lut_out = !V1L81Q & (S1L02 # S1L12 & S1_COM_OFF);
S1_COM_ON = DFFE(S1_COM_ON_lut_out, GLOBAL(TE1_outclock0), , , );


--M1L255 is slaveregister:inst_slaveregister|i5054~1166
--operation mode is normal

M1L255 = M1L743 & S1_COM_ON & UE1L53Q & M1L546;


--K1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6]
--operation mode is normal

K1_RM_sn_data[6]_lut_out = K1_RM_sn_data_int[6];
K1_RM_sn_data[6] = DFFE(K1_RM_sn_data[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L355 is slaveregister:inst_slaveregister|i5054~1167
--operation mode is normal

M1L355 = M1L255 # K1_RM_sn_data[6] & UE1L53Q & !M1_i1924;


--M1L159 is slaveregister:inst_slaveregister|i5470~227
--operation mode is normal

M1L159 = (M1L177 # M1L567 & (M1L155 # M1L355)) & CASCADE(M1L259);


--C1L51Q is calibration_sources:inst_calibration_sources|cs_flash_time[7]~reg0
--operation mode is normal

C1L51Q_lut_out = Q44_sload_path[7];
C1L51Q = DFFE(C1L51Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L74Q is calibration_sources:inst_calibration_sources|cs_flash_time[39]~reg0
--operation mode is normal

C1L74Q_lut_out = Q44_sload_path[39];
C1L74Q = DFFE(C1L74Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L307 is slaveregister:inst_slaveregister|i5213~151
--operation mode is normal

M1L307 = M1_i1499 & C1L74Q & !M1_i1583 # !M1_i1499 & C1L51Q;


--K1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7]
--operation mode is normal

K1_RM_rate_SPE[7]_lut_out = Q24_q[7];
K1_RM_rate_SPE[7] = DFFE(K1_RM_rate_SPE[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7]
--operation mode is normal

K1_RM_rate_MPE[7]_lut_out = Q14_q[7];
K1_RM_rate_MPE[7] = DFFE(K1_RM_rate_MPE[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L407 is slaveregister:inst_slaveregister|i5213~152
--operation mode is normal

M1L407 = UE1L63Q & K1_RM_rate_MPE[7] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[7] & UE1L53Q;


--M1L507 is slaveregister:inst_slaveregister|i5213~153
--operation mode is normal

M1L507 = M1L307 # M1L637 & M1L407 & !M1_i1653;


--U1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7]
--operation mode is normal

U1_inst16[7]_lut_out = Q91_q[7];
U1_inst16[7] = DFFE(U1_inst16[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L315 is slaveregister:inst_slaveregister|i5053~814
--operation mode is normal

M1L315 = M1L494 & (M1L725 # U1_inst16[7] & !M1_i2716);


--M1L415 is slaveregister:inst_slaveregister|i5053~815
--operation mode is normal

M1L415 = M1L544 & M1L134 & (M1_i1639 # !M1L633);


--M1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39]
--operation mode is normal

M1_COMM_ctrl_local.id[39]_lut_out = CF1_MASTERHWDATA[7];
M1_COMM_ctrl_local.id[39] = DFFE(M1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7]
--operation mode is normal

M1_COMM_ctrl_local.id[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMM_ctrl_local.id[7] = DFFE(M1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L515 is slaveregister:inst_slaveregister|i5053~816
--operation mode is normal

M1L515 = M1_COMM_ctrl_local.id[39] & (M1_COMM_ctrl_local.id[7] # UE1L53Q) # !M1_COMM_ctrl_local.id[39] & M1_COMM_ctrl_local.id[7] & !UE1L53Q;


--M1_COMPR_ctrl_local.FADCthres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[7]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.FADCthres[7] = DFFE(M1_COMPR_ctrl_local.FADCthres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1_COMPR_ctrl_local.ATWDa0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDa0thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L615 is slaveregister:inst_slaveregister|i5053~817
--operation mode is normal

M1L615 = UE1L63Q & M1_COMPR_ctrl_local.ATWDa0thres[7] & !UE1L53Q # !UE1L63Q & M1_COMPR_ctrl_local.FADCthres[7] & UE1L53Q;


--M1L715 is slaveregister:inst_slaveregister|i5053~818
--operation mode is normal

M1L715 = M1_i3270 & M1L615 & !M1_i3544 # !M1_i3270 & M1L515;


--M1L815 is slaveregister:inst_slaveregister|i5053~819
--operation mode is normal

M1L815 = M1_i3270 & (M1_i3537 # M1L999 # UE1L73Q);


--M1_COMPR_ctrl_local.ATWDa2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDa2thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L915 is slaveregister:inst_slaveregister|i5053~820
--operation mode is normal

M1L915 = M1_COMPR_ctrl_local.ATWDa2thres[7] & UE1L63Q & UE1L53Q & !M1_i3544;


--M1L025 is slaveregister:inst_slaveregister|i5053~821
--operation mode is normal

M1L025 = M1L5811 & Q1_sload_path[7] & (!UE1L53Q # !M1L394);


--M1L125 is slaveregister:inst_slaveregister|i5053~822
--operation mode is normal

M1L125 = M1L715 # M1L815 & (M1L915 # M1L025);


--M1L225 is slaveregister:inst_slaveregister|i5053~823
--operation mode is normal

M1L225 = M1L315 # M1L415 & (M1L125 # M1L825);


--M1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[7]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[7] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[7]);
M1_COMM_ctrl_local.rx_tail[7] = DFFE(M1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L325 is slaveregister:inst_slaveregister|i5053~824
--operation mode is normal

M1L325 = M1_i2901 & Q8_pre_out[7] & !M1_i3069 # !M1_i2901 & M1_COMM_ctrl_local.rx_tail[7];


--M1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[7]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[7] # !M1L0231 & M1_COMM_ctrl_local.tx_head[7]);
M1_COMM_ctrl_local.tx_head[7] = DFFE(M1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L425 is slaveregister:inst_slaveregister|i5053~825
--operation mode is normal

M1L425 = M1L206 & (M1_i2716 & M1L325 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[7]);


--K1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7]
--operation mode is normal

K1_RM_sn_data[7]_lut_out = K1_RM_sn_data_int[7];
K1_RM_sn_data[7] = DFFE(K1_RM_sn_data[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L525 is slaveregister:inst_slaveregister|i5053~826
--operation mode is normal

M1L525 = M1L425 # K1_RM_sn_data[7] & UE1L53Q & !M1_i1924;


--M1L349 is slaveregister:inst_slaveregister|i5469~404
--operation mode is normal

M1L349 = (M1L507 # M1L127 & (M1L225 # M1L525)) & CASCADE(M1L549);


--XD2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~790
--operation mode is normal

XD2L18 = XD2L68Q & !ME2L1Q;


--XD2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~791
--operation mode is normal

XD2L28 = !XD2L29Q & !XD2L09Q;


--XD2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~792
--operation mode is normal

XD2L38 = !XD2_i31 & (XD2L18 # XD2L98Q # !XD2L28);


--WD2L292 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~9
--operation mode is normal

WD2L292 = WD2_wr_ptr[0] $ WD2_rd_ptr[0];


--XD2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~794
--operation mode is normal

XD2L48 = XD2L77 & (XD2L37 # XD2L47 # XD1L08);


--M1_COMPR_ctrl_local.ATWDa2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDa2thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_i3662 is slaveregister:inst_slaveregister|i3662
--operation mode is normal

M1_i3662 = M1_i3537 # UE1L73Q # !UE1L53Q # !UE1L63Q;


--M1L905 is slaveregister:inst_slaveregister|i5052~784
--operation mode is normal

M1L905 = (M1_i3662 & M1L5811 & Q1_sload_path[8] # !M1_i3662 & M1_COMPR_ctrl_local.ATWDa2thres[8]) & CASCADE(M1L115);


--M1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[8]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[8] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[8]);
M1_COMM_ctrl_local.rx_tail[8] = DFFE(M1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L605 is slaveregister:inst_slaveregister|i5052~778
--operation mode is normal

M1L605 = M1_i2901 & Q8_pre_out[8] & !M1_i3069 # !M1_i2901 & M1_COMM_ctrl_local.rx_tail[8];


--M1_COMPR_ctrl_local.ATWDa0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDa0thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8]
--operation mode is normal

M1_COMM_ctrl_local.id[8]_lut_out = CF1_MASTERHWDATA[8];
M1_COMM_ctrl_local.id[8] = DFFE(M1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L705 is slaveregister:inst_slaveregister|i5052~779
--operation mode is normal

M1L705 = M1L394 & (M1_COMPR_ctrl_local.ATWDa0thres[8] # M1_COMM_ctrl_local.id[8] & !M1_i3270) # !M1L394 & M1_COMM_ctrl_local.id[8] & !M1_i3270;


--M1L015 is slaveregister:inst_slaveregister|i5052~785
--operation mode is normal

M1L015 = (M1L605 # M1_i2901 & M1_i3069 & M1L705) & CASCADE(M1L805);


--M1L805 is slaveregister:inst_slaveregister|i5052~781
--operation mode is normal

M1L805 = M1_i1924 & M1_i2716 & M1L544 & !UE1L53Q;


--K1L203 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19
--operation mode is normal

K1L203 = K1_delay_bit & K1_sn_t_cnt[1] & !K1_sn_t_cnt[0] & !Q44_sload_path[15];


--K1L72 is rate_meters:inst_rate_meters|i214~0
--operation mode is normal

K1L72 = Q14_q[8] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L95 is rate_meters:inst_rate_meters|i278~0
--operation mode is normal

K1L95 = Q24_q[8] & !M1_RM_ctrl_local.rm_rate_enable[0];


--C1L94Q is calibration_sources:inst_calibration_sources|cs_flash_time[41]~reg0
--operation mode is normal

C1L94Q_lut_out = Q44_sload_path[41];
C1L94Q = DFFE(C1L94Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L257 is slaveregister:inst_slaveregister|i5339~284
--operation mode is normal

M1L257 = M1_i1176 & M1_i1078 & C1L94Q & !M1_i1583;


--K1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9]
--operation mode is normal

K1_RM_rate_MPE[9]_lut_out = Q14_q[9];
K1_RM_rate_MPE[9] = DFFE(K1_RM_rate_MPE[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L357 is slaveregister:inst_slaveregister|i5339~285
--operation mode is normal

M1L357 = M1_i1176 & M1L433 & M1_i1078 & K1_RM_rate_MPE[9];


--K1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9]
--operation mode is normal

K1_RM_rate_SPE[9]_lut_out = Q24_q[9];
K1_RM_rate_SPE[9] = DFFE(K1_RM_rate_SPE[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--C1L71Q is calibration_sources:inst_calibration_sources|cs_flash_time[9]~reg0
--operation mode is normal

C1L71Q_lut_out = Q44_sload_path[9];
C1L71Q = DFFE(C1L71Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9]
--operation mode is normal

M1_CS_ctrl_local.CS_time[9]_lut_out = CF1_MASTERHWDATA[9];
M1_CS_ctrl_local.CS_time[9] = DFFE(M1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L457 is slaveregister:inst_slaveregister|i5339~286
--operation mode is normal

M1L457 = C1L71Q & (M1_CS_ctrl_local.CS_time[9] # UE1L63Q) # !C1L71Q & M1_CS_ctrl_local.CS_time[9] & !UE1L63Q;


--M1L557 is slaveregister:inst_slaveregister|i5339~287
--operation mode is normal

M1L557 = M1_i1176 & M1L133 & K1_RM_rate_SPE[9] # !M1_i1176 & M1L457;


--M1L657 is slaveregister:inst_slaveregister|i5339~288
--operation mode is normal

M1L657 = M1L257 # M1L357 # UE1L53Q & M1L557;


--M1_LC_ctrl_local.lc_cable_length_down[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out = !CF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_cable_length_down[1][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L757 is slaveregister:inst_slaveregister|i5339~289
--operation mode is normal

M1L757 = M1L657 # M1L717 & !M1_i1064 & !M1_LC_ctrl_local.lc_cable_length_down[1][1];


--M1_COMPR_ctrl_local.ATWDb0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDb0thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L374 is slaveregister:inst_slaveregister|i5051~395
--operation mode is normal

M1L374 = !UE1L53Q & (M1_i3759 & M1L093 # !M1_i3759 & M1_COMPR_ctrl_local.ATWDb0thres[9]);


--M1L474 is slaveregister:inst_slaveregister|i5051~396
--operation mode is normal

M1L474 = M1_i3544 & M1L736 & M1L634 & M1L374;


--M1L461 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~21
--operation mode is normal

M1L461 = M1L913 & M1L863 & UE1L53Q & !M1L363;


--M1_COMPR_ctrl_local.ATWDb2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDb2thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L574 is slaveregister:inst_slaveregister|i5051~397
--operation mode is normal

M1L574 = M1L461 & (M1_COMPR_ctrl_local.ATWDb2thres[9] # M1L473 & Q1_sload_path[9]) # !M1L461 & M1L473 & Q1_sload_path[9];


--M1L674 is slaveregister:inst_slaveregister|i5051~398
--operation mode is normal

M1L674 = M1_i3544 & M1L736 & M1L634 & M1L574;


--M1_COMPR_ctrl_local.FADCthres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[9]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.FADCthres[9] = DFFE(M1_COMPR_ctrl_local.FADCthres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L774 is slaveregister:inst_slaveregister|i5051~399
--operation mode is normal

M1L774 = M1_i3270 & M1_COMPR_ctrl_local.FADCthres[9] & !M1_i3544 & !UE1L63Q;


--M1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41]
--operation mode is normal

M1_COMM_ctrl_local.id[41]_lut_out = CF1_MASTERHWDATA[9];
M1_COMM_ctrl_local.id[41] = DFFE(M1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L874 is slaveregister:inst_slaveregister|i5051~400
--operation mode is normal

M1L874 = M1L753 & M1_COMM_ctrl_local.id[41] & UE1L83Q;


--M1L974 is slaveregister:inst_slaveregister|i5051~401
--operation mode is normal

M1L974 = M1L134 & M1L494 & (M1L774 # M1L874);


--M1_COMPR_ctrl_local.ATWDa0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDa0thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9]
--operation mode is normal

M1_COMM_ctrl_local.id[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMM_ctrl_local.id[9] = DFFE(M1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L084 is slaveregister:inst_slaveregister|i5051~402
--operation mode is normal

M1L084 = M1L394 & (M1_COMPR_ctrl_local.ATWDa0thres[9] # M1_COMM_ctrl_local.id[9] & !M1_i3270) # !M1L394 & M1_COMM_ctrl_local.id[9] & !M1_i3270;


--M1L184 is slaveregister:inst_slaveregister|i5051~403
--operation mode is normal

M1L184 = M1L736 & M1L134 & M1L084 & !UE1L53Q;


--M1L284 is slaveregister:inst_slaveregister|i5051~404
--operation mode is normal

M1L284 = M1L474 # M1L674 # M1L974 # M1L184;


--K1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9]
--operation mode is normal

K1_RM_sn_data[9]_lut_out = K1_RM_sn_data_int[9];
K1_RM_sn_data[9] = DFFE(K1_RM_sn_data[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L384 is slaveregister:inst_slaveregister|i5051~405
--operation mode is normal

M1L384 = M1L343 & M1L633 & K1_RM_sn_data[9] & !UE1L93Q;


--M1L484 is slaveregister:inst_slaveregister|i5051~406
--operation mode is normal

M1L484 = M1L592 & UE1L34Q & M1L804 & Q1_sload_path[9];


--M1L584 is slaveregister:inst_slaveregister|i5051~407
--operation mode is normal

M1L584 = M1L384 # M1L644 & M1L484 & !M1L743;


--M1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[9]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[9] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[9]);
M1_COMM_ctrl_local.rx_tail[9] = DFFE(M1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L684 is slaveregister:inst_slaveregister|i5051~408
--operation mode is normal

M1L684 = M1_i2901 & Q8_pre_out[9] & !M1_i3069 # !M1_i2901 & M1_COMM_ctrl_local.rx_tail[9];


--M1L784 is slaveregister:inst_slaveregister|i5051~409
--operation mode is normal

M1L784 = UE1L53Q & M1L584 # !UE1L53Q & M1L844 & M1L684;


--M1L884 is slaveregister:inst_slaveregister|i5051~410
--operation mode is normal

M1L884 = M1_i2901 & Q6_sload_path[9] & !M1_i3069 # !M1_i2901 & Q9_q[9];


--M1L984 is slaveregister:inst_slaveregister|i5051~411
--operation mode is normal

M1L984 = M1_i2716 & UE1L53Q & M1L736 & M1L884;


--M1_COMPR_ctrl_local.ATWDa2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out = CF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDa2thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L094 is slaveregister:inst_slaveregister|i5051~412
--operation mode is normal

M1L094 = M1_COMPR_ctrl_local.ATWDa2thres[9] & M1L736 & M1L634 & M1L035;


--U1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9]
--operation mode is normal

U1_inst16[9]_lut_out = Q91_q[9];
U1_inst16[9] = DFFE(U1_inst16[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[9]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[9] # !M1L0231 & M1_COMM_ctrl_local.tx_head[9]);
M1_COMM_ctrl_local.tx_head[9] = DFFE(M1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L194 is slaveregister:inst_slaveregister|i5051~413
--operation mode is normal

M1L194 = M1L944 & (UE1L53Q & U1_inst16[9] # !UE1L53Q & M1_COMM_ctrl_local.tx_head[9]);


--M1L294 is slaveregister:inst_slaveregister|i5051~414
--operation mode is normal

M1L294 = M1L784 # M1L984 # M1L094 # M1L194;


--M1L6301 is slaveregister:inst_slaveregister|i5595~168
--operation mode is normal

M1L6301 = (M1L757 # M1L567 & (M1L284 # M1L294)) & CASCADE(M1L6401);


--M1_LC_ctrl_local.lc_cable_length_up[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][2]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out = CF1_MASTERHWDATA[10];
M1_LC_ctrl_local.lc_cable_length_up[1][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[0]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[0]_lut_out = CF1_MASTERHWDATA[10];
M1_LC_ctrl_local.lc_self_window[0] = DFFE(M1_LC_ctrl_local.lc_self_window[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L6201 is slaveregister:inst_slaveregister|i5594~514
--operation mode is normal

M1L6201 = M1_LC_ctrl_local.lc_cable_length_up[1][2] & (M1_LC_ctrl_local.lc_self_window[0] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][2] & M1_LC_ctrl_local.lc_self_window[0] & !UE1L53Q;


--M1L7201 is slaveregister:inst_slaveregister|i5594~516
--operation mode is normal

M1L7201 = (M1L6201 & (UE1L73Q & UE1L53Q # !M1L603)) & CASCADE(M1L359);


--K1L52 is rate_meters:inst_rate_meters|i212~0
--operation mode is normal

K1L52 = Q14_q[10] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L75 is rate_meters:inst_rate_meters|i276~0
--operation mode is normal

K1L75 = Q24_q[10] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L42 is rate_meters:inst_rate_meters|i211~0
--operation mode is normal

K1L42 = Q14_q[11] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L65 is rate_meters:inst_rate_meters|i275~0
--operation mode is normal

K1L65 = Q24_q[11] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1L6621 is slaveregister:inst_slaveregister|i5655~142
--operation mode is normal

M1L6621 = (UE1L73Q & UE1L53Q # !M1L603) & CASCADE(M1L012);

--M1L8621 is slaveregister:inst_slaveregister|i5655~144
--operation mode is normal

M1L8621 = (UE1L73Q & UE1L53Q # !M1L603) & CASCADE(M1L012);


--M1L963 is slaveregister:inst_slaveregister|i4537~55
--operation mode is normal

M1L963 = (M1_i3537 # UE1L63Q & UE1L73Q # !UE1L53Q) & CASCADE(M1L114);

--M1L073 is slaveregister:inst_slaveregister|i4537~56
--operation mode is normal

M1L073 = (M1_i3537 # UE1L63Q & UE1L73Q # !UE1L53Q) & CASCADE(M1L114);


--K1L55 is rate_meters:inst_rate_meters|i274~0
--operation mode is normal

K1L55 = Q24_q[12] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L32 is rate_meters:inst_rate_meters|i210~0
--operation mode is normal

K1L32 = Q14_q[12] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L521 is rate_meters:inst_rate_meters|i739~0
--operation mode is normal

K1L521 = Q34_q[0] & (M1_RM_ctrl_local.rm_sn_enable[1] # M1_RM_ctrl_local.rm_sn_enable[0]);


--K1L611 is rate_meters:inst_rate_meters|i733~184
--operation mode is normal

K1L611 = !K1_lockout_sn[3] & !K1_lockout_sn[2] & !K1_lockout_sn[1] & !K1_lockout_sn[0];


--K1L711 is rate_meters:inst_rate_meters|i733~185
--operation mode is normal

K1L711 = !K1_lockout_sn[7] & !K1_lockout_sn[6] & !K1_lockout_sn[5];


--K1L161 is rate_meters:inst_rate_meters|i~828
--operation mode is normal

K1L161 = !Q34_q[3] # !Q34_q[2] # !Q34_q[1] # !Q34_q[0];


--K1L811 is rate_meters:inst_rate_meters|i733~186
--operation mode is normal

K1L811 = K1L611 & K1L711 & K1L161 & !K1_lockout_sn[4];


--K1_i127 is rate_meters:inst_rate_meters|i127
--operation mode is normal

K1_i127 = K1_RM_daq_disc_old[1] # !SD1_discMPE_pulse & !SD1_discMPE_latch;


--K1_i126 is rate_meters:inst_rate_meters|i126
--operation mode is normal

K1_i126 = K1_RM_daq_disc_old[0] # !SD1_discSPE_pulse & !SD1_discSPE_latch;


--K1L511 is rate_meters:inst_rate_meters|i729~28
--operation mode is normal

K1L511 = M1_RM_ctrl_local.rm_sn_enable[1] & (M1_RM_ctrl_local.rm_sn_enable[0] # !K1_i127) # !M1_RM_ctrl_local.rm_sn_enable[1] & (!K1_i126 # !M1_RM_ctrl_local.rm_sn_enable[0]);


--K1L911 is rate_meters:inst_rate_meters|i733~187
--operation mode is normal

K1L911 = K1L511 # K1_lockout_sn[8] # !K1L811;


--M1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13]
--operation mode is normal

M1_CS_ctrl_local.CS_time[13]_lut_out = CF1_MASTERHWDATA[13];
M1_CS_ctrl_local.CS_time[13] = DFFE(M1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1]
--operation mode is normal

M1_CS_ctrl_local.CS_mode[1]_lut_out = CF1_MASTERHWDATA[13];
M1_CS_ctrl_local.CS_mode[1] = DFFE(M1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L619 is slaveregister:inst_slaveregister|i5463~501
--operation mode is normal

M1L619 = M1_CS_ctrl_local.CS_time[13] & (M1_CS_ctrl_local.CS_mode[1] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[13] & M1_CS_ctrl_local.CS_mode[1] & !UE1L53Q;


--M1L719 is slaveregister:inst_slaveregister|i5463~502
--operation mode is normal

M1L719 = M1_i959 & M1_i763 & M1L229 & M1L619;


--M1L819 is slaveregister:inst_slaveregister|i5463~503
--operation mode is normal

M1L819 = Q44_sload_path[45] & (Q44_sload_path[13] # UE1L53Q) # !Q44_sload_path[45] & Q44_sload_path[13] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out = CF1_MASTERHWDATA[13];
M1_LC_ctrl_local.lc_cable_length_up[1][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[3]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[3]_lut_out = CF1_MASTERHWDATA[13];
M1_LC_ctrl_local.lc_self_window[3] = DFFE(M1_LC_ctrl_local.lc_self_window[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L919 is slaveregister:inst_slaveregister|i5463~504
--operation mode is normal

M1L919 = M1_LC_ctrl_local.lc_cable_length_up[1][5] & (M1_LC_ctrl_local.lc_self_window[3] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][5] & M1_LC_ctrl_local.lc_self_window[3] & !UE1L53Q;


--M1L029 is slaveregister:inst_slaveregister|i5463~505
--operation mode is normal

M1L029 = M1_i763 & M1L919 & !M1_i959 # !M1_i763 & M1L819;


--M1_LC_ctrl_local.lc_cable_length_down[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out = CF1_MASTERHWDATA[13];
M1_LC_ctrl_local.lc_cable_length_down[1][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L129 is slaveregister:inst_slaveregister|i5463~506
--operation mode is normal

M1L129 = M1L719 # M1L029 # M1_LC_ctrl_local.lc_cable_length_down[1][5] & M1L699;


--M1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[13]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[13] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[13]);
M1_COMM_ctrl_local.rx_tail[13] = DFFE(M1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L476 is slaveregister:inst_slaveregister|i5207~713
--operation mode is normal

M1L476 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[13] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[13];


--M1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13]
--operation mode is normal

M1_COMM_ctrl_local.id[13]_lut_out = CF1_MASTERHWDATA[13];
M1_COMM_ctrl_local.id[13] = DFFE(M1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L576 is slaveregister:inst_slaveregister|i5207~714
--operation mode is normal

M1L576 = M1_i3069 & M1_COMM_ctrl_local.id[13] & !M1_i3270 # !M1_i3069 & Q8_pre_out[13];


--M1L676 is slaveregister:inst_slaveregister|i5207~715
--operation mode is normal

M1L676 = M1L886 & (M1L476 # M1L235 & M1L576);


--M1L776 is slaveregister:inst_slaveregister|i5207~716
--operation mode is normal

M1L776 = M1L786 & (M1L676 # M1L296 & Q1_sload_path[13]);


--C1L12Q is calibration_sources:inst_calibration_sources|cs_flash_time[13]~reg0
--operation mode is normal

C1L12Q_lut_out = Q44_sload_path[13];
C1L12Q = DFFE(C1L12Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--C1L35Q is calibration_sources:inst_calibration_sources|cs_flash_time[45]~reg0
--operation mode is normal

C1L35Q_lut_out = Q44_sload_path[45];
C1L35Q = DFFE(C1L35Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L876 is slaveregister:inst_slaveregister|i5207~717
--operation mode is normal

M1L876 = M1_i1499 & C1L35Q & !M1_i1583 # !M1_i1499 & C1L12Q;


--K1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13]
--operation mode is normal

K1_RM_rate_SPE[13]_lut_out = Q24_q[13];
K1_RM_rate_SPE[13] = DFFE(K1_RM_rate_SPE[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13]
--operation mode is normal

K1_RM_rate_MPE[13]_lut_out = Q14_q[13];
K1_RM_rate_MPE[13] = DFFE(K1_RM_rate_MPE[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L976 is slaveregister:inst_slaveregister|i5207~718
--operation mode is normal

M1L976 = UE1L63Q & K1_RM_rate_MPE[13] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[13] & UE1L53Q;


--M1L086 is slaveregister:inst_slaveregister|i5207~719
--operation mode is normal

M1L086 = M1L876 # M1L637 & M1L976 & !M1_i1653;


--M1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45]
--operation mode is normal

M1_COMM_ctrl_local.id[45]_lut_out = CF1_MASTERHWDATA[13];
M1_COMM_ctrl_local.id[45] = DFFE(M1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L186 is slaveregister:inst_slaveregister|i5207~720
--operation mode is normal

M1L186 = M1_i3069 & M1_COMM_ctrl_local.id[45] & !M1_i3270 # !M1_i3069 & Q6_sload_path[13];


--M1L286 is slaveregister:inst_slaveregister|i5207~721
--operation mode is normal

M1L286 = M1L844 & (M1_i2901 & M1L186 # !M1_i2901 & Q9_q[13]);


--U1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13]
--operation mode is normal

U1_inst16[13]_lut_out = Q91_q[13];
U1_inst16[13] = DFFE(U1_inst16[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--K1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13]
--operation mode is normal

K1_RM_sn_data[13]_lut_out = Q34_q[1];
K1_RM_sn_data[13] = DFFE(K1_RM_sn_data[13]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L386 is slaveregister:inst_slaveregister|i5207~722
--operation mode is normal

M1L386 = U1_inst16[13] & (M1L944 # K1_RM_sn_data[13] & !M1_i1924) # !U1_inst16[13] & K1_RM_sn_data[13] & !M1_i1924;


--M1L486 is slaveregister:inst_slaveregister|i5207~723
--operation mode is normal

M1L486 = M1L086 # M1L586 & (M1L286 # M1L386);


--M1L7621 is slaveregister:inst_slaveregister|i5655~143
--operation mode is normal

M1L7621 = (M1L129 # M1L1001 & (M1L776 # M1L486)) & CASCADE(M1L8621);


--M1L019 is slaveregister:inst_slaveregister|i5462~624
--operation mode is normal

M1L019 = Q44_sload_path[46] & (Q44_sload_path[14] # UE1L53Q) # !Q44_sload_path[46] & Q44_sload_path[14] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out = CF1_MASTERHWDATA[14];
M1_LC_ctrl_local.lc_cable_length_up[1][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_self_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[4]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[4]_lut_out = CF1_MASTERHWDATA[14];
M1_LC_ctrl_local.lc_self_window[4] = DFFE(M1_LC_ctrl_local.lc_self_window[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L119 is slaveregister:inst_slaveregister|i5462~625
--operation mode is normal

M1L119 = M1_LC_ctrl_local.lc_cable_length_up[1][6] & (M1_LC_ctrl_local.lc_self_window[4] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[1][6] & M1_LC_ctrl_local.lc_self_window[4] & !UE1L53Q;


--M1L219 is slaveregister:inst_slaveregister|i5462~626
--operation mode is normal

M1L219 = M1_i763 & M1L119 & !M1_i959 # !M1_i763 & M1L019;


--M1_LC_ctrl_local.lc_cable_length_down[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][6]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out = CF1_MASTERHWDATA[14];
M1_LC_ctrl_local.lc_cable_length_down[1][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L319 is slaveregister:inst_slaveregister|i5462~627
--operation mode is normal

M1L319 = M1L219 # M1_LC_ctrl_local.lc_cable_length_down[1][6] & M1L059 & !M1_i1078;


--M1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14]
--operation mode is normal

M1_CS_ctrl_local.CS_time[14]_lut_out = CF1_MASTERHWDATA[14];
M1_CS_ctrl_local.CS_time[14] = DFFE(M1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2]
--operation mode is normal

M1_CS_ctrl_local.CS_mode[2]_lut_out = CF1_MASTERHWDATA[14];
M1_CS_ctrl_local.CS_mode[2] = DFFE(M1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L419 is slaveregister:inst_slaveregister|i5462~628
--operation mode is normal

M1L419 = M1L229 & (UE1L53Q & M1_CS_ctrl_local.CS_time[14] # !UE1L53Q & M1_CS_ctrl_local.CS_mode[2]);


--M1L3621 is slaveregister:inst_slaveregister|i5654~71
--operation mode is normal

M1L3621 = (M1L319 # M1L899 & (M1L519 # M1L419)) & CASCADE(M1L0131);


--M1_LC_ctrl_local.lc_self_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[5]
--operation mode is normal

M1_LC_ctrl_local.lc_self_window[5]_lut_out = CF1_MASTERHWDATA[15];
M1_LC_ctrl_local.lc_self_window[5] = DFFE(M1_LC_ctrl_local.lc_self_window[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L509 is slaveregister:inst_slaveregister|i5461~469
--operation mode is normal

M1L509 = M1_i763 & M1_LC_ctrl_local.lc_self_window[5] & !M1_i959 & !UE1L53Q;


--M1L609 is slaveregister:inst_slaveregister|i5461~470
--operation mode is normal

M1L609 = Q44_sload_path[15] & !M1_i763 & !UE1L53Q;


--M1L709 is slaveregister:inst_slaveregister|i5461~471
--operation mode is normal

M1L709 = M1L913 & M1L043 & Q44_sload_path[47] & !UE1L14Q;


--M1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15]
--operation mode is normal

M1_CS_ctrl_local.CS_time[15]_lut_out = CF1_MASTERHWDATA[15];
M1_CS_ctrl_local.CS_time[15] = DFFE(M1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L809 is slaveregister:inst_slaveregister|i5461~472
--operation mode is normal

M1L809 = M1L709 # M1L229 & M1_CS_ctrl_local.CS_time[15] & M1L839;


--M1L909 is slaveregister:inst_slaveregister|i5461~473
--operation mode is normal

M1L909 = M1L509 # M1L609 # UE1L53Q & M1L809;


--M1L756 is slaveregister:inst_slaveregister|i5205~717
--operation mode is normal

M1L756 = M1L786 & (M1L866 # M1L296 & Q1_sload_path[15]);


--K1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15]
--operation mode is normal

K1_RM_rate_SPE[15]_lut_out = Q24_q[15];
K1_RM_rate_SPE[15] = DFFE(K1_RM_rate_SPE[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15]
--operation mode is normal

K1_RM_rate_MPE[15]_lut_out = Q14_q[15];
K1_RM_rate_MPE[15] = DFFE(K1_RM_rate_MPE[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L856 is slaveregister:inst_slaveregister|i5205~718
--operation mode is normal

M1L856 = UE1L63Q & K1_RM_rate_MPE[15] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[15] & UE1L53Q;


--M1L956 is slaveregister:inst_slaveregister|i5205~719
--operation mode is normal

M1L956 = M1_i1499 & M1_i1583 & M1L856 & !M1_i1653;


--C1L55Q is calibration_sources:inst_calibration_sources|cs_flash_time[47]~reg0
--operation mode is normal

C1L55Q_lut_out = Q44_sload_path[47];
C1L55Q = DFFE(C1L55Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L066 is slaveregister:inst_slaveregister|i5205~720
--operation mode is normal

M1L066 = C1L55Q & !M1_i1583 & (M1_i1176 # !M1L999);


--C1L32Q is calibration_sources:inst_calibration_sources|cs_flash_time[15]~reg0
--operation mode is normal

C1L32Q_lut_out = Q44_sload_path[15];
C1L32Q = DFFE(C1L32Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L166 is slaveregister:inst_slaveregister|i5205~721
--operation mode is normal

M1L166 = M1L956 # M1L066 # C1L32Q & !M1_i1499;


--M1L266 is slaveregister:inst_slaveregister|i5205~722
--operation mode is normal

M1L266 = M1L844 & (M1L966 # Q9_q[15] & !M1_i2901);


--U1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15]
--operation mode is normal

U1_inst16[15]_lut_out = Q91_q[15];
U1_inst16[15] = DFFE(U1_inst16[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--K1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15]
--operation mode is normal

K1_RM_sn_data[15]_lut_out = Q34_q[3];
K1_RM_sn_data[15] = DFFE(K1_RM_sn_data[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L366 is slaveregister:inst_slaveregister|i5205~723
--operation mode is normal

M1L366 = U1_inst16[15] & (M1L944 # K1_RM_sn_data[15] & !M1_i1924) # !U1_inst16[15] & K1_RM_sn_data[15] & !M1_i1924;


--M1L466 is slaveregister:inst_slaveregister|i5205~724
--operation mode is normal

M1L466 = M1L166 # M1L586 & (M1L266 # M1L366);


--M1L1621 is slaveregister:inst_slaveregister|i5653~82
--operation mode is normal

M1L1621 = (M1L909 # M1L449 & (M1L756 # M1L466)) & CASCADE(M1L8201);


--M1L144 is slaveregister:inst_slaveregister|i4980~115
--operation mode is normal

M1L144 = (M1_i2439 & M1_i2901 # !UE1L53Q) & CASCADE(M1L044);

--M1L444 is slaveregister:inst_slaveregister|i4980~120
--operation mode is normal

M1L444 = (M1_i2439 & M1_i2901 # !UE1L53Q) & CASCADE(M1L044);


--M1L044 is slaveregister:inst_slaveregister|i4980~110
--operation mode is normal

M1L044 = M1_i2341 # !M1L633 & !M1L043 # !UE1L53Q;


--M1L244 is slaveregister:inst_slaveregister|i4980~116
--operation mode is normal

M1L244 = (UE1L53Q # M1_i2439 & M1_i2901) & CASCADE(M1L344);


--K1L91 is rate_meters:inst_rate_meters|i206~0
--operation mode is normal

K1L91 = Q14_q[16] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L15 is rate_meters:inst_rate_meters|i270~0
--operation mode is normal

K1L15 = Q24_q[16] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L05 is rate_meters:inst_rate_meters|i269~0
--operation mode is normal

K1L05 = Q24_q[17] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L81 is rate_meters:inst_rate_meters|i205~0
--operation mode is normal

K1L81 = Q14_q[17] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L94 is rate_meters:inst_rate_meters|i268~0
--operation mode is normal

K1L94 = Q24_q[18] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L71 is rate_meters:inst_rate_meters|i204~0
--operation mode is normal

K1L71 = Q14_q[18] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19]
--operation mode is normal

M1_COMM_ctrl_local.id[19]_lut_out = CF1_MASTERHWDATA[19];
M1_COMM_ctrl_local.id[19] = DFFE(M1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L138 is slaveregister:inst_slaveregister|i5393~1256
--operation mode is normal

M1L138 = M1_i1176 & M1_COMM_ctrl_local.id[19] & !M1_i3270 & !UE1L53Q;


--M1L238 is slaveregister:inst_slaveregister|i5393~1257
--operation mode is normal

M1L238 = M1_i3457 & M1_i3270 & UE1L53Q & !M1L229;


--M1_COMPR_ctrl_local.ATWDa3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out = CF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDa3thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDb3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out = CF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDb3thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L338 is slaveregister:inst_slaveregister|i5393~1258
--operation mode is normal

M1L338 = M1L394 & M1_COMPR_ctrl_local.ATWDa3thres[3] # !M1L394 & M1_COMPR_ctrl_local.ATWDb3thres[3] & !M1_i3759;


--M1L438 is slaveregister:inst_slaveregister|i5393~1259
--operation mode is normal

M1L438 = M1L858 # M1L138 # M1L238 & M1L338;


--M1L538 is slaveregister:inst_slaveregister|i5393~1260
--operation mode is normal

M1L538 = M1L2321 & M1L728 & M1L438 & !M1L133;


--K1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19]
--operation mode is normal

K1_RM_rate_SPE[19]_lut_out = Q24_q[19];
K1_RM_rate_SPE[19] = DFFE(K1_RM_rate_SPE[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[3]_lut_out = CF1_MASTERHWDATA[19];
M1_RM_ctrl_local.rm_rate_dead[3] = DFFE(M1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L638 is slaveregister:inst_slaveregister|i5393~1261
--operation mode is normal

M1L638 = K1_RM_rate_SPE[19] & (M1_RM_ctrl_local.rm_rate_dead[3] # UE1L53Q) # !K1_RM_rate_SPE[19] & M1_RM_ctrl_local.rm_rate_dead[3] & !UE1L53Q;


--M1L738 is slaveregister:inst_slaveregister|i5393~1262
--operation mode is normal

M1L738 = M1L033 & M1L638 & !M1_i1639 & !UE1L63Q;


--M1L838 is slaveregister:inst_slaveregister|i5393~1263
--operation mode is normal

M1L838 = M1_i959 & M1_i1078 & M1L628 & M1L738;


--M1L938 is slaveregister:inst_slaveregister|i5393~1264
--operation mode is normal

M1L938 = M1_i959 & M1L289 & (M1_i1064 # !M1L717);


--C1L72Q is calibration_sources:inst_calibration_sources|cs_flash_time[19]~reg0
--operation mode is normal

C1L72Q_lut_out = Q44_sload_path[19];
C1L72Q = DFFE(C1L72Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L048 is slaveregister:inst_slaveregister|i5393~1265
--operation mode is normal

M1L048 = C1L72Q & UE1L63Q & UE1L53Q & !M1_i1176;


--K1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19]
--operation mode is normal

K1_RM_rate_MPE[19]_lut_out = Q14_q[19];
K1_RM_rate_MPE[19] = DFFE(K1_RM_rate_MPE[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L148 is slaveregister:inst_slaveregister|i5393~1266
--operation mode is normal

M1L148 = M1_i1499 & M1_i1583 & K1_RM_rate_MPE[19] & M1L827;


--M1L248 is slaveregister:inst_slaveregister|i5393~1267
--operation mode is normal

M1L248 = M1L838 # M1L938 & (M1L048 # M1L148);


--M1L348 is slaveregister:inst_slaveregister|i5393~1268
--operation mode is normal

M1L348 = Q1_sload_path[19] & (M1_i3537 # UE1L73Q # !UE1L63Q);


--M1L448 is slaveregister:inst_slaveregister|i5393~1269
--operation mode is normal

M1L448 = M1L248 # M1L093 & M1L497 & M1L348;


--M1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19]
--operation mode is normal

M1_CS_ctrl_local.CS_time[19]_lut_out = CF1_MASTERHWDATA[19];
M1_CS_ctrl_local.CS_time[19] = DFFE(M1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L548 is slaveregister:inst_slaveregister|i5393~1270
--operation mode is normal

M1L548 = M1_i959 & M1L229 & M1_CS_ctrl_local.CS_time[19] & UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out = CF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_cable_length_down[2][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L648 is slaveregister:inst_slaveregister|i5393~1271
--operation mode is normal

M1L648 = M1_LC_ctrl_local.lc_cable_length_down[2][3] & UE1L63Q & !M1_i1064 & !UE1L53Q;


--M1L748 is slaveregister:inst_slaveregister|i5393~1272
--operation mode is normal

M1L748 = M1_CS_ctrl_local.CS_offset[3] & !M1_i1176 & !UE1L63Q & !UE1L53Q;


--M1L848 is slaveregister:inst_slaveregister|i5393~1273
--operation mode is normal

M1L848 = M1L548 # M1_i959 & (M1L648 # M1L748);


--M1_LC_ctrl_local.lc_cable_length_up[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][3]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out = CF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_cable_length_up[2][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_pre_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[3]
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[3]_lut_out = CF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_pre_window[3] = DFFE(M1_LC_ctrl_local.lc_pre_window[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L948 is slaveregister:inst_slaveregister|i5393~1274
--operation mode is normal

M1L948 = M1_LC_ctrl_local.lc_cable_length_up[2][3] & (M1_LC_ctrl_local.lc_pre_window[3] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[2][3] & M1_LC_ctrl_local.lc_pre_window[3] & !UE1L53Q;


--M1L058 is slaveregister:inst_slaveregister|i5393~1275
--operation mode is normal

M1L058 = M1L848 # M1L948 & !M1_i1064 & !UE1L63Q;


--M1L4121 is slaveregister:inst_slaveregister|i5649~49
--operation mode is normal

M1L4121 = (M1L538 # M1L448 # M1L958 # M1L058) & CASCADE(M1L3221);


--K1L74 is rate_meters:inst_rate_meters|i266~0
--operation mode is normal

K1L74 = Q24_q[20] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L51 is rate_meters:inst_rate_meters|i202~0
--operation mode is normal

K1L51 = Q14_q[20] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_LC_ctrl_local.lc_cable_length_up[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out = CF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_cable_length_up[2][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--C1L92Q is calibration_sources:inst_calibration_sources|cs_flash_time[21]~reg0
--operation mode is normal

C1L92Q_lut_out = Q44_sload_path[21];
C1L92Q = DFFE(C1L92Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21]
--operation mode is normal

M1_CS_ctrl_local.CS_time[21]_lut_out = CF1_MASTERHWDATA[21];
M1_CS_ctrl_local.CS_time[21] = DFFE(M1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L3811 is slaveregister:inst_slaveregister|i5647~185
--operation mode is normal

M1L3811 = C1L92Q & (M1_CS_ctrl_local.CS_time[21] # UE1L63Q) # !C1L92Q & M1_CS_ctrl_local.CS_time[21] & !UE1L63Q;


--M1L4811 is slaveregister:inst_slaveregister|i5647~187
--operation mode is normal

M1L4811 = (M1_i959 & M1L3811 & !M1_i1176 # !M1_i959 & M1_LC_ctrl_local.lc_cable_length_up[2][5]) & CASCADE(M1L0121);


--K1L64 is rate_meters:inst_rate_meters|i265~0
--operation mode is normal

K1L64 = Q24_q[21] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L41 is rate_meters:inst_rate_meters|i201~0
--operation mode is normal

K1L41 = Q14_q[21] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22]
--operation mode is normal

K1_RM_rate_SPE[22]_lut_out = Q24_q[22];
K1_RM_rate_SPE[22] = DFFE(K1_RM_rate_SPE[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L1511 is slaveregister:inst_slaveregister|i5646~751
--operation mode is normal

M1L1511 = M1L033 & K1_RM_rate_SPE[22] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22]
--operation mode is normal

K1_RM_sn_data[22]_lut_out = K1_RM_sn_data_int[22];
K1_RM_sn_data[22] = DFFE(K1_RM_sn_data[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L2511 is slaveregister:inst_slaveregister|i5646~752
--operation mode is normal

M1L2511 = UE1L53Q & (M1L1511 # K1_RM_sn_data[22] & M1L7321);


--K1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22]
--operation mode is normal

K1_RM_rate_MPE[22]_lut_out = Q14_q[22];
K1_RM_rate_MPE[22] = DFFE(K1_RM_rate_MPE[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L3511 is slaveregister:inst_slaveregister|i5646~753
--operation mode is normal

M1L3511 = M1L433 & K1_RM_rate_MPE[22] & !M1L133;


--M1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[6]_lut_out = CF1_MASTERHWDATA[22];
M1_RM_ctrl_local.rm_rate_dead[6] = DFFE(M1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L4511 is slaveregister:inst_slaveregister|i5646~754
--operation mode is normal

M1L4511 = M1L2511 # M1L3511 # M1L233 & M1_RM_ctrl_local.rm_rate_dead[6];


--M1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22]
--operation mode is normal

M1_COMM_ctrl_local.id[22]_lut_out = CF1_MASTERHWDATA[22];
M1_COMM_ctrl_local.id[22] = DFFE(M1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L5511 is slaveregister:inst_slaveregister|i5646~755
--operation mode is normal

M1L5511 = M1L753 & M1_COMM_ctrl_local.id[22] & UE1L83Q & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDb3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out = CF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDb3thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1_COMPR_ctrl_local.ATWDb1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out = CF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDb1thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L6511 is slaveregister:inst_slaveregister|i5646~756
--operation mode is normal

M1L6511 = M1_COMPR_ctrl_local.ATWDb3thres[6] & (M1_COMPR_ctrl_local.ATWDb1thres[6] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDb3thres[6] & M1_COMPR_ctrl_local.ATWDb1thres[6] & !UE1L53Q;


--M1L7511 is slaveregister:inst_slaveregister|i5646~757
--operation mode is normal

M1L7511 = M1L913 & M1L863 & M1L6511 & !M1L363;


--M1L8511 is slaveregister:inst_slaveregister|i5646~758
--operation mode is normal

M1L8511 = M1_i3544 & (M1L3611 # M1L7511) # !M1_i3544 & !UE1L63Q & (M1L3611 # M1L7511);


--M1L9511 is slaveregister:inst_slaveregister|i5646~759
--operation mode is normal

M1L9511 = M1L5511 # M1L828 & (M1L2611 # M1L8511);


--M1L1611 is slaveregister:inst_slaveregister|i5646~768
--operation mode is normal

M1L1611 = (M1L4511 # M1L2321 & M1L9511 & !M1L133) & CASCADE(M1L0611);


--M1L0611 is slaveregister:inst_slaveregister|i5646~761
--operation mode is normal

M1L0611 = M1L6811 & (UE1L73Q $ !UE1L53Q # !M1L603);


--M1L309 is slaveregister:inst_slaveregister|i5421~77
--operation mode is normal

M1L309 = (M1_i1064 & (UE1L63Q # UE1L53Q # M1_i1176) # !M1_i1064 & UE1L63Q & UE1L53Q) & CASCADE(M1_i770);

--M1L409 is slaveregister:inst_slaveregister|i5421~78
--operation mode is normal

M1L409 = (M1_i1064 & (UE1L63Q # UE1L53Q # M1_i1176) # !M1_i1064 & UE1L63Q & UE1L53Q) & CASCADE(M1_i770);


--M1_i770 is slaveregister:inst_slaveregister|i770
--operation mode is normal

M1_i770 = UE1L14Q # !UE1L53Q # !M1L043 # !M1L913;


--M1L0411 is slaveregister:inst_slaveregister|i5645~404
--operation mode is normal

M1L0411 = (UE1L53Q & !M1_i1176 & (UE1L73Q # !M1L603)) & CASCADE(M1L8311);


--C1L13Q is calibration_sources:inst_calibration_sources|cs_flash_time[23]~reg0
--operation mode is normal

C1L13Q_lut_out = Q44_sload_path[23];
C1L13Q = DFFE(C1L13Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23]
--operation mode is normal

M1_CS_ctrl_local.CS_time[23]_lut_out = CF1_MASTERHWDATA[23];
M1_CS_ctrl_local.CS_time[23] = DFFE(M1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L8311 is slaveregister:inst_slaveregister|i5645~400
--operation mode is normal

M1L8311 = C1L13Q & (M1_CS_ctrl_local.CS_time[23] # UE1L63Q) # !C1L13Q & M1_CS_ctrl_local.CS_time[23] & !UE1L63Q;


--M1L1411 is slaveregister:inst_slaveregister|i5645~405
--operation mode is normal

M1L1411 = (!M1L149 & (M1L623 # UE1L14Q # !M1L913)) & CASCADE(M1L409);


--K1L44 is rate_meters:inst_rate_meters|i263~0
--operation mode is normal

K1L44 = Q24_q[23] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L21 is rate_meters:inst_rate_meters|i199~0
--operation mode is normal

K1L21 = Q14_q[23] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMPR_ctrl_local.ATWDa1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out = CF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDa1thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1_COMPR_ctrl_local.ATWDb1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out = CF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDb1thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L2411 is slaveregister:inst_slaveregister|i5645~406
--operation mode is normal

M1L2411 = (M1L394 & M1_COMPR_ctrl_local.ATWDa1thres[7] # !M1L394 & M1_COMPR_ctrl_local.ATWDb1thres[7] & !M1_i3759) & CASCADE(M1L3411);


--C1L23Q is calibration_sources:inst_calibration_sources|cs_flash_time[24]~reg0
--operation mode is normal

C1L23Q_lut_out = Q44_sload_path[24];
C1L23Q = DFFE(C1L23Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--K1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24]
--operation mode is normal

K1_RM_rate_SPE[24]_lut_out = Q24_q[24];
K1_RM_rate_SPE[24] = DFFE(K1_RM_rate_SPE[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8]
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[8]_lut_out = CF1_MASTERHWDATA[24];
M1_RM_ctrl_local.rm_rate_dead[8] = DFFE(M1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L1841);


--M1L908 is slaveregister:inst_slaveregister|i5388~1209
--operation mode is normal

M1L908 = K1_RM_rate_SPE[24] & (M1_RM_ctrl_local.rm_rate_dead[8] # UE1L53Q) # !K1_RM_rate_SPE[24] & M1_RM_ctrl_local.rm_rate_dead[8] & !UE1L53Q;


--K1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24]
--operation mode is normal

K1_RM_rate_MPE[24]_lut_out = Q14_q[24];
K1_RM_rate_MPE[24] = DFFE(K1_RM_rate_MPE[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L018 is slaveregister:inst_slaveregister|i5388~1210
--operation mode is normal

M1L018 = M1L033 & M1L717 & K1_RM_rate_MPE[24] & !M1_i1639;


--K1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24]
--operation mode is normal

K1_RM_sn_data[24]_lut_out = K1_RM_sn_data_int[24];
K1_RM_sn_data[24] = DFFE(K1_RM_sn_data[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L118 is slaveregister:inst_slaveregister|i5388~1211
--operation mode is normal

M1L118 = M1L633 & K1_RM_sn_data[24] & UE1L53Q & !M1_i1639;


--M1L218 is slaveregister:inst_slaveregister|i5388~1212
--operation mode is normal

M1L218 = M1L133 & M1L908 # !M1L133 & (M1L018 # M1L118);


--M1L318 is slaveregister:inst_slaveregister|i5388~1213
--operation mode is normal

M1L318 = C1L23Q & (M1L297 # M1L928 & M1L218) # !C1L23Q & M1L928 & M1L218;


--M1L418 is slaveregister:inst_slaveregister|i5388~1214
--operation mode is normal

M1L418 = M1L318 # M1L808 & M1L497 & Q1_sload_path[24];


--M1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24]
--operation mode is normal

M1_CS_ctrl_local.CS_time[24]_lut_out = CF1_MASTERHWDATA[24];
M1_CS_ctrl_local.CS_time[24] = DFFE(M1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0]
--operation mode is normal

M1_CS_ctrl_local.CS_rate[0]_lut_out = CF1_MASTERHWDATA[24];
M1_CS_ctrl_local.CS_rate[0] = DFFE(M1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L518 is slaveregister:inst_slaveregister|i5388~1215
--operation mode is normal

M1L518 = M1_CS_ctrl_local.CS_time[24] & (M1_CS_ctrl_local.CS_rate[0] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[24] & M1_CS_ctrl_local.CS_rate[0] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out = CF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_cable_length_down[3][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L618 is slaveregister:inst_slaveregister|i5388~1216
--operation mode is normal

M1L618 = M1L229 & (M1L518 # M1_LC_ctrl_local.lc_cable_length_down[3][0] & !M1_i1078) # !M1L229 & M1_LC_ctrl_local.lc_cable_length_down[3][0] & !M1_i1078;


--M1_LC_ctrl_local.lc_cable_length_up[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][0]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out = CF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_cable_length_up[3][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_post_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[0]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[0]_lut_out = CF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_post_window[0] = DFFE(M1_LC_ctrl_local.lc_post_window[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L718 is slaveregister:inst_slaveregister|i5388~1217
--operation mode is normal

M1L718 = M1_LC_ctrl_local.lc_cable_length_up[3][0] & (M1_LC_ctrl_local.lc_post_window[0] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[3][0] & M1_LC_ctrl_local.lc_post_window[0] & !UE1L53Q;


--M1L818 is slaveregister:inst_slaveregister|i5388~1218
--operation mode is normal

M1L818 = M1_i1064 & M1L618 # !M1_i1064 & (UE1L63Q & M1L618 # !UE1L63Q & M1L718);


--M1L158 is slaveregister:inst_slaveregister|i5393~1277
--operation mode is normal

M1L158 = M1L2321 & M1L728 & !M1L133;

--M1L068 is slaveregister:inst_slaveregister|i5393~1295
--operation mode is normal

M1L068 = M1L2321 & M1L728 & !M1L133;


--M1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24]
--operation mode is normal

M1_COMM_ctrl_local.id[24]_lut_out = CF1_MASTERHWDATA[24];
M1_COMM_ctrl_local.id[24] = DFFE(M1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1_COMPR_ctrl_local.ATWDa3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out = CF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDa3thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDb3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out = CF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDb3thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L918 is slaveregister:inst_slaveregister|i5388~1219
--operation mode is normal

M1L918 = M1L394 & M1_COMPR_ctrl_local.ATWDa3thres[8] # !M1L394 & M1_COMPR_ctrl_local.ATWDb3thres[8] & !M1_i3759;


--M1L258 is slaveregister:inst_slaveregister|i5393~1278
--operation mode is normal

M1L258 = M1L753 & M1_i1176 & UE1L83Q & !UE1L53Q;


--M1L028 is slaveregister:inst_slaveregister|i5388~1220
--operation mode is normal

M1L028 = M1_COMM_ctrl_local.id[24] & (M1L258 # M1L238 & M1L918) # !M1_COMM_ctrl_local.id[24] & M1L238 & M1L918;


--M1L128 is slaveregister:inst_slaveregister|i5388~1221
--operation mode is normal

M1L128 = M1_i3759 & M1L304 & Q1_sload_path[24] & !M1L394;


--M1_COMPR_ctrl_local.ATWDb1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out = CF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDb1thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L228 is slaveregister:inst_slaveregister|i5388~1222
--operation mode is normal

M1L228 = M1_COMPR_ctrl_local.ATWDb1thres[8] & !M1L394 & !M1_i3759 & !UE1L53Q;


--M1L563 is slaveregister:inst_slaveregister|i3558~15
--operation mode is normal

M1L563 = UE1L63Q & !M1_i3537 & !UE1L73Q & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDa1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[8]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out = CF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDa1thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L328 is slaveregister:inst_slaveregister|i5388~1223
--operation mode is normal

M1L328 = M1L128 # M1L228 # M1L563 & M1_COMPR_ctrl_local.ATWDa1thres[8];


--M1L428 is slaveregister:inst_slaveregister|i5388~1224
--operation mode is normal

M1L428 = M1L028 # M1_i1176 & M1L828 & M1L328;


--M1L9111 is slaveregister:inst_slaveregister|i5644~60
--operation mode is normal

M1L9111 = (M1L418 # M1L818 # M1L158 & M1L428) & CASCADE(M1L8221);


--M1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25]
--operation mode is normal

M1_COMM_ctrl_local.id[25]_lut_out = CF1_MASTERHWDATA[25];
M1_COMM_ctrl_local.id[25] = DFFE(M1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L897 is slaveregister:inst_slaveregister|i5387~1217
--operation mode is normal

M1L897 = M1_i1176 & M1_COMM_ctrl_local.id[25] & !M1_i3270 & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDb3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out = CF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDb3thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L997 is slaveregister:inst_slaveregister|i5387~1218
--operation mode is normal

M1L997 = M1L863 & M1_COMPR_ctrl_local.ATWDb3thres[9] & !M1_i3537 & !M1L394;


--M1_COMPR_ctrl_local.ATWDa3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out = CF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDa3thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L008 is slaveregister:inst_slaveregister|i5387~1219
--operation mode is normal

M1L008 = M1_COMPR_ctrl_local.ATWDa3thres[9] & UE1L63Q & !M1_i3537 & !UE1L73Q;


--M1L108 is slaveregister:inst_slaveregister|i5387~1220
--operation mode is normal

M1L108 = M1L897 # M1L238 & (M1L997 # M1L008);


--M1L208 is slaveregister:inst_slaveregister|i5387~1221
--operation mode is normal

M1L208 = M1_i3759 & M1L304 & Q1_sload_path[25] & !M1L394;


--M1_COMPR_ctrl_local.ATWDb1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out = CF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDb1thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L308 is slaveregister:inst_slaveregister|i5387~1222
--operation mode is normal

M1L308 = M1_COMPR_ctrl_local.ATWDb1thres[9] & !M1L394 & !M1_i3759 & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDa1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[9]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out = CF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDa1thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L408 is slaveregister:inst_slaveregister|i5387~1223
--operation mode is normal

M1L408 = M1L208 # M1L308 # M1L563 & M1_COMPR_ctrl_local.ATWDa1thres[9];


--M1L608 is slaveregister:inst_slaveregister|i5387~1227
--operation mode is normal

M1L608 = (M1L108 # M1_i1176 & M1L828 & M1L408) & CASCADE(M1L068);


--K1L24 is rate_meters:inst_rate_meters|i261~0
--operation mode is normal

K1L24 = Q24_q[25] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L01 is rate_meters:inst_rate_meters|i197~0
--operation mode is normal

K1L01 = Q14_q[25] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25]
--operation mode is normal

M1_CS_ctrl_local.CS_time[25]_lut_out = CF1_MASTERHWDATA[25];
M1_CS_ctrl_local.CS_time[25] = DFFE(M1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1]
--operation mode is normal

M1_CS_ctrl_local.CS_rate[1]_lut_out = CF1_MASTERHWDATA[25];
M1_CS_ctrl_local.CS_rate[1] = DFFE(M1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L508 is slaveregister:inst_slaveregister|i5387~1225
--operation mode is normal

M1L508 = M1_CS_ctrl_local.CS_time[25] & (M1_CS_ctrl_local.CS_rate[1] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[25] & M1_CS_ctrl_local.CS_rate[1] & !UE1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][1]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out = CF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_cable_length_down[3][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L7431);


--M1L708 is slaveregister:inst_slaveregister|i5387~1228
--operation mode is normal

M1L708 = (M1L229 & (M1L508 # M1_LC_ctrl_local.lc_cable_length_down[3][1] & !M1_i1078) # !M1L229 & M1_LC_ctrl_local.lc_cable_length_down[3][1] & !M1_i1078) & CASCADE(M1L413);


--K1L9 is rate_meters:inst_rate_meters|i196~0
--operation mode is normal

K1L9 = Q14_q[26] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L14 is rate_meters:inst_rate_meters|i260~0
--operation mode is normal

K1L14 = Q24_q[26] & !M1_RM_ctrl_local.rm_rate_enable[0];


--RD1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i662~159
--operation mode is normal

RD1L63 = RD1_start_address[27] & (RD1L724Q # RD1L573 # RD1L634Q);


--M1L587 is slaveregister:inst_slaveregister|i5384~1067
--operation mode is normal

M1L587 = M1_i1064 & M1L628 & !UE1L53Q;


--M1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28]
--operation mode is normal

M1_COMM_ctrl_local.id[28]_lut_out = CF1_MASTERHWDATA[28];
M1_COMM_ctrl_local.id[28] = DFFE(M1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L687 is slaveregister:inst_slaveregister|i5384~1070
--operation mode is normal

M1L687 = (M1L753 & (UE1L83Q & M1_COMM_ctrl_local.id[28] # !UE1L83Q & M1L093) # !M1L753 & M1L093) & CASCADE(M1L587);


--M1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28]
--operation mode is normal

M1_CS_ctrl_local.CS_time[28]_lut_out = CF1_MASTERHWDATA[28];
M1_CS_ctrl_local.CS_time[28] = DFFE(M1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4]
--operation mode is normal

M1_CS_ctrl_local.CS_rate[4]_lut_out = CF1_MASTERHWDATA[28];
M1_CS_ctrl_local.CS_rate[4] = DFFE(M1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L402);


--M1L787 is slaveregister:inst_slaveregister|i5384~1071
--operation mode is normal

M1L787 = (M1_CS_ctrl_local.CS_time[28] & (M1_CS_ctrl_local.CS_rate[4] # UE1L53Q) # !M1_CS_ctrl_local.CS_time[28] & M1_CS_ctrl_local.CS_rate[4] & !UE1L53Q) & CASCADE(M1L039);


--K1L7 is rate_meters:inst_rate_meters|i194~0
--operation mode is normal

K1L7 = Q14_q[28] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L93 is rate_meters:inst_rate_meters|i258~0
--operation mode is normal

K1L93 = Q24_q[28] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1L7001 is slaveregister:inst_slaveregister|i5479~763
--operation mode is normal

M1L7001 = M1L6811 & (UE1L53Q # !UE1L73Q # !M1L603);


--K1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29]
--operation mode is normal

K1_RM_rate_SPE[29]_lut_out = Q24_q[29];
K1_RM_rate_SPE[29] = DFFE(K1_RM_rate_SPE[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L8001 is slaveregister:inst_slaveregister|i5479~764
--operation mode is normal

M1L8001 = M1L033 & K1_RM_rate_SPE[29] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29]
--operation mode is normal

K1_RM_sn_data[29]_lut_out = K1_RM_sn_data_int[29];
K1_RM_sn_data[29] = DFFE(K1_RM_sn_data[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L9001 is slaveregister:inst_slaveregister|i5479~765
--operation mode is normal

M1L9001 = UE1L53Q & (M1L8001 # K1_RM_sn_data[29] & M1L7321);


--K1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29]
--operation mode is normal

K1_RM_rate_MPE[29]_lut_out = Q14_q[29];
K1_RM_rate_MPE[29] = DFFE(K1_RM_rate_MPE[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L0101 is slaveregister:inst_slaveregister|i5479~766
--operation mode is normal

M1L0101 = M1L9001 # M1L433 & K1_RM_rate_MPE[29] & !M1L133;


--M1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29]
--operation mode is normal

M1_COMM_ctrl_local.id[29]_lut_out = CF1_MASTERHWDATA[29];
M1_COMM_ctrl_local.id[29] = DFFE(M1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L1101 is slaveregister:inst_slaveregister|i5479~767
--operation mode is normal

M1L1101 = M1L553 & (M1_COMM_ctrl_local.id[29] # M1L9011 & Q1_sload_path[29]) # !M1L553 & M1L9011 & Q1_sload_path[29];


--M1L2101 is slaveregister:inst_slaveregister|i5479~771
--operation mode is normal

M1L2101 = (M1L0101 # M1L2321 & M1L1101 & !M1L133) & CASCADE(M1L7001);


--M1L7801 is slaveregister:inst_slaveregister|i5641~980
--operation mode is normal

M1L7801 = M1_i763 & !M1_i959 & (M1L903 # !M1L603);


--M1_LC_ctrl_local.lc_cable_length_up[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][5]
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out = CF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_cable_length_up[3][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L8731);


--M1_LC_ctrl_local.lc_post_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[5]
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[5]_lut_out = CF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_post_window[5] = DFFE(M1_LC_ctrl_local.lc_post_window[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L5341);


--M1L3101 is slaveregister:inst_slaveregister|i5479~772
--operation mode is normal

M1L3101 = (M1_LC_ctrl_local.lc_cable_length_up[3][5] & (M1_LC_ctrl_local.lc_post_window[5] # UE1L53Q) # !M1_LC_ctrl_local.lc_cable_length_up[3][5] & M1_LC_ctrl_local.lc_post_window[5] & !UE1L53Q) & CASCADE(M1L7801);


--M1L9311 is slaveregister:inst_slaveregister|i5645~403
--operation mode is normal

M1L9311 = M1L913 & M1L123 & UE1L53Q & !UE1L14Q;


--C1L73Q is calibration_sources:inst_calibration_sources|cs_flash_time[29]~reg0
--operation mode is normal

C1L73Q_lut_out = Q44_sload_path[29];
C1L73Q = DFFE(C1L73Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29]
--operation mode is normal

M1_CS_ctrl_local.CS_time[29]_lut_out = CF1_MASTERHWDATA[29];
M1_CS_ctrl_local.CS_time[29] = DFFE(M1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L922);


--M1L4101 is slaveregister:inst_slaveregister|i5479~773
--operation mode is normal

M1L4101 = (C1L73Q & (M1_CS_ctrl_local.CS_time[29] # UE1L63Q) # !C1L73Q & M1_CS_ctrl_local.CS_time[29] & !UE1L63Q) & CASCADE(M1L9311);


--F1_i37 is DOMstatus:inst_DOMstatus|i37
--operation mode is normal

F1_i37_lut_out = !F1_i37;
F1_i37 = DFFE(F1_i37_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--F1L6Q is DOMstatus:inst_DOMstatus|didvide[2]~0
--operation mode is normal

F1L6Q_lut_out = !F1L6Q;
F1L6Q = DFFE(F1L6Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , F1L01);


--K1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31]
--operation mode is normal

K1_RM_rate_MPE[31]_lut_out = Q14_q[31];
K1_RM_rate_MPE[31] = DFFE(K1_RM_rate_MPE[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L3501 is slaveregister:inst_slaveregister|i5637~845
--operation mode is normal

M1L3501 = M1L033 & M1L717 & K1_RM_rate_MPE[31] & !M1_i1639;


--M1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31]
--operation mode is normal

M1_COMM_ctrl_local.id[31]_lut_out = CF1_MASTERHWDATA[31];
M1_COMM_ctrl_local.id[31] = DFFE(M1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L4501 is slaveregister:inst_slaveregister|i5637~846
--operation mode is normal

M1L4501 = M1L753 & M1_COMM_ctrl_local.id[31] & UE1L83Q & !UE1L53Q;


--M1L5501 is slaveregister:inst_slaveregister|i5637~847
--operation mode is normal

M1L5501 = M1_i3270 & M1L963 & Q1_sload_path[31];


--M1L8501 is slaveregister:inst_slaveregister|i5637~851
--operation mode is normal

M1L8501 = (M1L3501 # M1L2321 & (M1L4501 # M1L5501)) & CASCADE(M1L7501);


--M1L6501 is slaveregister:inst_slaveregister|i5637~849
--operation mode is normal

M1L6501 = M1L7401 & !M1L133 & (M1L903 # !M1L603);


--M1L7501 is slaveregister:inst_slaveregister|i5637~850
--operation mode is normal

M1L7501 = M1_i1583 & M1L309 & M1L6501 & !M1L149;


--K1L63 is rate_meters:inst_rate_meters|i255~0
--operation mode is normal

K1L63 = Q24_q[31] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1_id_set[0] is slaveregister:inst_slaveregister|id_set[0]
--operation mode is normal

M1_id_set[0]_lut_out = VCC;
M1_id_set[0] = DFFE(M1_id_set[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1_id_set[1] is slaveregister:inst_slaveregister|id_set[1]
--operation mode is normal

M1_id_set[1]_lut_out = VCC;
M1_id_set[1] = DFFE(M1_id_set[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--S1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT~11
--operation mode is normal

S1L62 = S1_DRREQ_WT & !AB1L81Q;


--M1L85 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~36
--operation mode is normal

M1L85 = !M1_i2439 & !UE1L63Q & !UE1L53Q;


--M1L65 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0
--operation mode is normal

M1L65 = M1L362 & M1_i2284 & M1L95 & M1L85;


--S1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~179
--operation mode is normal

S1L51 = (!AB1L1Q & !CB1_DATA_OK & (!U1_inst9 # !AB1L12Q)) & CASCADE(S1L61);


--WB21_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB21_aeb_out = Q71_sload_path[0] & Q71_sload_path[3] & !Q71_sload_path[1] & !Q71_sload_path[2];


--WC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~260
--operation mode is normal

WC1L33 = FD1L9Q & (WC1L3 # WC1_SEND_IDLE) # !FD1L9Q & !WC1_STF & (WC1L3 # WC1_SEND_IDLE);


--S1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~34
--operation mode is normal

S1L63 = !S1_SND_IDLE & !S1_SND_MRNB & !S1_SND_MRWB;


--S1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~0
--operation mode is normal

S1L43 = S1L63 & !S1_SND_DRBT & !S1_SND_DRAND;


--WC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1781
--operation mode is normal

WC1L8 = !YC1L6Q & !S1_SND_ID & !S1_SND_TC_DAT;


--WC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~26
--operation mode is normal

WC1L92 = WC1_CRC1 & (WC1_CRC0 # FD1L9Q) # !WC1_CRC1 & WC1_CRC0 & !FD1L9Q;


--WC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1782
--operation mode is normal

WC1L9 = WC1_BYT0 & !FD1L9Q;


--WC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19
--operation mode is normal

WC1L42 = WC1L9 # WC1_PL_INC # WC1L55Q & !Q81L43;


--WC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1783
--operation mode is normal

WC1L01 = !DF1_portadataout[0] & !DF1_portadataout[1];


--WC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1784
--operation mode is normal

WC1L11 = WC1_TCWF_CHK & !Q01L41;


--WC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1785
--operation mode is normal

WC1L21 = WC1_TCWFM_L & !FD1L9Q;


--RC1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24
--operation mode is normal

RC1L75Q_lut_out = !WC1_STF & (RC1L75Q # RC1L65Q & !RC1L9);
RC1L75Q = DFFE(RC1L75Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1786
--operation mode is normal

WC1L31 = Q01L41 & WC1_TCWF_CHK;


--WC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1787
--operation mode is normal

WC1L41 = YC1L6Q & WC1_DCMD_SEQ1 & FD1L9Q;


--WC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1788
--operation mode is normal

WC1L51 = WC1L43Q & !RC1L3Q;


--WC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~23
--operation mode is normal

WC1L53 = WC1L41 # WC1L51 # Q22L9 & WC1_ID_SHR8;


--DC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg
--operation mode is normal

DC1L91Q_lut_out = DC1L3 # DC1L81 # DC1L9Q & !WB6_agb_out;
DC1L91Q = DFFE(DC1L91Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg
--operation mode is normal

DC1L02Q_lut_out = WB6_agb_out & !DC1L41Q & S1_REC_PULSE # !WB6_agb_out & (DC1L9Q # !DC1L41Q & S1_REC_PULSE);
DC1L02Q = DFFE(DC1L02Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--WC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1789
--operation mode is normal

WC1L61 = Q12L8 & WC1_ID_SHR8 & !Q22L9;


--WC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1790
--operation mode is normal

WC1L71 = Q12L8 & WC1_RXSHR8 & !Q22L9;


--WC1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~29
--operation mode is normal

WC1L111 = Q22L9 & !WC1_RXSHR8 # !Q22L9 & (!WC1_TXSHR8 # !Q12L8);


--WC1L701Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg
--operation mode is normal

WC1L701Q_lut_out = WC1L501 # WC1L12 & WC1_ID_SHR8 # !WC1L601;
WC1L701Q = DFFE(WC1L701Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1791
--operation mode is normal

WC1L81 = WC1_TC_RX_TIME & FD1L9Q;


--WC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1792
--operation mode is normal

WC1L91 = WC1_TC_TX_TIME & FD1L9Q;


--WC1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42
--operation mode is normal

WC1L001 = WC1_STF & YC1L9Q & FD1L9Q & !WC1L01;


--WC1L101Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg
--operation mode is normal

WC1L101Q_lut_out = WC1L001 # WC1_BYT3 & FD1L9Q # !WC1L33;
WC1L101Q = DFFE(WC1L101Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1793
--operation mode is normal

WC1L02 = WC1_ID_BYTE & FD1L9Q;


--GB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22
--operation mode is normal

GB1L34Q_lut_out = CB1L61 & (GB1L6 # GB1L34Q & !GB1L3);
GB1L34Q = DFFE(GB1L34Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--GB1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]
--operation mode is normal

GB1_srg[7]_lut_out = GB1L81 # GB1L24Q & RB1_dffs[7];
GB1_srg[7] = DFFE(GB1_srg[7]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--WC1L97Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg
--operation mode is normal

WC1L97Q_lut_out = WC1L47 # WC1L67 # WC1L87;
WC1L97Q = DFFE(WC1L97Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--MC1_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
MC1_q[8]_data_in = COM_AD_D[10];
MC1_q[8]_write_enable = KC1_valid_wreq;
MC1_q[8]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[8]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[8]_clear_0 = !DC1L41Q;
MC1_q[8]_clock_enable_1 = KC1_valid_rreq;
MC1_q[8]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[8]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[8] = MEMORY_SEGMENT(MC1_q[8]_data_in, MC1_q[8]_write_enable, MC1_q[8]_clock_0, MC1_q[8]_clock_1, MC1_q[8]_clear_0, , , MC1_q[8]_clock_enable_1, VCC, MC1_q[8]_write_address, MC1_q[8]_read_address);


--MC1_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
MC1_q[0]_data_in = COM_AD_D[2];
MC1_q[0]_write_enable = KC1_valid_wreq;
MC1_q[0]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[0]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[0]_clear_0 = !DC1L41Q;
MC1_q[0]_clock_enable_1 = KC1_valid_rreq;
MC1_q[0]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[0]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[0] = MEMORY_SEGMENT(MC1_q[0]_data_in, MC1_q[0]_write_enable, MC1_q[0]_clock_0, MC1_q[0]_clock_1, MC1_q[0]_clear_0, , , MC1_q[0]_clock_enable_1, VCC, MC1_q[0]_write_address, MC1_q[0]_read_address);


--WC1L27Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg
--operation mode is normal

WC1L27Q_lut_out = WC1L56 # WC1L66 # WC1L07 # WC1L17;
WC1L27Q = DFFE(WC1L27Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--DD71L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD71L1 = WC1L97Q # WC1L27Q & MC1_q[8] # !WC1L27Q & MC1_q[0];


--RB3_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

RB3_dffs[0]_lut_out = M1_COMM_ctrl_local.id[0] & (RB3_dffs[1] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[0] & RB3_dffs[1] & !WC1_ID_LOAD;
RB3_dffs[0] = DFFE(RB3_dffs[0]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--DD71L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16
--operation mode is normal

DD71L2 = (RB3_dffs[0] & !WC1L27Q # !WC1L97Q) & CASCADE(DD71L1);


--WC1L49Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg
--operation mode is normal

WC1L49Q_lut_out = WC1L98 # WC1L19 # !WC1L39;
WC1L49Q = DFFE(WC1L49Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--WC1L68Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg
--operation mode is normal

WC1L68Q_lut_out = WC1L18 # WC1L38 # WC1L58 # !WC1L39;
WC1L68Q = DFFE(WC1L68Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--DD61L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD61L1 = WC1L49Q # WC1L68Q & DD31L2 # !WC1L68Q & DD21L2;


--DD41L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111
--operation mode is normal

DD41L2 = S1_SND_DRBT # S1_SND_ID # S1_SND_IDLE # S1_SND_MRNB;


--DD41_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

DD41_result_node = WC1L97Q & (WC1L27Q & DD41L2 # !WC1L27Q & Q51_q[0]);


--DD61L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24
--operation mode is normal

DD61L2 = (WC1L68Q & DD51L1 # !WC1L68Q & DD41_result_node # !WC1L49Q) & CASCADE(DD61L1);


--RC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~842
--operation mode is normal

RC1L61 = DD53L2 & (DD43L2 # WC1L79Q) # !DD53L2 & DD43L2 & !WC1L79Q;


--RB4_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

RB4_dffs[4]_lut_out = RC1L81 & (RB4_dffs[5] # FD1L9Q) # !RC1L81 & RB4_dffs[5] & !FD1L9Q;
RB4_dffs[4] = DFFE(RB4_dffs[4]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--V1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102
--operation mode is normal

V1L11 = (Q52_sload_path[2] & !Q52_sload_path[4]) & CASCADE(V1L21);


--WB81_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB81_aeb_out = Q52_sload_path[14] & !Q52_sload_path[12] & !Q52_sload_path[13];


--WB71_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

WB71_aeb_out = Q52_sload_path[9] & Q52_sload_path[10] & Q52_sload_path[11] & !Q52_sload_path[8];


--WB51_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

WB51_aeb_out = Q52_sload_path[0] & Q52_sload_path[1] & Q52_sload_path[2] & Q52_sload_path[3];


--WB61_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

WB61_aeb_out = Q52_sload_path[4] & !Q52_sload_path[5] & !Q52_sload_path[6] & !Q52_sload_path[7];


--DC1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33
--operation mode is normal

DC1L8Q_lut_out = Q01L41 & (DC1L01Q # DC1L8Q & !DB1L95Q) # !Q01L41 & DC1L8Q & !DB1L95Q;
DC1L8Q = DFFE(DC1L8Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--KB1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9]
--operation mode is normal

KB1_inst10[9]_lut_out = COM_AD_D[11];
KB1_inst10[9] = DFFE(KB1_inst10[9]_lut_out, GLOBAL(TE1_outclock0), , , );


--WB6_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

WB6_agb_out = KB1_inst10[9] & (WB6_lcarry[8] # !COM_AD_D[11]) # !KB1_inst10[9] & WB6_lcarry[8] & !COM_AD_D[11];


--RE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0
--operation mode is normal

RE1L51Q_lut_out = RE1L71 & (RE1_B_srg[2] & RE1L81 # !RE1_B_srg[2] & RE1_B_srg[3]);
RE1L51Q = DFFE(RE1L51Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--RE1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0
--operation mode is normal

RE1L61Q_lut_out = RE1_B_srg[1] & !RE1_B_srg[2] & (RE1L91 # RE1L02);
RE1L61Q = DFFE(RE1L61Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--PE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~10
--operation mode is normal

PE1L31Q_lut_out = PE1L3 & L1L4Q & PE1L31Q # !PE1L3 & (PE1L31Q # PE1L4 & !L1L4Q);
PE1L31Q = DFFE(PE1L31Q_lut_out, GLOBAL(TE1_outclock1), , , );


--PE1L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~159
--operation mode is normal

PE1L2 = !PE1L31Q & (RE1L51Q # RE1L61Q);


--RE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0
--operation mode is normal

RE2L51Q_lut_out = RE2L71 & (RE2_B_srg[2] & RE2L81 # !RE2_B_srg[2] & RE2_B_srg[3]);
RE2L51Q = DFFE(RE2L51Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--RE2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0
--operation mode is normal

RE2L61Q_lut_out = RE2_B_srg[1] & !RE2_B_srg[2] & (RE2L91 # RE2L02);
RE2L61Q = DFFE(RE2L61Q_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--PE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~10
--operation mode is normal

PE2L31Q_lut_out = PE2L3 & L1L4Q & PE2L31Q # !PE2L3 & (PE2L31Q # PE2L4 & !L1L4Q);
PE2L31Q = DFFE(PE2L31Q_lut_out, GLOBAL(TE1_outclock1), , , );


--PE2L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~159
--operation mode is normal

PE2L2 = !PE2L31Q & (RE2L51Q # RE2L61Q);


--SD1L31 is daq:inst_daq|trigger:inst_trigger|i35~31
--operation mode is normal

SD1L31 = !XD1L1Q & !SD1_ATWDTrigger_A_sig;


--SD1_last_A is daq:inst_daq|trigger:inst_trigger|last_A
--operation mode is normal

SD1_last_A_lut_out = SD1_i183 # SD1_last_A & (SD1_ATWDTrigger_B_shift[0] # !SD1_ATWDTrigger_B_sig);
SD1_last_A = DFFE(SD1_last_A_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1L61 is daq:inst_daq|trigger:inst_trigger|i54~31
--operation mode is normal

SD1L61 = !XD2L1Q & !SD1_ATWDTrigger_B_sig;


--SD1L51 is daq:inst_daq|trigger:inst_trigger|i38~39
--operation mode is normal

SD1L51 = (SD1L31 & (!SD1L61 # !SD1_last_A) # !M1_DAQ_ctrl_local.enable_AB[1]) & CASCADE(SD1L41);


--SD1L41 is daq:inst_daq|trigger:inst_trigger|i38~38
--operation mode is normal

SD1L41 = M1_DAQ_ctrl_local.enable_AB[0] & M1_DAQ_ctrl_local.enable_DAQ & !AE2L1Q & !AE1L1Q;


--BE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6950
--operation mode is normal

BE1L842 = BE1L423Q # !BE1L213Q;


--BE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6951
--operation mode is normal

BE1L942 = BE1L323Q # BE1L513Q;


--L1L1Q is ROC:inst_ROC|RST_state~10
--operation mode is normal

L1L1Q_lut_out = VCC;
L1L1Q = DFFE(L1L1Q_lut_out, GLOBAL(TE1_outclock0), , , );


--ME1_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_up
--operation mode is normal

ME1_got_pre_lc_up_lut_out = !ME1_i449 & (ME1_got_pre_lc_up # ME1L16 & !ME1L783);
ME1_got_pre_lc_up = DFFE(ME1_got_pre_lc_up_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_up
--operation mode is normal

ME1_got_post_lc_up_lut_out = !ME1L34 & !ME1L25 & (ME1L75 # ME1_got_post_lc_up);
ME1_got_post_lc_up = DFFE(ME1_got_post_lc_up_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i462~85
--operation mode is normal

ME1L55 = !ME1_got_pre_lc_up & !ME1_got_post_lc_up;


--ME1_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_down
--operation mode is normal

ME1_got_post_lc_down_lut_out = !ME1L34 & !ME1L25 & (ME1L85 # ME1_got_post_lc_down);
ME1_got_post_lc_down = DFFE(ME1_got_post_lc_down_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_down
--operation mode is normal

ME1_got_pre_lc_down_lut_out = !ME1_i449 & (ME1_got_pre_lc_down # ME1L97 & !ME1L783);
ME1_got_pre_lc_down = DFFE(ME1_got_pre_lc_down_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i462~86
--operation mode is normal

ME1L65 = ME1L55 & (M1_LC_ctrl_local.LC_up_and_down # !ME1_got_post_lc_down & !ME1_got_pre_lc_down) # !ME1L55 & M1_LC_ctrl_local.LC_up_and_down & !ME1_got_post_lc_down & !ME1_got_pre_lc_down;


--ME1_got_selfLC is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_selfLC
--operation mode is normal

ME1_got_selfLC_lut_out = ME2L982 & ME1L69 & !ME1L34 & !ME1L25;
ME1_got_selfLC = DFFE(ME1_got_selfLC_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28]
--operation mode is normal

BE1_settle_cnt[28]_lut_out = BE1L052 & (BE1_settle_cnt[28] # BE1L302 & BE1L323Q) # !BE1L052 & BE1L302 & BE1L323Q;
BE1_settle_cnt[28] = DFFE(BE1_settle_cnt[28]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29]
--operation mode is normal

BE1_settle_cnt[29]_lut_out = BE1L052 & (BE1_settle_cnt[29] # BE1L502 & BE1L323Q) # !BE1L052 & BE1L502 & BE1L323Q;
BE1_settle_cnt[29] = DFFE(BE1_settle_cnt[29]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30]
--operation mode is normal

BE1_settle_cnt[30]_lut_out = BE1L052 & (BE1_settle_cnt[30] # BE1L702 & BE1L323Q) # !BE1L052 & BE1L702 & BE1L323Q;
BE1_settle_cnt[30] = DFFE(BE1_settle_cnt[30]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31]
--operation mode is normal

BE1_settle_cnt[31]_lut_out = BE1L052 & (BE1_settle_cnt[31] # BE1L902 & BE1L323Q) # !BE1L052 & BE1L902 & BE1L323Q;
BE1_settle_cnt[31] = DFFE(BE1_settle_cnt[31]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L272 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495
--operation mode is normal

BE1L272 = !BE1_settle_cnt[28] & !BE1_settle_cnt[29] & !BE1_settle_cnt[30] & !BE1_settle_cnt[31];


--BE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24]
--operation mode is normal

BE1_settle_cnt[24]_lut_out = BE1L052 & (BE1_settle_cnt[24] # BE1L591 & BE1L323Q) # !BE1L052 & BE1L591 & BE1L323Q;
BE1_settle_cnt[24] = DFFE(BE1_settle_cnt[24]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25]
--operation mode is normal

BE1_settle_cnt[25]_lut_out = BE1L052 & (BE1_settle_cnt[25] # BE1L791 & BE1L323Q) # !BE1L052 & BE1L791 & BE1L323Q;
BE1_settle_cnt[25] = DFFE(BE1_settle_cnt[25]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26]
--operation mode is normal

BE1_settle_cnt[26]_lut_out = BE1L052 & (BE1_settle_cnt[26] # BE1L991 & BE1L323Q) # !BE1L052 & BE1L991 & BE1L323Q;
BE1_settle_cnt[26] = DFFE(BE1_settle_cnt[26]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27]
--operation mode is normal

BE1_settle_cnt[27]_lut_out = BE1L052 & (BE1_settle_cnt[27] # BE1L102 & BE1L323Q) # !BE1L052 & BE1L102 & BE1L323Q;
BE1_settle_cnt[27] = DFFE(BE1_settle_cnt[27]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L672 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503
--operation mode is normal

BE1L672 = (!BE1_settle_cnt[24] & !BE1_settle_cnt[25] & !BE1_settle_cnt[26] & !BE1_settle_cnt[27]) & CASCADE(BE1L272);


--BE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20]
--operation mode is normal

BE1_settle_cnt[20]_lut_out = BE1L052 & (BE1_settle_cnt[20] # BE1L781 & BE1L323Q) # !BE1L052 & BE1L781 & BE1L323Q;
BE1_settle_cnt[20] = DFFE(BE1_settle_cnt[20]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21]
--operation mode is normal

BE1_settle_cnt[21]_lut_out = BE1L052 & (BE1_settle_cnt[21] # BE1L981 & BE1L323Q) # !BE1L052 & BE1L981 & BE1L323Q;
BE1_settle_cnt[21] = DFFE(BE1_settle_cnt[21]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22]
--operation mode is normal

BE1_settle_cnt[22]_lut_out = BE1L052 & (BE1_settle_cnt[22] # BE1L191 & BE1L323Q) # !BE1L052 & BE1L191 & BE1L323Q;
BE1_settle_cnt[22] = DFFE(BE1_settle_cnt[22]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23]
--operation mode is normal

BE1_settle_cnt[23]_lut_out = BE1L052 & (BE1_settle_cnt[23] # BE1L391 & BE1L323Q) # !BE1L052 & BE1L391 & BE1L323Q;
BE1_settle_cnt[23] = DFFE(BE1_settle_cnt[23]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L372 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497
--operation mode is normal

BE1L372 = !BE1_settle_cnt[20] & !BE1_settle_cnt[21] & !BE1_settle_cnt[22] & !BE1_settle_cnt[23];


--BE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16]
--operation mode is normal

BE1_settle_cnt[16]_lut_out = BE1L052 & (BE1_settle_cnt[16] # BE1L971 & BE1L323Q) # !BE1L052 & BE1L971 & BE1L323Q;
BE1_settle_cnt[16] = DFFE(BE1_settle_cnt[16]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17]
--operation mode is normal

BE1_settle_cnt[17]_lut_out = BE1L052 & (BE1_settle_cnt[17] # BE1L181 & BE1L323Q) # !BE1L052 & BE1L181 & BE1L323Q;
BE1_settle_cnt[17] = DFFE(BE1_settle_cnt[17]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18]
--operation mode is normal

BE1_settle_cnt[18]_lut_out = BE1L052 & (BE1_settle_cnt[18] # BE1L381 & BE1L323Q) # !BE1L052 & BE1L381 & BE1L323Q;
BE1_settle_cnt[18] = DFFE(BE1_settle_cnt[18]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19]
--operation mode is normal

BE1_settle_cnt[19]_lut_out = BE1L052 & (BE1_settle_cnt[19] # BE1L581 & BE1L323Q) # !BE1L052 & BE1L581 & BE1L323Q;
BE1_settle_cnt[19] = DFFE(BE1_settle_cnt[19]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L772 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504
--operation mode is normal

BE1L772 = (!BE1_settle_cnt[16] & !BE1_settle_cnt[17] & !BE1_settle_cnt[18] & !BE1_settle_cnt[19]) & CASCADE(BE1L372);


--BE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12]
--operation mode is normal

BE1_settle_cnt[12]_lut_out = BE1L052 & (BE1_settle_cnt[12] # BE1L171 & BE1L323Q) # !BE1L052 & BE1L171 & BE1L323Q;
BE1_settle_cnt[12] = DFFE(BE1_settle_cnt[12]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13]
--operation mode is normal

BE1_settle_cnt[13]_lut_out = BE1L052 & (BE1_settle_cnt[13] # BE1L371 & BE1L323Q) # !BE1L052 & BE1L371 & BE1L323Q;
BE1_settle_cnt[13] = DFFE(BE1_settle_cnt[13]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14]
--operation mode is normal

BE1_settle_cnt[14]_lut_out = BE1L052 & (BE1_settle_cnt[14] # BE1L571 & BE1L323Q) # !BE1L052 & BE1L571 & BE1L323Q;
BE1_settle_cnt[14] = DFFE(BE1_settle_cnt[14]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15]
--operation mode is normal

BE1_settle_cnt[15]_lut_out = BE1L052 & (BE1_settle_cnt[15] # BE1L771 & BE1L323Q) # !BE1L052 & BE1L771 & BE1L323Q;
BE1_settle_cnt[15] = DFFE(BE1_settle_cnt[15]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L472 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499
--operation mode is normal

BE1L472 = !BE1_settle_cnt[12] & !BE1_settle_cnt[13] & !BE1_settle_cnt[14] & !BE1_settle_cnt[15];


--BE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8]
--operation mode is normal

BE1_settle_cnt[8]_lut_out = BE1L052 & (BE1_settle_cnt[8] # BE1L361 & BE1L323Q) # !BE1L052 & BE1L361 & BE1L323Q;
BE1_settle_cnt[8] = DFFE(BE1_settle_cnt[8]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9]
--operation mode is normal

BE1_settle_cnt[9]_lut_out = BE1L052 & (BE1_settle_cnt[9] # BE1L561 & BE1L323Q) # !BE1L052 & BE1L561 & BE1L323Q;
BE1_settle_cnt[9] = DFFE(BE1_settle_cnt[9]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10]
--operation mode is normal

BE1_settle_cnt[10]_lut_out = BE1L052 & (BE1_settle_cnt[10] # BE1L761 & BE1L323Q) # !BE1L052 & BE1L761 & BE1L323Q;
BE1_settle_cnt[10] = DFFE(BE1_settle_cnt[10]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11]
--operation mode is normal

BE1_settle_cnt[11]_lut_out = BE1L052 & (BE1_settle_cnt[11] # BE1L961 & BE1L323Q) # !BE1L052 & BE1L961 & BE1L323Q;
BE1_settle_cnt[11] = DFFE(BE1_settle_cnt[11]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L872 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505
--operation mode is normal

BE1L872 = (!BE1_settle_cnt[8] & !BE1_settle_cnt[9] & !BE1_settle_cnt[10] & !BE1_settle_cnt[11]) & CASCADE(BE1L472);


--BE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7]
--operation mode is normal

BE1_settle_cnt[7]_lut_out = BE1L052 & (BE1_settle_cnt[7] # BE1L161 & BE1L323Q) # !BE1L052 & BE1L161 & BE1L323Q;
BE1_settle_cnt[7] = DFFE(BE1_settle_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4]
--operation mode is normal

BE1_settle_cnt[4]_lut_out = BE1L052 & (BE1_settle_cnt[4] # BE1L551 & BE1L323Q) # !BE1L052 & BE1L551 & BE1L323Q;
BE1_settle_cnt[4] = DFFE(BE1_settle_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5]
--operation mode is normal

BE1_settle_cnt[5]_lut_out = BE1L052 & (BE1_settle_cnt[5] # BE1L751 & BE1L323Q) # !BE1L052 & BE1L751 & BE1L323Q;
BE1_settle_cnt[5] = DFFE(BE1_settle_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6]
--operation mode is normal

BE1_settle_cnt[6]_lut_out = BE1L052 & (BE1_settle_cnt[6] # BE1L951 & BE1L323Q) # !BE1L052 & BE1L951 & BE1L323Q;
BE1_settle_cnt[6] = DFFE(BE1_settle_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L572 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501
--operation mode is normal

BE1L572 = BE1_settle_cnt[7] & !BE1_settle_cnt[4] & !BE1_settle_cnt[5] & !BE1_settle_cnt[6];


--BE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]
--operation mode is normal

BE1_settle_cnt[0]_lut_out = BE1L741 & (BE1L323Q # BE1L052 & BE1_settle_cnt[0]) # !BE1L741 & BE1L052 & BE1_settle_cnt[0];
BE1_settle_cnt[0] = DFFE(BE1_settle_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1]
--operation mode is normal

BE1_settle_cnt[1]_lut_out = BE1L052 & (BE1_settle_cnt[1] # BE1L941 & BE1L323Q) # !BE1L052 & BE1L941 & BE1L323Q;
BE1_settle_cnt[1] = DFFE(BE1_settle_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2]
--operation mode is normal

BE1_settle_cnt[2]_lut_out = BE1L052 & (BE1_settle_cnt[2] # BE1L151 & BE1L323Q) # !BE1L052 & BE1L151 & BE1L323Q;
BE1_settle_cnt[2] = DFFE(BE1_settle_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3]
--operation mode is normal

BE1_settle_cnt[3]_lut_out = BE1L052 & (BE1_settle_cnt[3] # BE1L351 & BE1L323Q) # !BE1L052 & BE1L351 & BE1L323Q;
BE1_settle_cnt[3] = DFFE(BE1_settle_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L972 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506
--operation mode is normal

BE1L972 = (!BE1_settle_cnt[0] & !BE1_settle_cnt[1] & !BE1_settle_cnt[2] & !BE1_settle_cnt[3]) & CASCADE(BE1L572);


--BE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28]
--operation mode is normal

BE1_digitize_cnt[28]_lut_out = BE1L37 & (BE1_digitize_cnt[28] # BE1L041 & BE1L613Q) # !BE1L37 & BE1L041 & BE1L613Q;
BE1_digitize_cnt[28] = DFFE(BE1_digitize_cnt[28]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29]
--operation mode is normal

BE1_digitize_cnt[29]_lut_out = BE1L37 & (BE1_digitize_cnt[29] # BE1L241 & BE1L613Q) # !BE1L37 & BE1L241 & BE1L613Q;
BE1_digitize_cnt[29] = DFFE(BE1_digitize_cnt[29]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30]
--operation mode is normal

BE1_digitize_cnt[30]_lut_out = BE1L37 & (BE1_digitize_cnt[30] # BE1L441 & BE1L613Q) # !BE1L37 & BE1L441 & BE1L613Q;
BE1_digitize_cnt[30] = DFFE(BE1_digitize_cnt[30]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31]
--operation mode is normal

BE1_digitize_cnt[31]_lut_out = BE1L37 & (BE1_digitize_cnt[31] # BE1L641 & BE1L613Q) # !BE1L37 & BE1L641 & BE1L613Q;
BE1_digitize_cnt[31] = DFFE(BE1_digitize_cnt[31]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496
--operation mode is normal

BE1L92 = !BE1_digitize_cnt[28] & !BE1_digitize_cnt[29] & !BE1_digitize_cnt[30] & !BE1_digitize_cnt[31];


--BE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24]
--operation mode is normal

BE1_digitize_cnt[24]_lut_out = BE1L37 & (BE1_digitize_cnt[24] # BE1L231 & BE1L613Q) # !BE1L37 & BE1L231 & BE1L613Q;
BE1_digitize_cnt[24] = DFFE(BE1_digitize_cnt[24]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25]
--operation mode is normal

BE1_digitize_cnt[25]_lut_out = BE1L37 & (BE1_digitize_cnt[25] # BE1L431 & BE1L613Q) # !BE1L37 & BE1L431 & BE1L613Q;
BE1_digitize_cnt[25] = DFFE(BE1_digitize_cnt[25]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26]
--operation mode is normal

BE1_digitize_cnt[26]_lut_out = BE1L37 & (BE1_digitize_cnt[26] # BE1L631 & BE1L613Q) # !BE1L37 & BE1L631 & BE1L613Q;
BE1_digitize_cnt[26] = DFFE(BE1_digitize_cnt[26]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27]
--operation mode is normal

BE1_digitize_cnt[27]_lut_out = BE1L37 & (BE1_digitize_cnt[27] # BE1L831 & BE1L613Q) # !BE1L37 & BE1L831 & BE1L613Q;
BE1_digitize_cnt[27] = DFFE(BE1_digitize_cnt[27]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L33 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504
--operation mode is normal

BE1L33 = (!BE1_digitize_cnt[24] & !BE1_digitize_cnt[25] & !BE1_digitize_cnt[26] & !BE1_digitize_cnt[27]) & CASCADE(BE1L92);


--BE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20]
--operation mode is normal

BE1_digitize_cnt[20]_lut_out = BE1L37 & (BE1_digitize_cnt[20] # BE1L421 & BE1L613Q) # !BE1L37 & BE1L421 & BE1L613Q;
BE1_digitize_cnt[20] = DFFE(BE1_digitize_cnt[20]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21]
--operation mode is normal

BE1_digitize_cnt[21]_lut_out = BE1L37 & (BE1_digitize_cnt[21] # BE1L621 & BE1L613Q) # !BE1L37 & BE1L621 & BE1L613Q;
BE1_digitize_cnt[21] = DFFE(BE1_digitize_cnt[21]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22]
--operation mode is normal

BE1_digitize_cnt[22]_lut_out = BE1L37 & (BE1_digitize_cnt[22] # BE1L821 & BE1L613Q) # !BE1L37 & BE1L821 & BE1L613Q;
BE1_digitize_cnt[22] = DFFE(BE1_digitize_cnt[22]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23]
--operation mode is normal

BE1_digitize_cnt[23]_lut_out = BE1L37 & (BE1_digitize_cnt[23] # BE1L031 & BE1L613Q) # !BE1L37 & BE1L031 & BE1L613Q;
BE1_digitize_cnt[23] = DFFE(BE1_digitize_cnt[23]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L03 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498
--operation mode is normal

BE1L03 = !BE1_digitize_cnt[20] & !BE1_digitize_cnt[21] & !BE1_digitize_cnt[22] & !BE1_digitize_cnt[23];


--BE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16]
--operation mode is normal

BE1_digitize_cnt[16]_lut_out = BE1L37 & (BE1_digitize_cnt[16] # BE1L611 & BE1L613Q) # !BE1L37 & BE1L611 & BE1L613Q;
BE1_digitize_cnt[16] = DFFE(BE1_digitize_cnt[16]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17]
--operation mode is normal

BE1_digitize_cnt[17]_lut_out = BE1L37 & (BE1_digitize_cnt[17] # BE1L811 & BE1L613Q) # !BE1L37 & BE1L811 & BE1L613Q;
BE1_digitize_cnt[17] = DFFE(BE1_digitize_cnt[17]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18]
--operation mode is normal

BE1_digitize_cnt[18]_lut_out = BE1L37 & (BE1_digitize_cnt[18] # BE1L021 & BE1L613Q) # !BE1L37 & BE1L021 & BE1L613Q;
BE1_digitize_cnt[18] = DFFE(BE1_digitize_cnt[18]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19]
--operation mode is normal

BE1_digitize_cnt[19]_lut_out = BE1L37 & (BE1_digitize_cnt[19] # BE1L221 & BE1L613Q) # !BE1L37 & BE1L221 & BE1L613Q;
BE1_digitize_cnt[19] = DFFE(BE1_digitize_cnt[19]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L43 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505
--operation mode is normal

BE1L43 = (!BE1_digitize_cnt[16] & !BE1_digitize_cnt[17] & !BE1_digitize_cnt[18] & !BE1_digitize_cnt[19]) & CASCADE(BE1L03);


--BE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12]
--operation mode is normal

BE1_digitize_cnt[12]_lut_out = BE1L37 & (BE1_digitize_cnt[12] # BE1L801 & BE1L613Q) # !BE1L37 & BE1L801 & BE1L613Q;
BE1_digitize_cnt[12] = DFFE(BE1_digitize_cnt[12]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13]
--operation mode is normal

BE1_digitize_cnt[13]_lut_out = BE1L37 & (BE1_digitize_cnt[13] # BE1L011 & BE1L613Q) # !BE1L37 & BE1L011 & BE1L613Q;
BE1_digitize_cnt[13] = DFFE(BE1_digitize_cnt[13]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14]
--operation mode is normal

BE1_digitize_cnt[14]_lut_out = BE1L37 & (BE1_digitize_cnt[14] # BE1L211 & BE1L613Q) # !BE1L37 & BE1L211 & BE1L613Q;
BE1_digitize_cnt[14] = DFFE(BE1_digitize_cnt[14]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15]
--operation mode is normal

BE1_digitize_cnt[15]_lut_out = BE1L37 & (BE1_digitize_cnt[15] # BE1L411 & BE1L613Q) # !BE1L37 & BE1L411 & BE1L613Q;
BE1_digitize_cnt[15] = DFFE(BE1_digitize_cnt[15]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500
--operation mode is normal

BE1L13 = !BE1_digitize_cnt[12] & !BE1_digitize_cnt[13] & !BE1_digitize_cnt[14] & !BE1_digitize_cnt[15];


--BE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9]
--operation mode is normal

BE1_digitize_cnt[9]_lut_out = BE1L37 & (BE1_digitize_cnt[9] # BE1L201 & BE1L613Q) # !BE1L37 & BE1L201 & BE1L613Q;
BE1_digitize_cnt[9] = DFFE(BE1_digitize_cnt[9]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8]
--operation mode is normal

BE1_digitize_cnt[8]_lut_out = BE1L37 & (BE1_digitize_cnt[8] # BE1L001 & BE1L613Q) # !BE1L37 & BE1L001 & BE1L613Q;
BE1_digitize_cnt[8] = DFFE(BE1_digitize_cnt[8]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10]
--operation mode is normal

BE1_digitize_cnt[10]_lut_out = BE1L37 & (BE1_digitize_cnt[10] # BE1L401 & BE1L613Q) # !BE1L37 & BE1L401 & BE1L613Q;
BE1_digitize_cnt[10] = DFFE(BE1_digitize_cnt[10]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11]
--operation mode is normal

BE1_digitize_cnt[11]_lut_out = BE1L37 & (BE1_digitize_cnt[11] # BE1L601 & BE1L613Q) # !BE1L37 & BE1L601 & BE1L613Q;
BE1_digitize_cnt[11] = DFFE(BE1_digitize_cnt[11]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L53 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506
--operation mode is normal

BE1L53 = (BE1_digitize_cnt[9] & !BE1_digitize_cnt[8] & !BE1_digitize_cnt[10] & !BE1_digitize_cnt[11]) & CASCADE(BE1L13);


--BE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4]
--operation mode is normal

BE1_digitize_cnt[4]_lut_out = BE1L37 & (BE1_digitize_cnt[4] # BE1L29 & BE1L613Q) # !BE1L37 & BE1L29 & BE1L613Q;
BE1_digitize_cnt[4] = DFFE(BE1_digitize_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5]
--operation mode is normal

BE1_digitize_cnt[5]_lut_out = BE1L37 & (BE1_digitize_cnt[5] # BE1L49 & BE1L613Q) # !BE1L37 & BE1L49 & BE1L613Q;
BE1_digitize_cnt[5] = DFFE(BE1_digitize_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6]
--operation mode is normal

BE1_digitize_cnt[6]_lut_out = BE1L37 & (BE1_digitize_cnt[6] # BE1L69 & BE1L613Q) # !BE1L37 & BE1L69 & BE1L613Q;
BE1_digitize_cnt[6] = DFFE(BE1_digitize_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7]
--operation mode is normal

BE1_digitize_cnt[7]_lut_out = BE1L37 & (BE1_digitize_cnt[7] # BE1L89 & BE1L613Q) # !BE1L37 & BE1L89 & BE1L613Q;
BE1_digitize_cnt[7] = DFFE(BE1_digitize_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L23 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502
--operation mode is normal

BE1L23 = !BE1_digitize_cnt[4] & !BE1_digitize_cnt[5] & !BE1_digitize_cnt[6] & !BE1_digitize_cnt[7];


--BE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]
--operation mode is normal

BE1_digitize_cnt[0]_lut_out = BE1L152 # BE1_digitize_cnt[0] & (!BE1L042 # !BE1L742);
BE1_digitize_cnt[0] = DFFE(BE1_digitize_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1]
--operation mode is normal

BE1_digitize_cnt[1]_lut_out = BE1L522 # BE1_digitize_cnt[1] & (!BE1L042 # !BE1L742);
BE1_digitize_cnt[1] = DFFE(BE1_digitize_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2]
--operation mode is normal

BE1_digitize_cnt[2]_lut_out = BE1L37 & (BE1_digitize_cnt[2] # BE1L88 & BE1L613Q) # !BE1L37 & BE1L88 & BE1L613Q;
BE1_digitize_cnt[2] = DFFE(BE1_digitize_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3]
--operation mode is normal

BE1_digitize_cnt[3]_lut_out = BE1L37 & (BE1_digitize_cnt[3] # BE1L09 & BE1L613Q) # !BE1L37 & BE1L09 & BE1L613Q;
BE1_digitize_cnt[3] = DFFE(BE1_digitize_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L63 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507
--operation mode is normal

BE1L63 = (!BE1_digitize_cnt[0] & !BE1_digitize_cnt[1] & !BE1_digitize_cnt[2] & !BE1_digitize_cnt[3]) & CASCADE(BE1L23);


--BE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10
--operation mode is normal

BE1L21 = BE1L023Q & !L1L4Q;


--BE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7]
--operation mode is normal

BE1_readout_cnt[7]_lut_out = BE1L07 # BE1L77 # BE1L422 & BE1L023Q;
BE1_readout_cnt[7] = DFFE(BE1_readout_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91
--operation mode is normal

BE1L952 = BE1_readout_cnt[4] & BE1_readout_cnt[5] & BE1_readout_cnt[6] & !BE1_readout_cnt[7];


--BE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93
--operation mode is normal

BE1L062 = (BE1_readout_cnt[0] & BE1_readout_cnt[1] & BE1_readout_cnt[2] & BE1_readout_cnt[3]) & CASCADE(BE1L952);


--SD1L81 is daq:inst_daq|trigger:inst_trigger|i57~24
--operation mode is normal

SD1L81 = (SD1L61 & (SD1_last_A # !SD1L31) # !M1_DAQ_ctrl_local.enable_AB[0]) & CASCADE(SD1L71);


--SD1L71 is daq:inst_daq|trigger:inst_trigger|i57~23
--operation mode is normal

SD1L71 = M1_DAQ_ctrl_local.enable_AB[1] & M1_DAQ_ctrl_local.enable_DAQ & !AE2L1Q & !AE1L1Q;


--BE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7002
--operation mode is normal

BE2L942 = BE2L423Q # !BE1L213Q;


--BE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7003
--operation mode is normal

BE2L052 = BE2L613Q # BE2L023Q;


--ME2_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_up
--operation mode is normal

ME2_got_pre_lc_up_lut_out = !ME2_i449 & (ME2_got_pre_lc_up # ME2L16 & !ME2L235);
ME2_got_pre_lc_up = DFFE(ME2_got_pre_lc_up_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_up
--operation mode is normal

ME2_got_post_lc_up_lut_out = !ME2L34 & !ME2L25 & (ME2L75 # ME2_got_post_lc_up);
ME2_got_post_lc_up = DFFE(ME2_got_post_lc_up_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~85
--operation mode is normal

ME2L55 = !ME2_got_pre_lc_up & !ME2_got_post_lc_up;


--ME2_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_down
--operation mode is normal

ME2_got_post_lc_down_lut_out = !ME2L34 & !ME2L25 & (ME2L85 # ME2_got_post_lc_down);
ME2_got_post_lc_down = DFFE(ME2_got_post_lc_down_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_down
--operation mode is normal

ME2_got_pre_lc_down_lut_out = !ME2_i449 & (ME2_got_pre_lc_down # ME2L97 & !ME2L235);
ME2_got_pre_lc_down = DFFE(ME2_got_pre_lc_down_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~86
--operation mode is normal

ME2L65 = ME2L55 & (M1_LC_ctrl_local.LC_up_and_down # !ME2_got_post_lc_down & !ME2_got_pre_lc_down) # !ME2L55 & M1_LC_ctrl_local.LC_up_and_down & !ME2_got_post_lc_down & !ME2_got_pre_lc_down;


--ME2_got_selfLC is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_selfLC
--operation mode is normal

ME2_got_selfLC_lut_out = ME2L69 & !ME2L34 & !ME2L25;
ME2_got_selfLC = DFFE(ME2_got_selfLC_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28]
--operation mode is normal

BE2_settle_cnt[28]_lut_out = BE2L252 & (BE2_settle_cnt[28] # BE2L202 & BE2L323Q) # !BE2L252 & BE2L202 & BE2L323Q;
BE2_settle_cnt[28] = DFFE(BE2_settle_cnt[28]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29]
--operation mode is normal

BE2_settle_cnt[29]_lut_out = BE2L252 & (BE2_settle_cnt[29] # BE2L402 & BE2L323Q) # !BE2L252 & BE2L402 & BE2L323Q;
BE2_settle_cnt[29] = DFFE(BE2_settle_cnt[29]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30]
--operation mode is normal

BE2_settle_cnt[30]_lut_out = BE2L252 & (BE2_settle_cnt[30] # BE2L602 & BE2L323Q) # !BE2L252 & BE2L602 & BE2L323Q;
BE2_settle_cnt[30] = DFFE(BE2_settle_cnt[30]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31]
--operation mode is normal

BE2_settle_cnt[31]_lut_out = BE2L252 & (BE2_settle_cnt[31] # BE2L802 & BE2L323Q) # !BE2L252 & BE2L802 & BE2L323Q;
BE2_settle_cnt[31] = DFFE(BE2_settle_cnt[31]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L472 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495
--operation mode is normal

BE2L472 = !BE2_settle_cnt[28] & !BE2_settle_cnt[29] & !BE2_settle_cnt[30] & !BE2_settle_cnt[31];


--BE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24]
--operation mode is normal

BE2_settle_cnt[24]_lut_out = BE2L252 & (BE2_settle_cnt[24] # BE2L491 & BE2L323Q) # !BE2L252 & BE2L491 & BE2L323Q;
BE2_settle_cnt[24] = DFFE(BE2_settle_cnt[24]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25]
--operation mode is normal

BE2_settle_cnt[25]_lut_out = BE2L252 & (BE2_settle_cnt[25] # BE2L691 & BE2L323Q) # !BE2L252 & BE2L691 & BE2L323Q;
BE2_settle_cnt[25] = DFFE(BE2_settle_cnt[25]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26]
--operation mode is normal

BE2_settle_cnt[26]_lut_out = BE2L252 & (BE2_settle_cnt[26] # BE2L891 & BE2L323Q) # !BE2L252 & BE2L891 & BE2L323Q;
BE2_settle_cnt[26] = DFFE(BE2_settle_cnt[26]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27]
--operation mode is normal

BE2_settle_cnt[27]_lut_out = BE2L252 & (BE2_settle_cnt[27] # BE2L002 & BE2L323Q) # !BE2L252 & BE2L002 & BE2L323Q;
BE2_settle_cnt[27] = DFFE(BE2_settle_cnt[27]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L872 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503
--operation mode is normal

BE2L872 = (!BE2_settle_cnt[24] & !BE2_settle_cnt[25] & !BE2_settle_cnt[26] & !BE2_settle_cnt[27]) & CASCADE(BE2L472);


--BE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20]
--operation mode is normal

BE2_settle_cnt[20]_lut_out = BE2L252 & (BE2_settle_cnt[20] # BE2L681 & BE2L323Q) # !BE2L252 & BE2L681 & BE2L323Q;
BE2_settle_cnt[20] = DFFE(BE2_settle_cnt[20]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21]
--operation mode is normal

BE2_settle_cnt[21]_lut_out = BE2L252 & (BE2_settle_cnt[21] # BE2L881 & BE2L323Q) # !BE2L252 & BE2L881 & BE2L323Q;
BE2_settle_cnt[21] = DFFE(BE2_settle_cnt[21]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22]
--operation mode is normal

BE2_settle_cnt[22]_lut_out = BE2L252 & (BE2_settle_cnt[22] # BE2L091 & BE2L323Q) # !BE2L252 & BE2L091 & BE2L323Q;
BE2_settle_cnt[22] = DFFE(BE2_settle_cnt[22]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23]
--operation mode is normal

BE2_settle_cnt[23]_lut_out = BE2L252 & (BE2_settle_cnt[23] # BE2L291 & BE2L323Q) # !BE2L252 & BE2L291 & BE2L323Q;
BE2_settle_cnt[23] = DFFE(BE2_settle_cnt[23]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L572 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497
--operation mode is normal

BE2L572 = !BE2_settle_cnt[20] & !BE2_settle_cnt[21] & !BE2_settle_cnt[22] & !BE2_settle_cnt[23];


--BE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16]
--operation mode is normal

BE2_settle_cnt[16]_lut_out = BE2L252 & (BE2_settle_cnt[16] # BE2L871 & BE2L323Q) # !BE2L252 & BE2L871 & BE2L323Q;
BE2_settle_cnt[16] = DFFE(BE2_settle_cnt[16]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17]
--operation mode is normal

BE2_settle_cnt[17]_lut_out = BE2L252 & (BE2_settle_cnt[17] # BE2L081 & BE2L323Q) # !BE2L252 & BE2L081 & BE2L323Q;
BE2_settle_cnt[17] = DFFE(BE2_settle_cnt[17]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18]
--operation mode is normal

BE2_settle_cnt[18]_lut_out = BE2L252 & (BE2_settle_cnt[18] # BE2L281 & BE2L323Q) # !BE2L252 & BE2L281 & BE2L323Q;
BE2_settle_cnt[18] = DFFE(BE2_settle_cnt[18]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19]
--operation mode is normal

BE2_settle_cnt[19]_lut_out = BE2L252 & (BE2_settle_cnt[19] # BE2L481 & BE2L323Q) # !BE2L252 & BE2L481 & BE2L323Q;
BE2_settle_cnt[19] = DFFE(BE2_settle_cnt[19]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L972 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504
--operation mode is normal

BE2L972 = (!BE2_settle_cnt[16] & !BE2_settle_cnt[17] & !BE2_settle_cnt[18] & !BE2_settle_cnt[19]) & CASCADE(BE2L572);


--BE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12]
--operation mode is normal

BE2_settle_cnt[12]_lut_out = BE2L252 & (BE2_settle_cnt[12] # BE2L071 & BE2L323Q) # !BE2L252 & BE2L071 & BE2L323Q;
BE2_settle_cnt[12] = DFFE(BE2_settle_cnt[12]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13]
--operation mode is normal

BE2_settle_cnt[13]_lut_out = BE2L252 & (BE2_settle_cnt[13] # BE2L271 & BE2L323Q) # !BE2L252 & BE2L271 & BE2L323Q;
BE2_settle_cnt[13] = DFFE(BE2_settle_cnt[13]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14]
--operation mode is normal

BE2_settle_cnt[14]_lut_out = BE2L252 & (BE2_settle_cnt[14] # BE2L471 & BE2L323Q) # !BE2L252 & BE2L471 & BE2L323Q;
BE2_settle_cnt[14] = DFFE(BE2_settle_cnt[14]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15]
--operation mode is normal

BE2_settle_cnt[15]_lut_out = BE2L252 & (BE2_settle_cnt[15] # BE2L671 & BE2L323Q) # !BE2L252 & BE2L671 & BE2L323Q;
BE2_settle_cnt[15] = DFFE(BE2_settle_cnt[15]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L672 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499
--operation mode is normal

BE2L672 = !BE2_settle_cnt[12] & !BE2_settle_cnt[13] & !BE2_settle_cnt[14] & !BE2_settle_cnt[15];


--BE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8]
--operation mode is normal

BE2_settle_cnt[8]_lut_out = BE2L252 & (BE2_settle_cnt[8] # BE2L261 & BE2L323Q) # !BE2L252 & BE2L261 & BE2L323Q;
BE2_settle_cnt[8] = DFFE(BE2_settle_cnt[8]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9]
--operation mode is normal

BE2_settle_cnt[9]_lut_out = BE2L252 & (BE2_settle_cnt[9] # BE2L461 & BE2L323Q) # !BE2L252 & BE2L461 & BE2L323Q;
BE2_settle_cnt[9] = DFFE(BE2_settle_cnt[9]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10]
--operation mode is normal

BE2_settle_cnt[10]_lut_out = BE2L252 & (BE2_settle_cnt[10] # BE2L661 & BE2L323Q) # !BE2L252 & BE2L661 & BE2L323Q;
BE2_settle_cnt[10] = DFFE(BE2_settle_cnt[10]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11]
--operation mode is normal

BE2_settle_cnt[11]_lut_out = BE2L252 & (BE2_settle_cnt[11] # BE2L861 & BE2L323Q) # !BE2L252 & BE2L861 & BE2L323Q;
BE2_settle_cnt[11] = DFFE(BE2_settle_cnt[11]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L082 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505
--operation mode is normal

BE2L082 = (!BE2_settle_cnt[8] & !BE2_settle_cnt[9] & !BE2_settle_cnt[10] & !BE2_settle_cnt[11]) & CASCADE(BE2L672);


--BE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7]
--operation mode is normal

BE2_settle_cnt[7]_lut_out = BE2L252 & (BE2_settle_cnt[7] # BE2L061 & BE2L323Q) # !BE2L252 & BE2L061 & BE2L323Q;
BE2_settle_cnt[7] = DFFE(BE2_settle_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4]
--operation mode is normal

BE2_settle_cnt[4]_lut_out = BE2L252 & (BE2_settle_cnt[4] # BE2L451 & BE2L323Q) # !BE2L252 & BE2L451 & BE2L323Q;
BE2_settle_cnt[4] = DFFE(BE2_settle_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5]
--operation mode is normal

BE2_settle_cnt[5]_lut_out = BE2L252 & (BE2_settle_cnt[5] # BE2L651 & BE2L323Q) # !BE2L252 & BE2L651 & BE2L323Q;
BE2_settle_cnt[5] = DFFE(BE2_settle_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6]
--operation mode is normal

BE2_settle_cnt[6]_lut_out = BE2L252 & (BE2_settle_cnt[6] # BE2L851 & BE2L323Q) # !BE2L252 & BE2L851 & BE2L323Q;
BE2_settle_cnt[6] = DFFE(BE2_settle_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L772 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501
--operation mode is normal

BE2L772 = BE2_settle_cnt[7] & !BE2_settle_cnt[4] & !BE2_settle_cnt[5] & !BE2_settle_cnt[6];


--BE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]
--operation mode is normal

BE2_settle_cnt[0]_lut_out = BE2L641 & (BE2L323Q # BE2L252 & BE2_settle_cnt[0]) # !BE2L641 & BE2L252 & BE2_settle_cnt[0];
BE2_settle_cnt[0] = DFFE(BE2_settle_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1]
--operation mode is normal

BE2_settle_cnt[1]_lut_out = BE2L252 & (BE2_settle_cnt[1] # BE2L841 & BE2L323Q) # !BE2L252 & BE2L841 & BE2L323Q;
BE2_settle_cnt[1] = DFFE(BE2_settle_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2]
--operation mode is normal

BE2_settle_cnt[2]_lut_out = BE2L252 & (BE2_settle_cnt[2] # BE2L051 & BE2L323Q) # !BE2L252 & BE2L051 & BE2L323Q;
BE2_settle_cnt[2] = DFFE(BE2_settle_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3]
--operation mode is normal

BE2_settle_cnt[3]_lut_out = BE2L252 & (BE2_settle_cnt[3] # BE2L251 & BE2L323Q) # !BE2L252 & BE2L251 & BE2L323Q;
BE2_settle_cnt[3] = DFFE(BE2_settle_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L182 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506
--operation mode is normal

BE2L182 = (!BE2_settle_cnt[0] & !BE2_settle_cnt[1] & !BE2_settle_cnt[2] & !BE2_settle_cnt[3]) & CASCADE(BE2L772);


--BE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28]
--operation mode is normal

BE2_digitize_cnt[28]_lut_out = BE2L352 & (BE2_digitize_cnt[28] # BE2L931 & BE2L713Q) # !BE2L352 & BE2L931 & BE2L713Q;
BE2_digitize_cnt[28] = DFFE(BE2_digitize_cnt[28]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29]
--operation mode is normal

BE2_digitize_cnt[29]_lut_out = BE2L352 & (BE2_digitize_cnt[29] # BE2L141 & BE2L713Q) # !BE2L352 & BE2L141 & BE2L713Q;
BE2_digitize_cnt[29] = DFFE(BE2_digitize_cnt[29]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30]
--operation mode is normal

BE2_digitize_cnt[30]_lut_out = BE2L352 & (BE2_digitize_cnt[30] # BE2L341 & BE2L713Q) # !BE2L352 & BE2L341 & BE2L713Q;
BE2_digitize_cnt[30] = DFFE(BE2_digitize_cnt[30]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31]
--operation mode is normal

BE2_digitize_cnt[31]_lut_out = BE2L352 & (BE2_digitize_cnt[31] # BE2L541 & BE2L713Q) # !BE2L352 & BE2L541 & BE2L713Q;
BE2_digitize_cnt[31] = DFFE(BE2_digitize_cnt[31]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496
--operation mode is normal

BE2L92 = !BE2_digitize_cnt[28] & !BE2_digitize_cnt[29] & !BE2_digitize_cnt[30] & !BE2_digitize_cnt[31];


--BE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24]
--operation mode is normal

BE2_digitize_cnt[24]_lut_out = BE2L352 & (BE2_digitize_cnt[24] # BE2L131 & BE2L713Q) # !BE2L352 & BE2L131 & BE2L713Q;
BE2_digitize_cnt[24] = DFFE(BE2_digitize_cnt[24]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25]
--operation mode is normal

BE2_digitize_cnt[25]_lut_out = BE2L352 & (BE2_digitize_cnt[25] # BE2L331 & BE2L713Q) # !BE2L352 & BE2L331 & BE2L713Q;
BE2_digitize_cnt[25] = DFFE(BE2_digitize_cnt[25]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26]
--operation mode is normal

BE2_digitize_cnt[26]_lut_out = BE2L352 & (BE2_digitize_cnt[26] # BE2L531 & BE2L713Q) # !BE2L352 & BE2L531 & BE2L713Q;
BE2_digitize_cnt[26] = DFFE(BE2_digitize_cnt[26]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27]
--operation mode is normal

BE2_digitize_cnt[27]_lut_out = BE2L352 & (BE2_digitize_cnt[27] # BE2L731 & BE2L713Q) # !BE2L352 & BE2L731 & BE2L713Q;
BE2_digitize_cnt[27] = DFFE(BE2_digitize_cnt[27]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L33 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504
--operation mode is normal

BE2L33 = (!BE2_digitize_cnt[24] & !BE2_digitize_cnt[25] & !BE2_digitize_cnt[26] & !BE2_digitize_cnt[27]) & CASCADE(BE2L92);


--BE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20]
--operation mode is normal

BE2_digitize_cnt[20]_lut_out = BE2L352 & (BE2_digitize_cnt[20] # BE2L321 & BE2L713Q) # !BE2L352 & BE2L321 & BE2L713Q;
BE2_digitize_cnt[20] = DFFE(BE2_digitize_cnt[20]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21]
--operation mode is normal

BE2_digitize_cnt[21]_lut_out = BE2L352 & (BE2_digitize_cnt[21] # BE2L521 & BE2L713Q) # !BE2L352 & BE2L521 & BE2L713Q;
BE2_digitize_cnt[21] = DFFE(BE2_digitize_cnt[21]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22]
--operation mode is normal

BE2_digitize_cnt[22]_lut_out = BE2L352 & (BE2_digitize_cnt[22] # BE2L721 & BE2L713Q) # !BE2L352 & BE2L721 & BE2L713Q;
BE2_digitize_cnt[22] = DFFE(BE2_digitize_cnt[22]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23]
--operation mode is normal

BE2_digitize_cnt[23]_lut_out = BE2L352 & (BE2_digitize_cnt[23] # BE2L921 & BE2L713Q) # !BE2L352 & BE2L921 & BE2L713Q;
BE2_digitize_cnt[23] = DFFE(BE2_digitize_cnt[23]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L03 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498
--operation mode is normal

BE2L03 = !BE2_digitize_cnt[20] & !BE2_digitize_cnt[21] & !BE2_digitize_cnt[22] & !BE2_digitize_cnt[23];


--BE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16]
--operation mode is normal

BE2_digitize_cnt[16]_lut_out = BE2L352 & (BE2_digitize_cnt[16] # BE2L511 & BE2L713Q) # !BE2L352 & BE2L511 & BE2L713Q;
BE2_digitize_cnt[16] = DFFE(BE2_digitize_cnt[16]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17]
--operation mode is normal

BE2_digitize_cnt[17]_lut_out = BE2L352 & (BE2_digitize_cnt[17] # BE2L711 & BE2L713Q) # !BE2L352 & BE2L711 & BE2L713Q;
BE2_digitize_cnt[17] = DFFE(BE2_digitize_cnt[17]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18]
--operation mode is normal

BE2_digitize_cnt[18]_lut_out = BE2L352 & (BE2_digitize_cnt[18] # BE2L911 & BE2L713Q) # !BE2L352 & BE2L911 & BE2L713Q;
BE2_digitize_cnt[18] = DFFE(BE2_digitize_cnt[18]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19]
--operation mode is normal

BE2_digitize_cnt[19]_lut_out = BE2L352 & (BE2_digitize_cnt[19] # BE2L121 & BE2L713Q) # !BE2L352 & BE2L121 & BE2L713Q;
BE2_digitize_cnt[19] = DFFE(BE2_digitize_cnt[19]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L43 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505
--operation mode is normal

BE2L43 = (!BE2_digitize_cnt[16] & !BE2_digitize_cnt[17] & !BE2_digitize_cnt[18] & !BE2_digitize_cnt[19]) & CASCADE(BE2L03);


--BE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12]
--operation mode is normal

BE2_digitize_cnt[12]_lut_out = BE2L352 & (BE2_digitize_cnt[12] # BE2L701 & BE2L713Q) # !BE2L352 & BE2L701 & BE2L713Q;
BE2_digitize_cnt[12] = DFFE(BE2_digitize_cnt[12]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13]
--operation mode is normal

BE2_digitize_cnt[13]_lut_out = BE2L352 & (BE2_digitize_cnt[13] # BE2L901 & BE2L713Q) # !BE2L352 & BE2L901 & BE2L713Q;
BE2_digitize_cnt[13] = DFFE(BE2_digitize_cnt[13]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14]
--operation mode is normal

BE2_digitize_cnt[14]_lut_out = BE2L352 & (BE2_digitize_cnt[14] # BE2L111 & BE2L713Q) # !BE2L352 & BE2L111 & BE2L713Q;
BE2_digitize_cnt[14] = DFFE(BE2_digitize_cnt[14]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15]
--operation mode is normal

BE2_digitize_cnt[15]_lut_out = BE2L352 & (BE2_digitize_cnt[15] # BE2L311 & BE2L713Q) # !BE2L352 & BE2L311 & BE2L713Q;
BE2_digitize_cnt[15] = DFFE(BE2_digitize_cnt[15]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500
--operation mode is normal

BE2L13 = !BE2_digitize_cnt[12] & !BE2_digitize_cnt[13] & !BE2_digitize_cnt[14] & !BE2_digitize_cnt[15];


--BE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9]
--operation mode is normal

BE2_digitize_cnt[9]_lut_out = BE2L352 & (BE2_digitize_cnt[9] # BE2L101 & BE2L713Q) # !BE2L352 & BE2L101 & BE2L713Q;
BE2_digitize_cnt[9] = DFFE(BE2_digitize_cnt[9]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8]
--operation mode is normal

BE2_digitize_cnt[8]_lut_out = BE2L352 & (BE2_digitize_cnt[8] # BE2L99 & BE2L713Q) # !BE2L352 & BE2L99 & BE2L713Q;
BE2_digitize_cnt[8] = DFFE(BE2_digitize_cnt[8]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10]
--operation mode is normal

BE2_digitize_cnt[10]_lut_out = BE2L352 & (BE2_digitize_cnt[10] # BE2L301 & BE2L713Q) # !BE2L352 & BE2L301 & BE2L713Q;
BE2_digitize_cnt[10] = DFFE(BE2_digitize_cnt[10]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11]
--operation mode is normal

BE2_digitize_cnt[11]_lut_out = BE2L352 & (BE2_digitize_cnt[11] # BE2L501 & BE2L713Q) # !BE2L352 & BE2L501 & BE2L713Q;
BE2_digitize_cnt[11] = DFFE(BE2_digitize_cnt[11]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L53 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506
--operation mode is normal

BE2L53 = (BE2_digitize_cnt[9] & !BE2_digitize_cnt[8] & !BE2_digitize_cnt[10] & !BE2_digitize_cnt[11]) & CASCADE(BE2L13);


--BE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4]
--operation mode is normal

BE2_digitize_cnt[4]_lut_out = BE2L352 & (BE2_digitize_cnt[4] # BE2L19 & BE2L713Q) # !BE2L352 & BE2L19 & BE2L713Q;
BE2_digitize_cnt[4] = DFFE(BE2_digitize_cnt[4]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5]
--operation mode is normal

BE2_digitize_cnt[5]_lut_out = BE2L352 & (BE2_digitize_cnt[5] # BE2L39 & BE2L713Q) # !BE2L352 & BE2L39 & BE2L713Q;
BE2_digitize_cnt[5] = DFFE(BE2_digitize_cnt[5]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6]
--operation mode is normal

BE2_digitize_cnt[6]_lut_out = BE2L352 & (BE2_digitize_cnt[6] # BE2L59 & BE2L713Q) # !BE2L352 & BE2L59 & BE2L713Q;
BE2_digitize_cnt[6] = DFFE(BE2_digitize_cnt[6]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7]
--operation mode is normal

BE2_digitize_cnt[7]_lut_out = BE2L352 & (BE2_digitize_cnt[7] # BE2L79 & BE2L713Q) # !BE2L352 & BE2L79 & BE2L713Q;
BE2_digitize_cnt[7] = DFFE(BE2_digitize_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L23 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502
--operation mode is normal

BE2L23 = !BE2_digitize_cnt[4] & !BE2_digitize_cnt[5] & !BE2_digitize_cnt[6] & !BE2_digitize_cnt[7];


--BE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]
--operation mode is normal

BE2_digitize_cnt[0]_lut_out = BE2L422 # BE2L513Q # BE2L352 & BE2_digitize_cnt[0];
BE2_digitize_cnt[0] = DFFE(BE2_digitize_cnt[0]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1]
--operation mode is normal

BE2_digitize_cnt[1]_lut_out = BE2L352 & (BE2_digitize_cnt[1] # BE2L58 & BE2L713Q) # !BE2L352 & BE2L58 & BE2L713Q;
BE2_digitize_cnt[1] = DFFE(BE2_digitize_cnt[1]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2]
--operation mode is normal

BE2_digitize_cnt[2]_lut_out = BE2L352 & (BE2_digitize_cnt[2] # BE2L78 & BE2L713Q) # !BE2L352 & BE2L78 & BE2L713Q;
BE2_digitize_cnt[2] = DFFE(BE2_digitize_cnt[2]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3]
--operation mode is normal

BE2_digitize_cnt[3]_lut_out = BE2L352 & (BE2_digitize_cnt[3] # BE2L98 & BE2L713Q) # !BE2L352 & BE2L98 & BE2L713Q;
BE2_digitize_cnt[3] = DFFE(BE2_digitize_cnt[3]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L63 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507
--operation mode is normal

BE2L63 = (!BE2_digitize_cnt[0] & !BE2_digitize_cnt[1] & !BE2_digitize_cnt[2] & !BE2_digitize_cnt[3]) & CASCADE(BE2L23);


--BE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10
--operation mode is normal

BE2L21 = BE2L023Q & !L1L4Q;


--BE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7]
--operation mode is normal

BE2_readout_cnt[7]_lut_out = BE2L67 # BE2L322 & BE2L023Q # !BE2L842;
BE2_readout_cnt[7] = DFFE(BE2_readout_cnt[7]_lut_out, GLOBAL(TE1_outclock1), , , !L1L4Q);


--BE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91
--operation mode is normal

BE2L162 = BE2_readout_cnt[4] & BE2_readout_cnt[5] & BE2_readout_cnt[6] & !BE2_readout_cnt[7];


--BE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93
--operation mode is normal

BE2L262 = (BE2_readout_cnt[0] & BE2_readout_cnt[1] & BE2_readout_cnt[2] & BE2_readout_cnt[3]) & CASCADE(BE2L162);


--M1_CS_ctrl_local.CS_CPU is slaveregister:inst_slaveregister|CS_ctrl_local.CS_CPU
--operation mode is normal

M1_CS_ctrl_local.CS_CPU_lut_out = M1L2841 & M1L717 & M1L2131 & !M1_i1176;
M1_CS_ctrl_local.CS_CPU = DFFE(M1_CS_ctrl_local.CS_CPU_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--C1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start
--operation mode is normal

C1_cs_time_start_lut_out = (C1_cs_time_start # C1L07 & C1L17 & C1L27) & CASCADE(C1L231);
C1_cs_time_start = DFFE(C1_cs_time_start_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--C1L131 is calibration_sources:inst_calibration_sources|i~595
--operation mode is normal

C1L131 = M1_CS_ctrl_local.CS_mode[0] & M1_CS_ctrl_local.CS_CPU # !M1_CS_ctrl_local.CS_mode[0] & C1L18 & !C1_cs_time_start;


--M1L9231 is slaveregister:inst_slaveregister|i16276~13
--operation mode is normal

M1L9231 = UE1L74Q & UE1L84Q & UE1L44Q & !UE1L64Q;


--M1L6231 is slaveregister:inst_slaveregister|i16154~21
--operation mode is normal

M1L6231 = (UE1L34Q & !UE1L54Q) & CASCADE(M1L9231);


--C1L801 is calibration_sources:inst_calibration_sources|i370~54
--operation mode is normal

C1L801 = (C1_ATWD_R2R # M1_CS_ctrl_local.CS_enable[5] & C1_now_action) & CASCADE(C1L431);


--PE2_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last
--operation mode is normal

PE2_rx_decode_edge_last_lut_out = !RE2L51Q & (PE2_rx_decode_edge_last # RE2L61Q);
PE2_rx_decode_edge_last = DFFE(PE2_rx_decode_edge_last_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE2L41Q);


--PE2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~161
--operation mode is normal

PE2L3 = PE2_rx_decode_time_cnt[1] & PE2_rx_decode_time_cnt[2] & PE2L41Q & !PE2_rx_decode_time_cnt[0];


--PE2_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first
--operation mode is normal

PE2_rx_decode_edge_first_lut_out = RE2L61Q;
PE2_rx_decode_edge_first = DFFE(PE2_rx_decode_edge_first_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE2L2);


--PE1_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last
--operation mode is normal

PE1_rx_decode_edge_last_lut_out = !RE1L51Q & (PE1_rx_decode_edge_last # RE1L61Q);
PE1_rx_decode_edge_last = DFFE(PE1_rx_decode_edge_last_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE1L41Q);


--PE1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~161
--operation mode is normal

PE1L3 = PE1_rx_decode_time_cnt[1] & PE1_rx_decode_time_cnt[2] & PE1L41Q & !PE1_rx_decode_time_cnt[0];


--PE1_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first
--operation mode is normal

PE1_rx_decode_edge_first_lut_out = RE1L61Q;
PE1_rx_decode_edge_first = DFFE(PE1_rx_decode_edge_first_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , PE1L2);


--WB5_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB5_aeb_out = WB4_aeb_out & WB3_aeb_out;


--DB1_dudt[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[7]
--operation mode is normal

DB1_dudt[7]_lut_out = ZB1L81Q;
DB1_dudt[7] = DFFE(DB1_dudt[7]_lut_out, GLOBAL(TE1_outclock0), , , !ZB1L7Q);


--DB1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~199
--operation mode is normal

DB1L741 = DB1L341 # DB1L541 # DB1L141 & !DB1_dudt[7];


--DB1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~200
--operation mode is normal

DB1L841 = DB1L721 # DB1L921 # DB1L131 # DB1L331;


--DB1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~201
--operation mode is normal

DB1L941 = DB1L531 # DB1L731;


--DB1_dudt[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[6]
--operation mode is normal

DB1_dudt[6]_lut_out = !ZB1L41Q;
DB1_dudt[6] = DFFE(DB1_dudt[6]_lut_out, GLOBAL(TE1_outclock0), , , !ZB1L7Q);


--DB1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~202
--operation mode is normal

DB1L051 = DB1L931 & (DB1L841 # DB1L941 # !DB1_dudt[6]) # !DB1L931 & !DB1_dudt[6] & (DB1L841 # DB1L941);


--DB1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~42
--operation mode is normal

DB1L641 = DB1_dudt[7] $ DB1L141;


--ZB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|HLWT~18
--operation mode is normal

ZB1L8 = ZB1L71Q & !DB1L95Q;


--ZB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~36
--operation mode is normal

ZB1L12Q_lut_out = ZB1L51Q # ZB1L12Q & MB1L9Q & !Q7_sload_path[4];
ZB1L12Q = DFFE(ZB1L12Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~33
--operation mode is normal

ZB1L91Q_lut_out = !DB1_max_level & (ZB1L11 # ZB1L91Q & !Q7_sload_path[2]);
ZB1L91Q = DFFE(ZB1L91Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~32
--operation mode is normal

ZB1L81Q_lut_out = ZB1L01 # DB1_max_level & !ZB1L61Q & !MB1L9Q;
ZB1L81Q = DFFE(ZB1L81Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|START~17
--operation mode is normal

ZB1L22 = ZB1L91Q # ZB1L81Q;


--ZB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~391
--operation mode is normal

ZB1L1 = !DB1L95Q & !Q7_sload_path[4];


--ZB1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~reg
--operation mode is normal

ZB1L5Q_lut_out = !ZB1L2 & !ZB1L4 & (ZB1L1 # !ZB1L02Q);
ZB1L5Q = DFFE(ZB1L5Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
--operation mode is normal

MB1L62Q_lut_out = MB1L41 & MB1L32Q & Q4_sload_path[2] & !ZB1L51Q;
MB1L62Q = DFFE(MB1L62Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--LB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~60
--operation mode is normal

LB1L3 = !Q41_q[4] & !Q41_q[5] & !Q41_q[6] & !Q41_q[7];


--LB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~63
--operation mode is normal

LB1L4 = (Q41_q[0] & !Q41_q[1] & !Q41_q[2] & !Q41_q[3]) & CASCADE(LB1L3);


--CB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43
--operation mode is normal

CB1L81 = GB1L21 # GB1L71 # !CB1_EOF_WAIT;


--MB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883
--operation mode is normal

MB1L6 = RB1_dffs[1] & (RB1_dffs[3] # !RB1_dffs[5]) # !RB1_dffs[1] & (RB1_dffs[6] # RB1_dffs[3] & RB1_dffs[5]);


--MB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884
--operation mode is normal

MB1L7 = RB1_dffs[4] & !RB1_dffs[3] # !RB1_dffs[4] & !RB1_dffs[6];


--RD1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i330~180
--operation mode is normal

RD1L91 = (RD1_rdaddr[1] & RD1_rdaddr[4]) & CASCADE(RD1L02);


--GE2_hit_size_in_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10]
--operation mode is normal

GE2_hit_size_in_header[10]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L303 # !GE2L61Q & GE2_hit_size_in_header[10]);
GE2_hit_size_in_header[10] = DFFE(GE2_hit_size_in_header[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0]
--operation mode is normal

GE2_hit_size_in_header[0]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L382 # !GE2L61Q & GE2_hit_size_in_header[0]);
GE2_hit_size_in_header[0] = DFFE(GE2_hit_size_in_header[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1]
--operation mode is normal

GE2_hit_size_in_header[1]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L582 # !GE2L61Q & GE2_hit_size_in_header[1]);
GE2_hit_size_in_header[1] = DFFE(GE2_hit_size_in_header[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~63
--operation mode is normal

GE2L532 = GE2_hit_size_in_header[0] # GE2_hit_size_in_header[1];


--FE2_compr_active is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_active
--operation mode is normal

FE2_compr_active_lut_out = !FE2L8311Q & FE2L4211Q;
FE2_compr_active = DFFE(FE2_compr_active_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i426~30
--operation mode is normal

GE2L212 = !WD2L582 & (WD2_rd_ptr[0] & !WD2_header_1.ATWDavail # !WD2_rd_ptr[0] & !WD2_header_0.ATWDavail);


--FE2_ring_rd_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly
--operation mode is normal

FE2_ring_rd_en_dly_lut_out = FE2_ring_rd_en & FE2_st_mach_init;
FE2_ring_rd_en_dly = DFFE(FE2_ring_rd_en_dly_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_st_mach_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|st_mach_init
--operation mode is normal

FE2_st_mach_init_lut_out = !FE2L769 & (FE2_st_mach_init # !FE2L279 & FE2L669);
FE2_st_mach_init = DFFE(FE2_st_mach_init_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10949
--operation mode is normal

GE2L833 = GE2L51Q & !FE2_compr_active & (WD2L582 # WD2L482);


--GE1_hit_size_in_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10]
--operation mode is normal

GE1_hit_size_in_header[10]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L492 # !GE1L61Q & GE1_hit_size_in_header[10]);
GE1_hit_size_in_header[10] = DFFE(GE1_hit_size_in_header[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0]
--operation mode is normal

GE1_hit_size_in_header[0]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L472 # !GE1L61Q & GE1_hit_size_in_header[0]);
GE1_hit_size_in_header[0] = DFFE(GE1_hit_size_in_header[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1]
--operation mode is normal

GE1_hit_size_in_header[1]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L672 # !GE1L61Q & GE1_hit_size_in_header[1]);
GE1_hit_size_in_header[1] = DFFE(GE1_hit_size_in_header[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~63
--operation mode is normal

GE1L722 = GE1_hit_size_in_header[0] # GE1_hit_size_in_header[1];


--FE1_compr_active is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_active
--operation mode is normal

FE1_compr_active_lut_out = !FE1L8311Q & FE1L4211Q;
FE1_compr_active = DFFE(FE1_compr_active_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i426~30
--operation mode is normal

GE1L302 = !WD1L682 & (WD1_rd_ptr[0] & !WD1_header_1.ATWDavail # !WD1_rd_ptr[0] & !WD1_header_0.ATWDavail);


--FE1_ring_rd_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly
--operation mode is normal

FE1_ring_rd_en_dly_lut_out = FE1_ring_rd_en & FE1_st_mach_init;
FE1_ring_rd_en_dly = DFFE(FE1_ring_rd_en_dly_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_st_mach_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|st_mach_init
--operation mode is normal

FE1_st_mach_init_lut_out = !FE1L669 & (FE1_st_mach_init # !FE1L179 & FE1L569);
FE1_st_mach_init = DFFE(FE1_st_mach_init_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11010
--operation mode is normal

GE1L033 = GE1L51Q & !FE1_compr_active & (WD1L682 # WD1L582);


--GE2_hit_size_in_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8]
--operation mode is normal

GE2_hit_size_in_header[8]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L992 # !GE2L61Q & GE2_hit_size_in_header[8]);
GE2_hit_size_in_header[8] = DFFE(GE2_hit_size_in_header[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8]
--operation mode is normal

GE1_hit_size_in_header[8]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L092 # !GE1L61Q & GE1_hit_size_in_header[8]);
GE1_hit_size_in_header[8] = DFFE(GE1_hit_size_in_header[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4]
--operation mode is normal

GE2_hit_size_in_header[4]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L192 # !GE2L61Q & GE2_hit_size_in_header[4]);
GE2_hit_size_in_header[4] = DFFE(GE2_hit_size_in_header[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4]
--operation mode is normal

GE1_hit_size_in_header[4]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L282 # !GE1L61Q & GE1_hit_size_in_header[4]);
GE1_hit_size_in_header[4] = DFFE(GE1_hit_size_in_header[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9]
--operation mode is normal

GE2_hit_size_in_header[9]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L103 # !GE2L61Q & GE2_hit_size_in_header[9]);
GE2_hit_size_in_header[9] = DFFE(GE2_hit_size_in_header[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9]
--operation mode is normal

GE1_hit_size_in_header[9]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L292 # !GE1L61Q & GE1_hit_size_in_header[9]);
GE1_hit_size_in_header[9] = DFFE(GE1_hit_size_in_header[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7]
--operation mode is normal

GE2_hit_size_in_header[7]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L792 # !GE2L61Q & GE2_hit_size_in_header[7]);
GE2_hit_size_in_header[7] = DFFE(GE2_hit_size_in_header[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7]
--operation mode is normal

GE1_hit_size_in_header[7]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L882 # !GE1L61Q & GE1_hit_size_in_header[7]);
GE1_hit_size_in_header[7] = DFFE(GE1_hit_size_in_header[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2]
--operation mode is normal

GE2_hit_size_in_header[2]_lut_out = GE2_i1063 # GE2L61Q & GE2L782 # !GE2L61Q & GE2_hit_size_in_header[2];
GE2_hit_size_in_header[2] = DFFE(GE2_hit_size_in_header[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2]
--operation mode is normal

GE1_hit_size_in_header[2]_lut_out = GE1_i1063 # GE1L61Q & GE1L872 # !GE1L61Q & GE1_hit_size_in_header[2];
GE1_hit_size_in_header[2] = DFFE(GE1_hit_size_in_header[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5]
--operation mode is normal

GE2_hit_size_in_header[5]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L392 # !GE2L61Q & GE2_hit_size_in_header[5]);
GE2_hit_size_in_header[5] = DFFE(GE2_hit_size_in_header[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5]
--operation mode is normal

GE1_hit_size_in_header[5]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L482 # !GE1L61Q & GE1_hit_size_in_header[5]);
GE1_hit_size_in_header[5] = DFFE(GE1_hit_size_in_header[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6]
--operation mode is normal

GE2_hit_size_in_header[6]_lut_out = !GE2_i1063 & (GE2L61Q & GE2L592 # !GE2L61Q & GE2_hit_size_in_header[6]);
GE2_hit_size_in_header[6] = DFFE(GE2_hit_size_in_header[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6]
--operation mode is normal

GE1_hit_size_in_header[6]_lut_out = !GE1_i1063 & (GE1L61Q & GE1L682 # !GE1L61Q & GE1_hit_size_in_header[6]);
GE1_hit_size_in_header[6] = DFFE(GE1_hit_size_in_header[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2_hit_size_in_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3]
--operation mode is normal

GE2_hit_size_in_header[3]_lut_out = GE2_i1063 # GE2L61Q & GE2L982 # !GE2L61Q & GE2_hit_size_in_header[3];
GE2_hit_size_in_header[3] = DFFE(GE2_hit_size_in_header[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE1_hit_size_in_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3]
--operation mode is normal

GE1_hit_size_in_header[3]_lut_out = GE1_i1063 # GE1L61Q & GE1L082 # !GE1L61Q & GE1_hit_size_in_header[3];
GE1_hit_size_in_header[3] = DFFE(GE1_hit_size_in_header[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--GE2L933 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10951
--operation mode is normal

GE2L933 = !GE2_ram_address_header[7] & !GE2_ram_address_header[6] & !GE2_ram_address_header[5] & !GE2_ram_address_header[4];

--GE2L314 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11056
--operation mode is normal

GE2L314 = !GE2_ram_address_header[7] & !GE2_ram_address_header[6] & !GE2_ram_address_header[5] & !GE2_ram_address_header[4];


--GE2L043 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10952
--operation mode is normal

GE2L043 = !GE2_ram_address_header[10] & !GE2_ram_address_header[9];


--GE2_ram_address_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0]
--operation mode is normal

GE2_ram_address_header[0]_lut_out = GE2L432 & (GE2_ram_address_header[0] # GE2L262 & GE2L91Q) # !GE2L432 & GE2L262 & GE2L91Q;
GE2_ram_address_header[0] = DFFE(GE2_ram_address_header[0]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L143 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10953
--operation mode is normal

GE2L143 = GE2L933 & GE2L043 & GE2_ram_address_header[0] & !GE2_ram_address_header[8];


--GE2_ram_address_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1]
--operation mode is normal

GE2_ram_address_header[1]_lut_out = GE2L462 & (GE2L91Q # GE2L432 & GE2_ram_address_header[1]) # !GE2L462 & GE2L432 & GE2_ram_address_header[1];
GE2_ram_address_header[1] = DFFE(GE2_ram_address_header[1]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2L243 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10954
--operation mode is normal

GE2L243 = GE2_ram_address_header[1] & GE2_ram_address_header[3];


--GE2L343 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10955
--operation mode is normal

GE2L343 = GE2L014 & GE2_ram_address_header[0] & GE2_ram_address_header[2];


--GE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11012
--operation mode is normal

GE1L133 = !GE1_ram_address_header[7] & !GE1_ram_address_header[6] & !GE1_ram_address_header[5] & !GE1_ram_address_header[4];

--GE1L614 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11140
--operation mode is normal

GE1L614 = !GE1_ram_address_header[7] & !GE1_ram_address_header[6] & !GE1_ram_address_header[5] & !GE1_ram_address_header[4];


--GE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11013
--operation mode is normal

GE1L233 = !GE1_ram_address_header[10] & !GE1_ram_address_header[9];


--GE1_ram_address_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0]
--operation mode is normal

GE1_ram_address_header[0]_lut_out = GE1L622 & (GE1_ram_address_header[0] # GE1L352 & GE1L91Q) # !GE1L622 & GE1L352 & GE1L91Q;
GE1_ram_address_header[0] = DFFE(GE1_ram_address_header[0]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11014
--operation mode is normal

GE1L333 = GE1L133 & GE1L233 & GE1_ram_address_header[0] & !GE1_ram_address_header[8];


--GE1_ram_address_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1]
--operation mode is normal

GE1_ram_address_header[1]_lut_out = GE1L552 & (GE1L91Q # GE1L622 & GE1_ram_address_header[1]) # !GE1L552 & GE1L622 & GE1_ram_address_header[1];
GE1_ram_address_header[1] = DFFE(GE1_ram_address_header[1]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11015
--operation mode is normal

GE1L433 = GE1_ram_address_header[1] & GE1_ram_address_header[3];


--GE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11016
--operation mode is normal

GE1L533 = GE1L014 & GE1_ram_address_header[0] & GE1_ram_address_header[2];


--M1L1131 is slaveregister:inst_slaveregister|i14552~30
--operation mode is normal

M1L1131 = UE1L74Q & UE1L84Q & CF1_MASTERHWDATA[0];


--FE1_atwd_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_done
--operation mode is normal

FE1_atwd_done_lut_out = FE1L4211Q & (FE1L807 # FE1_atwd_done & !FE1_i2506);
FE1_atwd_done = DFFE(FE1_atwd_done_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L1311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27
--operation mode is normal

FE1L1311Q_lut_out = FE1L0311Q;
FE1L1311Q = DFFE(FE1L1311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L087 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1107
--operation mode is normal

FE1L087 = FE1L5211Q & (!FE1_compr_mode[1] & !FE1_compr_mode[0] # !WD1L682);


--FE1L7311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33
--operation mode is normal

FE1L7311Q_lut_out = FE1L6311Q;
FE1L7311Q = DFFE(FE1L7311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0]
--operation mode is normal

FE1_event_end_wait[0]_lut_out = !FE1_event_end_wait[0] & FE1_lbm_read_done;
FE1_event_end_wait[0] = DFFE(FE1_event_end_wait[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1]
--operation mode is normal

FE1_event_end_wait[1]_lut_out = FE1_lbm_read_done & (FE1_event_end_wait[0] $ FE1_event_end_wait[1]);
FE1_event_end_wait[1] = DFFE(FE1_event_end_wait[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2]
--operation mode is normal

FE1_event_end_wait[2]_lut_out = FE1_lbm_read_done & (FE1_event_end_wait[2] $ (FE1_event_end_wait[0] & FE1_event_end_wait[1]));
FE1_event_end_wait[2] = DFFE(FE1_event_end_wait[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L469 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7807
--operation mode is normal

FE1L469 = FE1_event_end_wait[0] & FE1_event_end_wait[1] & !FE1_event_end_wait[2];


--FE1L569 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7809
--operation mode is normal

FE1L569 = FE1L3301 & !FE1L3311Q & !FE1L2311Q;


--FE1L669 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7810
--operation mode is normal

FE1L669 = FE1_event_end_wait[0] & FE1_event_end_wait[1] & FE1L8311Q & !FE1_event_end_wait[2];


--FE2_atwd_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_done
--operation mode is normal

FE2_atwd_done_lut_out = FE2L4211Q & (FE2L807 # FE2_atwd_done & !FE2_i2506);
FE2_atwd_done = DFFE(FE2_atwd_done_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L1311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27
--operation mode is normal

FE2L1311Q_lut_out = FE2L0311Q;
FE2L1311Q = DFFE(FE2L1311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L187 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1099
--operation mode is normal

FE2L187 = FE2L5211Q & (!FE2_compr_mode[1] & !FE2_compr_mode[0] # !WD2L582);


--FE2L7311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33
--operation mode is normal

FE2L7311Q_lut_out = FE2L6311Q;
FE2L7311Q = DFFE(FE2L7311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0]
--operation mode is normal

FE2_event_end_wait[0]_lut_out = !FE2_event_end_wait[0] & FE2_lbm_read_done;
FE2_event_end_wait[0] = DFFE(FE2_event_end_wait[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1]
--operation mode is normal

FE2_event_end_wait[1]_lut_out = FE2_lbm_read_done & (FE2_event_end_wait[0] $ FE2_event_end_wait[1]);
FE2_event_end_wait[1] = DFFE(FE2_event_end_wait[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2]
--operation mode is normal

FE2_event_end_wait[2]_lut_out = FE2_lbm_read_done & (FE2_event_end_wait[2] $ (FE2_event_end_wait[0] & FE2_event_end_wait[1]));
FE2_event_end_wait[2] = DFFE(FE2_event_end_wait[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L569 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7835
--operation mode is normal

FE2L569 = FE2_event_end_wait[0] & FE2_event_end_wait[1] & !FE2_event_end_wait[2];


--FE2L669 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7837
--operation mode is normal

FE2L669 = FE2L3301 & !FE2L3311Q & !FE2L2311Q;


--FE2L769 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7838
--operation mode is normal

FE2L769 = FE2_event_end_wait[0] & FE2_event_end_wait[1] & FE2L8311Q & !FE2_event_end_wait[2];


--M1_i16215 is slaveregister:inst_slaveregister|i16215
--operation mode is normal

M1_i16215 = M1L872 & UE1L54Q & !UE1L64Q & !UE1L44Q;


--FE1L769 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7811
--operation mode is normal

FE1L769 = FE1L3301 & !FE1L5211Q & !FE1L8311Q;


--Q92L12 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~106
--operation mode is normal

Q92L12 = Q92_sload_path[5] & Q92_sload_path[6] & Q92_sload_path[7] & !Q92_sload_path[8];


--Q92L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~107
--operation mode is normal

Q92L22 = Q92_sload_path[1] & Q92_sload_path[2] & Q92_sload_path[3] & Q92_sload_path[4];


--FE1_i2419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2419
--operation mode is normal

FE1_i2419 = FE1_atwd_done # Q92L12 & Q92L22 & !Q92_sload_path[0];


--FE1_atwd_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en
--operation mode is normal

FE1_atwd_bfr_en_lut_out = FE1L1 & FE1L4211Q & !FE1L8311Q;
FE1_atwd_bfr_en = DFFE(FE1_atwd_bfr_en_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43
--operation mode is normal

FE1L22 = !FE1_compr_mode[1] & !FE1_compr_mode[0];


--Q82_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q82_sset_path[1] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[1];


--M1_i16276 is slaveregister:inst_slaveregister|i16276
--operation mode is normal

M1_i16276 = M1L872 & UE1L54Q & UE1L44Q & !UE1L64Q;


--FE2L869 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7839
--operation mode is normal

FE2L869 = FE2L3301 & !FE2L5211Q & !FE2L8311Q;


--Q53L12 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~106
--operation mode is normal

Q53L12 = Q53_sload_path[5] & Q53_sload_path[6] & Q53_sload_path[7] & !Q53_sload_path[8];


--Q53L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~107
--operation mode is normal

Q53L22 = Q53_sload_path[1] & Q53_sload_path[2] & Q53_sload_path[3] & Q53_sload_path[4];


--FE2_i2419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2419
--operation mode is normal

FE2_i2419 = FE2_atwd_done # Q53L12 & Q53L22 & !Q53_sload_path[0];


--FE2_atwd_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en
--operation mode is normal

FE2_atwd_bfr_en_lut_out = FE2L1 & FE2L4211Q & !FE2L8311Q;
FE2_atwd_bfr_en = DFFE(FE2_atwd_bfr_en_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43
--operation mode is normal

FE2L22 = !FE2_compr_mode[1] & !FE2_compr_mode[0];


--Q43_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q43_sset_path[1] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[1];


--GE1_ram_data_hdr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0]
--operation mode is normal

GE1_ram_data_hdr[0]_lut_out = GE1L543 # GE1L643 & (GE1L353 # GE1L753);
GE1_ram_data_hdr[0] = DFFE(GE1_ram_data_hdr[0]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1_ring_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_init
--operation mode is normal

FE1_ring_init_lut_out = FE1_ring_init # !FE1L179 & FE1L279 & FE1L3301;
FE1_ring_init = DFFE(FE1_ring_init_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_ring_data[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[10]
--operation mode is normal

FE1_ring_data[10]_lut_out = FE1_ring_init & (FE1L047 & FE1L545 # !FE1L047 & FE1_flagged_rl_compr_dly[10]);
FE1_ring_data[10] = DFFE(FE1_ring_data[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_i_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[1]
--operation mode is normal

FE1_i_dly[1]_lut_out = FE1_i[1] & FE1_st_mach_init;
FE1_i_dly[1] = DFFE(FE1_i_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[2]
--operation mode is normal

FE1_i_dly[2]_lut_out = FE1_i[2] & FE1_st_mach_init;
FE1_i_dly[2] = DFFE(FE1_i_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[3]
--operation mode is normal

FE1_i_dly[3]_lut_out = FE1_i[3] & FE1_st_mach_init;
FE1_i_dly[3] = DFFE(FE1_i_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[4]
--operation mode is normal

FE1_i_dly[4]_lut_out = FE1_i[4] & FE1_st_mach_init;
FE1_i_dly[4] = DFFE(FE1_i_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L557 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~180
--operation mode is normal

FE1L557 = FE1_i_dly[1] # FE1_i_dly[2] # FE1_i_dly[3] # FE1_i_dly[4];

--FE1L6301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7897
--operation mode is normal

FE1L6301 = FE1_i_dly[1] # FE1_i_dly[2] # FE1_i_dly[3] # FE1_i_dly[4];


--FE1L657 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~182
--operation mode is normal

FE1L657 = FE1_i_dly[2] # FE1_i_dly[3] # FE1_i_dly[4] # !FE1_i_dly[1];


--FE1_ring_data[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[14]
--operation mode is normal

FE1_ring_data[14]_lut_out = FE1_ring_init & (FE1L025 & FE1_ring_data[14] # !FE1L025 & FE1L164);
FE1_ring_data[14] = DFFE(FE1_ring_data[14]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[16]
--operation mode is normal

FE1_ring_data[16]_lut_out = FE1L805 & FE1_ring_init;
FE1_ring_data[16] = DFFE(FE1_ring_data[16]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L757 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~184
--operation mode is normal

FE1L757 = FE1_i_dly[1] # FE1_i_dly[3] # FE1_i_dly[4] # !FE1_i_dly[2];


--FE1L857 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~186
--operation mode is normal

FE1L857 = FE1_i_dly[3] # FE1_i_dly[4] # !FE1_i_dly[2] # !FE1_i_dly[1];


--FE1L746 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1038
--operation mode is normal

FE1L746 = FE1L757 & FE1_ring_data[16] & !FE1L857 # !FE1L757 & FE1_ring_data[14];


--FE1L846 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1039
--operation mode is normal

FE1L846 = FE1_i_dly[3] # FE1_i_dly[4] # !FE1_i_dly[2];

--FE1L556 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1047
--operation mode is normal

FE1L556 = FE1_i_dly[3] # FE1_i_dly[4] # !FE1_i_dly[2];


--FE1_ring_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[0]
--operation mode is normal

FE1_ring_data[0]_lut_out = FE1L016 & FE1_ring_init;
FE1_ring_data[0] = DFFE(FE1_ring_data[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[2]
--operation mode is normal

FE1_ring_data[2]_lut_out = FE1L395 & FE1_ring_init;
FE1_ring_data[2] = DFFE(FE1_ring_data[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L957 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~188
--operation mode is normal

FE1L957 = FE1_i_dly[1] # FE1_i_dly[2] # FE1_i_dly[4] # !FE1_i_dly[3];


--FE1L067 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~190
--operation mode is normal

FE1L067 = FE1_i_dly[2] # FE1_i_dly[4] # !FE1_i_dly[3] # !FE1_i_dly[1];


--FE1L946 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1040
--operation mode is normal

FE1L946 = FE1L957 & FE1_ring_data[2] & !FE1L067 # !FE1L957 & FE1_ring_data[0];


--FE1L056 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1041
--operation mode is normal

FE1L056 = FE1_i_dly[2] # FE1_i_dly[4] # !FE1_i_dly[3];


--FE1L156 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1042
--operation mode is normal

FE1L156 = FE1_i_dly[4] # !FE1_i_dly[3] # !FE1_i_dly[2];


--FE1_ring_data[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[8]
--operation mode is normal

FE1_ring_data[8]_lut_out = FE1L555 & FE1_ring_init;
FE1_ring_data[8] = DFFE(FE1_ring_data[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L869 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7812
--operation mode is normal

FE1L869 = FE1_i_dly[1] # FE1_i_dly[2] # FE1_i_dly[3] # !FE1_i_dly[4];


--FE1L256 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1043
--operation mode is normal

FE1L256 = FE1L156 & (FE1L869 & FE1_h_compr_data[0] # !FE1L869 & FE1_ring_data[8]);


--FE1_ring_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[4]
--operation mode is normal

FE1_ring_data[4]_lut_out = FE1L975 # FE1L375 # FE1_flagged_rl_compr_dly[4] & FE1L475;
FE1_ring_data[4] = DFFE(FE1_ring_data[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[6]
--operation mode is normal

FE1_ring_data[6]_lut_out = FE1L465 # FE1L565 # FE1_flagged_rl_compr_dly[6] & FE1L475;
FE1_ring_data[6] = DFFE(FE1_ring_data[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L167 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~192
--operation mode is normal

FE1L167 = FE1_i_dly[1] # FE1_i_dly[4] # !FE1_i_dly[3] # !FE1_i_dly[2];


--FE1L267 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~194
--operation mode is normal

FE1L267 = FE1_i_dly[4] # !FE1_i_dly[3] # !FE1_i_dly[2] # !FE1_i_dly[1];


--FE1L356 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1044
--operation mode is normal

FE1L356 = FE1L167 & FE1_ring_data[6] & !FE1L267 # !FE1L167 & FE1_ring_data[4];


--FE1L456 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1045
--operation mode is normal

FE1L456 = FE1L946 # FE1L056 & (FE1L256 # FE1L356);


--FE1L776 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1222
--operation mode is normal

FE1L776 = FE1L657 & (FE1L746 # FE1L846 & FE1L456);


--FE1_ring_data[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[12]
--operation mode is normal

FE1_ring_data[12]_lut_out = FE1_ring_init & (FE1L335 # FE1L925);
FE1_ring_data[12] = DFFE(FE1_ring_data[12]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L969 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7813
--operation mode is normal

FE1L969 = !FE1_i_dly[3] & !FE1_i_dly[4];


--FE1L876 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1223
--operation mode is normal

FE1L876 = FE1_ring_data[12] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L976 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1224
--operation mode is normal

FE1L976 = FE1L557 & (FE1L776 # FE1L876) # !FE1L557 & FE1_ring_data[10];


--GE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11018
--operation mode is normal

GE1L633 = !GE1L22Q & !GE1L32Q;


--GE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11019
--operation mode is normal

GE1L733 = GE1_header_write & (!GE1L502 # !GE1L633 # !GE1L813);


--GE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~16
--operation mode is normal

GE1L422 = GE1L014 & GE1L433 & GE1_ram_address_header[0] & GE1_ram_address_header[2];


--GE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11021
--operation mode is normal

GE1L833 = GE1_ram_address_header[1] & (GE1_ram_address[1] # GE1_header_write) # !GE1_ram_address_header[1] & GE1_ram_address[1] & !GE1_header_write;


--GE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11023
--operation mode is normal

GE1L933 = GE1_ram_address_header[0] & (GE1_ram_address[0] # GE1_header_write) # !GE1_ram_address_header[0] & GE1_ram_address[0] & !GE1_header_write;


--GE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11025
--operation mode is normal

GE1L043 = !GE1L22Q & !GE1L12Q & !GE1L02Q & !GE1L32Q;


--GE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~24
--operation mode is normal

GE1L622 = GE1L51Q # GE1L31Q # !GE1L043 # !GE1L813;


--GE2_ram_data_hdr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0]
--operation mode is normal

GE2_ram_data_hdr[0]_lut_out = GE2L353 # GE2L453 & (GE2L063 # GE2L463);
GE2_ram_data_hdr[0] = DFFE(GE2_ram_data_hdr[0]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2_ring_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_init
--operation mode is normal

FE2_ring_init_lut_out = FE2_ring_init # !FE2L279 & FE2L379 & FE2L3301;
FE2_ring_init = DFFE(FE2_ring_init_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_ring_data[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[10]
--operation mode is normal

FE2_ring_data[10]_lut_out = FE2_ring_init & (FE2L047 & FE2L545 # !FE2L047 & FE2_flagged_rl_compr_dly[10]);
FE2_ring_data[10] = DFFE(FE2_ring_data[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_i_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[1]
--operation mode is normal

FE2_i_dly[1]_lut_out = FE2_i[1] & FE2_st_mach_init;
FE2_i_dly[1] = DFFE(FE2_i_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[2]
--operation mode is normal

FE2_i_dly[2]_lut_out = FE2_i[2] & FE2_st_mach_init;
FE2_i_dly[2] = DFFE(FE2_i_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[3]
--operation mode is normal

FE2_i_dly[3]_lut_out = FE2_i[3] & FE2_st_mach_init;
FE2_i_dly[3] = DFFE(FE2_i_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[4]
--operation mode is normal

FE2_i_dly[4]_lut_out = FE2_i[4] & FE2_st_mach_init;
FE2_i_dly[4] = DFFE(FE2_i_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L657 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~180
--operation mode is normal

FE2L657 = FE2_i_dly[1] # FE2_i_dly[2] # FE2_i_dly[3] # FE2_i_dly[4];

--FE2L6301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7924
--operation mode is normal

FE2L6301 = FE2_i_dly[1] # FE2_i_dly[2] # FE2_i_dly[3] # FE2_i_dly[4];


--FE2L757 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~182
--operation mode is normal

FE2L757 = FE2_i_dly[2] # FE2_i_dly[3] # FE2_i_dly[4] # !FE2_i_dly[1];


--FE2_ring_data[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[14]
--operation mode is normal

FE2_ring_data[14]_lut_out = FE2_ring_init & (FE2L915 & FE2_ring_data[14] # !FE2L915 & FE2L064);
FE2_ring_data[14] = DFFE(FE2_ring_data[14]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[16]
--operation mode is normal

FE2_ring_data[16]_lut_out = FE2L705 & FE2_ring_init;
FE2_ring_data[16] = DFFE(FE2_ring_data[16]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L857 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~184
--operation mode is normal

FE2L857 = FE2_i_dly[1] # FE2_i_dly[3] # FE2_i_dly[4] # !FE2_i_dly[2];


--FE2L957 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~186
--operation mode is normal

FE2L957 = FE2_i_dly[3] # FE2_i_dly[4] # !FE2_i_dly[2] # !FE2_i_dly[1];


--FE2L746 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1050
--operation mode is normal

FE2L746 = FE2L857 & FE2_ring_data[16] & !FE2L957 # !FE2L857 & FE2_ring_data[14];


--FE2L846 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1051
--operation mode is normal

FE2L846 = FE2_i_dly[3] # FE2_i_dly[4] # !FE2_i_dly[2];

--FE2L556 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1059
--operation mode is normal

FE2L556 = FE2_i_dly[3] # FE2_i_dly[4] # !FE2_i_dly[2];


--FE2_ring_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[0]
--operation mode is normal

FE2_ring_data[0]_lut_out = FE2L016 & FE2_ring_init;
FE2_ring_data[0] = DFFE(FE2_ring_data[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[2]
--operation mode is normal

FE2_ring_data[2]_lut_out = FE2L395 & FE2_ring_init;
FE2_ring_data[2] = DFFE(FE2_ring_data[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L067 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~188
--operation mode is normal

FE2L067 = FE2_i_dly[1] # FE2_i_dly[2] # FE2_i_dly[4] # !FE2_i_dly[3];


--FE2L167 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~190
--operation mode is normal

FE2L167 = FE2_i_dly[2] # FE2_i_dly[4] # !FE2_i_dly[3] # !FE2_i_dly[1];


--FE2L946 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1052
--operation mode is normal

FE2L946 = FE2L067 & FE2_ring_data[2] & !FE2L167 # !FE2L067 & FE2_ring_data[0];


--FE2L056 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1053
--operation mode is normal

FE2L056 = FE2_i_dly[2] # FE2_i_dly[4] # !FE2_i_dly[3];


--FE2L156 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1054
--operation mode is normal

FE2L156 = FE2_i_dly[4] # !FE2_i_dly[3] # !FE2_i_dly[2];


--FE2_ring_data[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[8]
--operation mode is normal

FE2_ring_data[8]_lut_out = FE2L555 & FE2_ring_init;
FE2_ring_data[8] = DFFE(FE2_ring_data[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L969 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7840
--operation mode is normal

FE2L969 = FE2_i_dly[1] # FE2_i_dly[2] # FE2_i_dly[3] # !FE2_i_dly[4];


--FE2L256 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1055
--operation mode is normal

FE2L256 = FE2L156 & (FE2L969 & FE2_h_compr_data[0] # !FE2L969 & FE2_ring_data[8]);


--FE2_ring_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[4]
--operation mode is normal

FE2_ring_data[4]_lut_out = FE2L975 # FE2L375 # FE2_flagged_rl_compr_dly[4] & FE2L475;
FE2_ring_data[4] = DFFE(FE2_ring_data[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[6]
--operation mode is normal

FE2_ring_data[6]_lut_out = FE2L465 # FE2L565 # FE2_flagged_rl_compr_dly[6] & FE2L475;
FE2_ring_data[6] = DFFE(FE2_ring_data[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L267 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~192
--operation mode is normal

FE2L267 = FE2_i_dly[1] # FE2_i_dly[4] # !FE2_i_dly[3] # !FE2_i_dly[2];


--FE2L367 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~194
--operation mode is normal

FE2L367 = FE2_i_dly[4] # !FE2_i_dly[3] # !FE2_i_dly[2] # !FE2_i_dly[1];


--FE2L356 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1056
--operation mode is normal

FE2L356 = FE2L267 & FE2_ring_data[6] & !FE2L367 # !FE2L267 & FE2_ring_data[4];


--FE2L456 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1057
--operation mode is normal

FE2L456 = FE2L946 # FE2L056 & (FE2L256 # FE2L356);


--FE2L776 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1226
--operation mode is normal

FE2L776 = FE2L757 & (FE2L746 # FE2L846 & FE2L456);


--FE2_ring_data[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[12]
--operation mode is normal

FE2_ring_data[12]_lut_out = FE2_ring_init & (FE2L335 # FE2L925);
FE2_ring_data[12] = DFFE(FE2_ring_data[12]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L079 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7841
--operation mode is normal

FE2L079 = !FE2_i_dly[3] & !FE2_i_dly[4];


--FE2L876 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1227
--operation mode is normal

FE2L876 = FE2_ring_data[12] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L976 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1228
--operation mode is normal

FE2L976 = FE2L657 & (FE2L776 # FE2L876) # !FE2L657 & FE2_ring_data[10];


--GE2L443 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10957
--operation mode is normal

GE2L443 = !GE2L22Q & !GE2L32Q;


--GE2L543 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10958
--operation mode is normal

GE2L543 = GE2_header_write & (!GE2L412 # !GE2L443 # !GE2L623);


--GE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~16
--operation mode is normal

GE2L232 = GE2L014 & GE2L243 & GE2_ram_address_header[0] & GE2_ram_address_header[2];


--GE2L643 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10960
--operation mode is normal

GE2L643 = GE2_ram_address_header[1] & (GE2_ram_address[1] # GE2_header_write) # !GE2_ram_address_header[1] & GE2_ram_address[1] & !GE2_header_write;


--GE2L743 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10962
--operation mode is normal

GE2L743 = GE2_ram_address_header[0] & (GE2_ram_address[0] # GE2_header_write) # !GE2_ram_address_header[0] & GE2_ram_address[0] & !GE2_header_write;


--GE2L843 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10964
--operation mode is normal

GE2L843 = !GE2L22Q & !GE2L12Q & !GE2L02Q & !GE2L32Q;


--GE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~24
--operation mode is normal

GE2L432 = GE2L51Q # GE2L31Q # !GE2L843 # !GE2L623;


--Q03_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

Q03_sset_path[9] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[9];


--Q03_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q03_sset_path[0] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[0];


--Q03_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q03_sset_path[1] = !FE1_i2239 & !FE1L8311Q & Q03_counter_cell[1];


--FE1L079 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7814
--operation mode is normal

FE1L079 = FE1L2311Q # FE1L5211Q & (FE1L22 # !WD1L682);


--Q63_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

Q63_sset_path[9] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[9];


--Q63_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q63_sset_path[0] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[0];


--Q63_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

Q63_sset_path[1] = !FE2_i2239 & !FE2L8311Q & Q63_counter_cell[1];


--FE2L179 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7842
--operation mode is normal

FE2L179 = FE2L3311Q # FE2L5211Q # FE2L8311Q # !FE2L3301;


--GE1_ram_data_hdr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1]
--operation mode is normal

GE1_ram_data_hdr[1]_lut_out = GE1L953 # GE1L643 & GE1L363;
GE1_ram_data_hdr[1] = DFFE(GE1_ram_data_hdr[1]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1_ring_data[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[11]
--operation mode is normal

FE1_ring_data[11]_lut_out = FE1_ring_init & (FE1L435 # FE1L594 & FE1L835);
FE1_ring_data[11] = DFFE(FE1_ring_data[11]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[15]
--operation mode is normal

FE1_ring_data[15]_lut_out = FE1L815 & FE1_ring_init;
FE1_ring_data[15] = DFFE(FE1_ring_data[15]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[17]
--operation mode is normal

FE1_ring_data[17]_lut_out = FE1L105 & FE1_ring_init;
FE1_ring_data[17] = DFFE(FE1_ring_data[17]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L246 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1038
--operation mode is normal

FE1L246 = FE1L757 & FE1_ring_data[17] & !FE1L857 # !FE1L757 & FE1_ring_data[15];


--FE1_ring_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[1]
--operation mode is normal

FE1_ring_data[1]_lut_out = FE1L206 & FE1_ring_init;
FE1_ring_data[1] = DFFE(FE1_ring_data[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[3]
--operation mode is normal

FE1_ring_data[3]_lut_out = FE1L685 & FE1_ring_init;
FE1_ring_data[3] = DFFE(FE1_ring_data[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L346 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1039
--operation mode is normal

FE1L346 = FE1L957 & FE1_ring_data[3] & !FE1L067 # !FE1L957 & FE1_ring_data[1];


--FE1_ring_data[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[9]
--operation mode is normal

FE1_ring_data[9]_lut_out = FE1_ring_init & (FE1L945 # FE1_flagged_rl_compr_dly[9] & !FE1L047);
FE1_ring_data[9] = DFFE(FE1_ring_data[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L446 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1040
--operation mode is normal

FE1L446 = FE1L156 & (FE1L869 & FE1_h_compr_data[1] # !FE1L869 & FE1_ring_data[9]);


--FE1_ring_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[5]
--operation mode is normal

FE1_ring_data[5]_lut_out = FE1L665 # FE1L175 & (FE1L075 # FE1L965);
FE1_ring_data[5] = DFFE(FE1_ring_data[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1_ring_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[7]
--operation mode is normal

FE1_ring_data[7]_lut_out = FE1_ring_init & (FE1L065 # FE1L655);
FE1_ring_data[7] = DFFE(FE1_ring_data[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L546 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1041
--operation mode is normal

FE1L546 = FE1L167 & FE1_ring_data[7] & !FE1L267 # !FE1L167 & FE1_ring_data[5];


--FE1L646 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1042
--operation mode is normal

FE1L646 = FE1L346 # FE1L056 & (FE1L446 # FE1L546);


--FE1L476 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1224
--operation mode is normal

FE1L476 = FE1L657 & (FE1L246 # FE1L846 & FE1L646);


--FE1_ring_data[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[13]
--operation mode is normal

FE1_ring_data[13]_lut_out = FE1L625 & FE1_ring_init;
FE1_ring_data[13] = DFFE(FE1_ring_data[13]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_ring_write_en_dly1);


--FE1L576 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1225
--operation mode is normal

FE1L576 = FE1_ring_data[13] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L676 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1226
--operation mode is normal

FE1L676 = FE1L557 & (FE1L476 # FE1L576) # !FE1L557 & FE1_ring_data[11];


--GE2_ram_data_hdr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1]
--operation mode is normal

GE2_ram_data_hdr[1]_lut_out = GE2L663 # GE2L453 & GE2L073;
GE2_ram_data_hdr[1] = DFFE(GE2_ram_data_hdr[1]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2_ring_data[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[11]
--operation mode is normal

FE2_ring_data[11]_lut_out = FE2_ring_init & (FE2L435 # FE2L494 & FE2L835);
FE2_ring_data[11] = DFFE(FE2_ring_data[11]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[15]
--operation mode is normal

FE2_ring_data[15]_lut_out = FE2L715 & FE2_ring_init;
FE2_ring_data[15] = DFFE(FE2_ring_data[15]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[17]
--operation mode is normal

FE2_ring_data[17]_lut_out = FE2L005 & FE2_ring_init;
FE2_ring_data[17] = DFFE(FE2_ring_data[17]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L246 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1038
--operation mode is normal

FE2L246 = FE2L857 & FE2_ring_data[17] & !FE2L957 # !FE2L857 & FE2_ring_data[15];


--FE2_ring_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[1]
--operation mode is normal

FE2_ring_data[1]_lut_out = FE2L206 & FE2_ring_init;
FE2_ring_data[1] = DFFE(FE2_ring_data[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[3]
--operation mode is normal

FE2_ring_data[3]_lut_out = FE2L685 & FE2_ring_init;
FE2_ring_data[3] = DFFE(FE2_ring_data[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L346 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1039
--operation mode is normal

FE2L346 = FE2L067 & FE2_ring_data[3] & !FE2L167 # !FE2L067 & FE2_ring_data[1];


--FE2_ring_data[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[9]
--operation mode is normal

FE2_ring_data[9]_lut_out = FE2_ring_init & (FE2L945 # FE2_flagged_rl_compr_dly[9] & !FE2L047);
FE2_ring_data[9] = DFFE(FE2_ring_data[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L446 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1040
--operation mode is normal

FE2L446 = FE2L156 & (FE2L969 & FE2_h_compr_data[1] # !FE2L969 & FE2_ring_data[9]);


--FE2_ring_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[5]
--operation mode is normal

FE2_ring_data[5]_lut_out = FE2L665 # FE2L175 & (FE2L075 # FE2L965);
FE2_ring_data[5] = DFFE(FE2_ring_data[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2_ring_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[7]
--operation mode is normal

FE2_ring_data[7]_lut_out = FE2_ring_init & (FE2L065 # FE2L655);
FE2_ring_data[7] = DFFE(FE2_ring_data[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L546 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1041
--operation mode is normal

FE2L546 = FE2L267 & FE2_ring_data[7] & !FE2L367 # !FE2L267 & FE2_ring_data[5];


--FE2L646 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1042
--operation mode is normal

FE2L646 = FE2L346 # FE2L056 & (FE2L446 # FE2L546);


--FE2L476 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1224
--operation mode is normal

FE2L476 = FE2L757 & (FE2L246 # FE2L846 & FE2L646);


--FE2_ring_data[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[13]
--operation mode is normal

FE2_ring_data[13]_lut_out = FE2L625 & FE2_ring_init;
FE2_ring_data[13] = DFFE(FE2_ring_data[13]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_ring_write_en_dly1);


--FE2L576 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1225
--operation mode is normal

FE2L576 = FE2_ring_data[13] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L676 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1226
--operation mode is normal

FE2L676 = FE2L657 & (FE2L476 # FE2L576) # !FE2L657 & FE2_ring_data[11];


--GE1_ram_data_hdr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2]
--operation mode is normal

GE1_ram_data_hdr[2]_lut_out = GE1L563 # GE1L643 & (GE1L763 # GE1L173);
GE1_ram_data_hdr[2] = DFFE(GE1_ram_data_hdr[2]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L736 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1038
--operation mode is normal

FE1L736 = FE1L757 & FE1_ring_data[0] & !FE1L857 # !FE1L757 & FE1_ring_data[16];


--FE1L836 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1039
--operation mode is normal

FE1L836 = FE1L957 & FE1_ring_data[4] & !FE1L067 # !FE1L957 & FE1_ring_data[2];


--FE1L936 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1040
--operation mode is normal

FE1L936 = FE1L156 & (FE1L869 & FE1_h_compr_data[2] # !FE1L869 & FE1_ring_data[10]);


--FE1L046 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1041
--operation mode is normal

FE1L046 = FE1L167 & FE1_ring_data[8] & !FE1L267 # !FE1L167 & FE1_ring_data[6];


--FE1L146 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1042
--operation mode is normal

FE1L146 = FE1L836 # FE1L056 & (FE1L936 # FE1L046);


--FE1L176 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1224
--operation mode is normal

FE1L176 = FE1L657 & (FE1L736 # FE1L846 & FE1L146);


--FE1L276 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1225
--operation mode is normal

FE1L276 = FE1_ring_data[14] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L376 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1226
--operation mode is normal

FE1L376 = FE1L557 & (FE1L176 # FE1L276) # !FE1L557 & FE1_ring_data[12];


--GE2_ram_data_hdr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2]
--operation mode is normal

GE2_ram_data_hdr[2]_lut_out = GE2L273 # GE2L453 & (GE2L473 # GE2L873);
GE2_ram_data_hdr[2] = DFFE(GE2_ram_data_hdr[2]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L736 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1038
--operation mode is normal

FE2L736 = FE2L857 & FE2_ring_data[0] & !FE2L957 # !FE2L857 & FE2_ring_data[16];


--FE2L836 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1039
--operation mode is normal

FE2L836 = FE2L067 & FE2_ring_data[4] & !FE2L167 # !FE2L067 & FE2_ring_data[2];


--FE2L936 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1040
--operation mode is normal

FE2L936 = FE2L156 & (FE2L969 & FE2_h_compr_data[2] # !FE2L969 & FE2_ring_data[10]);


--FE2L046 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1041
--operation mode is normal

FE2L046 = FE2L267 & FE2_ring_data[8] & !FE2L367 # !FE2L267 & FE2_ring_data[6];


--FE2L146 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1042
--operation mode is normal

FE2L146 = FE2L836 # FE2L056 & (FE2L936 # FE2L046);


--FE2L176 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1224
--operation mode is normal

FE2L176 = FE2L757 & (FE2L736 # FE2L846 & FE2L146);


--FE2L276 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1225
--operation mode is normal

FE2L276 = FE2_ring_data[14] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L376 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1226
--operation mode is normal

FE2L376 = FE2L657 & (FE2L176 # FE2L276) # !FE2L657 & FE2_ring_data[12];


--GE1_ram_data_hdr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3]
--operation mode is normal

GE1_ram_data_hdr[3]_lut_out = GE1L083 # GE1L643 & GE1L663 & GE1L583;
GE1_ram_data_hdr[3] = DFFE(GE1_ram_data_hdr[3]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L236 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1038
--operation mode is normal

FE1L236 = FE1L757 & FE1_ring_data[1] & !FE1L857 # !FE1L757 & FE1_ring_data[17];


--FE1L336 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1039
--operation mode is normal

FE1L336 = FE1L957 & FE1_ring_data[5] & !FE1L067 # !FE1L957 & FE1_ring_data[3];


--FE1L436 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1040
--operation mode is normal

FE1L436 = FE1L156 & (FE1L869 & FE1_h_compr_data[3] # !FE1L869 & FE1_ring_data[11]);


--FE1L536 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1041
--operation mode is normal

FE1L536 = FE1L167 & FE1_ring_data[9] & !FE1L267 # !FE1L167 & FE1_ring_data[7];


--FE1L636 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1042
--operation mode is normal

FE1L636 = FE1L336 # FE1L056 & (FE1L436 # FE1L536);


--FE1L866 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1224
--operation mode is normal

FE1L866 = FE1L657 & (FE1L236 # FE1L846 & FE1L636);


--FE1L966 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1225
--operation mode is normal

FE1L966 = FE1_ring_data[15] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L076 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1226
--operation mode is normal

FE1L076 = FE1L557 & (FE1L866 # FE1L966) # !FE1L557 & FE1_ring_data[13];


--GE2_ram_data_hdr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3]
--operation mode is normal

GE2_ram_data_hdr[3]_lut_out = GE2L083 # GE2L453 & (GE2L183 # GE2L483);
GE2_ram_data_hdr[3] = DFFE(GE2_ram_data_hdr[3]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L236 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1038
--operation mode is normal

FE2L236 = FE2L857 & FE2_ring_data[1] & !FE2L957 # !FE2L857 & FE2_ring_data[17];


--FE2L336 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1039
--operation mode is normal

FE2L336 = FE2L067 & FE2_ring_data[5] & !FE2L167 # !FE2L067 & FE2_ring_data[3];


--FE2L436 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1040
--operation mode is normal

FE2L436 = FE2L156 & (FE2L969 & FE2_h_compr_data[3] # !FE2L969 & FE2_ring_data[11]);


--FE2L536 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1041
--operation mode is normal

FE2L536 = FE2L267 & FE2_ring_data[9] & !FE2L367 # !FE2L267 & FE2_ring_data[7];


--FE2L636 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1042
--operation mode is normal

FE2L636 = FE2L336 # FE2L056 & (FE2L436 # FE2L536);


--FE2L866 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1224
--operation mode is normal

FE2L866 = FE2L757 & (FE2L236 # FE2L846 & FE2L636);


--FE2L966 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1225
--operation mode is normal

FE2L966 = FE2_ring_data[15] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L076 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1226
--operation mode is normal

FE2L076 = FE2L657 & (FE2L866 # FE2L966) # !FE2L657 & FE2_ring_data[13];


--GE1_ram_data_hdr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4]
--operation mode is normal

GE1_ram_data_hdr[4]_lut_out = GE1L783 # GE1L643 & GE1L193;
GE1_ram_data_hdr[4] = DFFE(GE1_ram_data_hdr[4]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L726 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1038
--operation mode is normal

FE1L726 = FE1L757 & FE1_ring_data[2] & !FE1L857 # !FE1L757 & FE1_ring_data[0];


--FE1L826 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1039
--operation mode is normal

FE1L826 = FE1L957 & FE1_ring_data[6] & !FE1L067 # !FE1L957 & FE1_ring_data[4];


--FE1L926 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1040
--operation mode is normal

FE1L926 = FE1L156 & (FE1L869 & FE1_h_compr_data[4] # !FE1L869 & FE1_ring_data[12]);


--FE1L036 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1041
--operation mode is normal

FE1L036 = FE1L167 & FE1_ring_data[10] & !FE1L267 # !FE1L167 & FE1_ring_data[8];


--FE1L136 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1042
--operation mode is normal

FE1L136 = FE1L826 # FE1L056 & (FE1L926 # FE1L036);


--FE1L566 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1224
--operation mode is normal

FE1L566 = FE1L657 & (FE1L726 # FE1L846 & FE1L136);


--FE1L666 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1225
--operation mode is normal

FE1L666 = FE1_ring_data[16] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L766 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1226
--operation mode is normal

FE1L766 = FE1L557 & (FE1L566 # FE1L666) # !FE1L557 & FE1_ring_data[14];


--GE2_ram_data_hdr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4]
--operation mode is normal

GE2_ram_data_hdr[4]_lut_out = GE2L683 # GE2L453 & GE2L293;
GE2_ram_data_hdr[4] = DFFE(GE2_ram_data_hdr[4]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L726 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1038
--operation mode is normal

FE2L726 = FE2L857 & FE2_ring_data[2] & !FE2L957 # !FE2L857 & FE2_ring_data[0];


--FE2L826 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1039
--operation mode is normal

FE2L826 = FE2L067 & FE2_ring_data[6] & !FE2L167 # !FE2L067 & FE2_ring_data[4];


--FE2L926 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1040
--operation mode is normal

FE2L926 = FE2L156 & (FE2L969 & FE2_h_compr_data[4] # !FE2L969 & FE2_ring_data[12]);


--FE2L036 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1041
--operation mode is normal

FE2L036 = FE2L267 & FE2_ring_data[10] & !FE2L367 # !FE2L267 & FE2_ring_data[8];


--FE2L136 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1042
--operation mode is normal

FE2L136 = FE2L826 # FE2L056 & (FE2L926 # FE2L036);


--FE2L566 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1224
--operation mode is normal

FE2L566 = FE2L757 & (FE2L726 # FE2L846 & FE2L136);


--FE2L666 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1225
--operation mode is normal

FE2L666 = FE2_ring_data[16] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L766 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1226
--operation mode is normal

FE2L766 = FE2L657 & (FE2L566 # FE2L666) # !FE2L657 & FE2_ring_data[14];


--GE1_ram_data_hdr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5]
--operation mode is normal

GE1_ram_data_hdr[5]_lut_out = GE1L393 # GE1L643 & GE1L793;
GE1_ram_data_hdr[5] = DFFE(GE1_ram_data_hdr[5]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L226 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1038
--operation mode is normal

FE1L226 = FE1L757 & FE1_ring_data[3] & !FE1L857 # !FE1L757 & FE1_ring_data[1];


--FE1L326 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1039
--operation mode is normal

FE1L326 = FE1L957 & FE1_ring_data[7] & !FE1L067 # !FE1L957 & FE1_ring_data[5];


--FE1L426 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1040
--operation mode is normal

FE1L426 = FE1L156 & (FE1L869 & FE1_h_compr_data[5] # !FE1L869 & FE1_ring_data[13]);


--FE1L526 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1041
--operation mode is normal

FE1L526 = FE1L167 & FE1_ring_data[11] & !FE1L267 # !FE1L167 & FE1_ring_data[9];


--FE1L626 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1042
--operation mode is normal

FE1L626 = FE1L326 # FE1L056 & (FE1L426 # FE1L526);


--FE1L266 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1224
--operation mode is normal

FE1L266 = FE1L657 & (FE1L226 # FE1L846 & FE1L626);


--FE1L366 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1225
--operation mode is normal

FE1L366 = FE1_ring_data[17] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L466 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1226
--operation mode is normal

FE1L466 = FE1L557 & (FE1L266 # FE1L366) # !FE1L557 & FE1_ring_data[15];


--GE2_ram_data_hdr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5]
--operation mode is normal

GE2_ram_data_hdr[5]_lut_out = GE2L493 # GE2L453 & GE2L893;
GE2_ram_data_hdr[5] = DFFE(GE2_ram_data_hdr[5]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L226 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1038
--operation mode is normal

FE2L226 = FE2L857 & FE2_ring_data[3] & !FE2L957 # !FE2L857 & FE2_ring_data[1];


--FE2L326 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1039
--operation mode is normal

FE2L326 = FE2L067 & FE2_ring_data[7] & !FE2L167 # !FE2L067 & FE2_ring_data[5];


--FE2L426 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1040
--operation mode is normal

FE2L426 = FE2L156 & (FE2L969 & FE2_h_compr_data[5] # !FE2L969 & FE2_ring_data[13]);


--FE2L526 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1041
--operation mode is normal

FE2L526 = FE2L267 & FE2_ring_data[11] & !FE2L367 # !FE2L267 & FE2_ring_data[9];


--FE2L626 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1042
--operation mode is normal

FE2L626 = FE2L326 # FE2L056 & (FE2L426 # FE2L526);


--FE2L266 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1224
--operation mode is normal

FE2L266 = FE2L757 & (FE2L226 # FE2L846 & FE2L626);


--FE2L366 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1225
--operation mode is normal

FE2L366 = FE2_ring_data[17] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L466 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1226
--operation mode is normal

FE2L466 = FE2L657 & (FE2L266 # FE2L366) # !FE2L657 & FE2_ring_data[15];


--GE1_ram_data_hdr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6]
--operation mode is normal

GE1_ram_data_hdr[6]_lut_out = GE1L993 # GE1L643 & (GE1L414 # GE1L204);
GE1_ram_data_hdr[6] = DFFE(GE1_ram_data_hdr[6]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE2_ram_data_hdr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6]
--operation mode is normal

GE2_ram_data_hdr[6]_lut_out = GE2L004 # GE2L453 & (GE2L114 # GE2L304);
GE2_ram_data_hdr[6] = DFFE(GE2_ram_data_hdr[6]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--GE1_ram_data_hdr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7]
--operation mode is normal

GE1_ram_data_hdr[7]_lut_out = GE1L514 # GE1L504;
GE1_ram_data_hdr[7] = DFFE(GE1_ram_data_hdr[7]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L656 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1227
--operation mode is normal

FE1L656 = FE1_ring_init & FE1_h_compr_data[7] & !FE1_ring_rd_en_dly;


--FE1L086 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1226
--operation mode is normal

FE1L086 = FE1_ring_init & FE1_ring_rd_en_dly;

--FE1L186 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1228
--operation mode is normal

FE1L186 = FE1_ring_init & FE1_ring_rd_en_dly;


--FE1L756 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1228
--operation mode is normal

FE1L756 = FE1_ring_data[17] & FE1L969 & !FE1_i_dly[1] & !FE1_i_dly[2];


--GE2_ram_data_hdr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7]
--operation mode is normal

GE2_ram_data_hdr[7]_lut_out = GE2L604 # GE2L453 & (GE2L214 # GE2L904);
GE2_ram_data_hdr[7] = DFFE(GE2_ram_data_hdr[7]_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L656 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1227
--operation mode is normal

FE2L656 = FE2_ring_init & FE2_h_compr_data[7] & !FE2_ring_rd_en_dly;


--FE2L086 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1230
--operation mode is normal

FE2L086 = FE2_ring_init & FE2_ring_rd_en_dly;

--FE2L186 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1232
--operation mode is normal

FE2L186 = FE2_ring_init & FE2_ring_rd_en_dly;


--FE2L756 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1228
--operation mode is normal

FE2L756 = FE2_ring_data[17] & FE2L079 & !FE2_i_dly[1] & !FE2_i_dly[2];


--XD1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0
--operation mode is normal

XD1_HEADER_data.timestamp[47]~reg0_lut_out = Q44_sload_path[47];
XD1_HEADER_data.timestamp[47]~reg0 = DFFE(XD1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD1L55);


--XD2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0
--operation mode is normal

XD2_HEADER_data.timestamp[47]~reg0_lut_out = Q44_sload_path[47];
XD2_HEADER_data.timestamp[47]~reg0 = DFFE(XD2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(TE1_outclock1), , , XD2L55);


--M1L9731 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~41
--operation mode is normal

M1L9731 = (M1_i763 & (UE1L73Q # !M1L603) # !UE1L53Q) & CASCADE(M1L0831);


--M1L95 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~39
--operation mode is normal

M1L95 = (UE1L53Q # !M1L603 & !M1L203 # !UE1L73Q) & CASCADE(M1L723);


--M1L93 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~21
--operation mode is normal

M1L93 = (M1L353 # !UE1L53Q # !UE1L14Q # !M1L992) & CASCADE(M1L444);


--M1L4 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~32
--operation mode is normal

M1L4 = (UE1L53Q # M1_i3069 & (UE1L83Q # !M1L753)) & CASCADE(M1L5231);

--M1L5 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~33
--operation mode is normal

M1L5 = (UE1L53Q # M1_i3069 & (UE1L83Q # !M1L753)) & CASCADE(M1L5231);


--M1L79 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~42
--operation mode is normal

M1L79 = (M1_i3270 & UE1L63Q & !M1_i3544 & !UE1L53Q) & CASCADE(M1L5);


--M1L426 is slaveregister:inst_slaveregister|i5057~989
--operation mode is normal

M1L426 = M1L343 & M1L043 & UE1L93Q & !UE1L53Q;


--M1L0431 is slaveregister:inst_slaveregister|int_enable[0]~41
--operation mode is normal

M1L0431 = (!L1L4Q & (M1_i1639 # UE1L53Q # !M1L633)) & CASCADE(M1L426);


--K1L421 is rate_meters:inst_rate_meters|i738~0
--operation mode is normal

K1L421 = Q34_q[1] & (M1_RM_ctrl_local.rm_sn_enable[1] # M1_RM_ctrl_local.rm_sn_enable[0]);


--YC1_send[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[0]
--operation mode is normal

YC1_send[0]_lut_out = S1_SND_DRBT # S1_SND_DAT # S1_SND_DRAND # !S1L63;
YC1_send[0] = DFFE(YC1_send[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--YC1_send[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[1]
--operation mode is normal

YC1_send[1]_lut_out = YC1_send[0];
YC1_send[1] = DFFE(YC1_send[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--YC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~1
--operation mode is normal

YC1L2 = YC1_send[0] & !YC1_send[1] # !Q02L81;


--YC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~0
--operation mode is normal

YC1L1 = YC1_send[0] & !YC1_send[1];


--K1L321 is rate_meters:inst_rate_meters|i737~0
--operation mode is normal

K1L321 = Q34_q[2] & (M1_RM_ctrl_local.rm_sn_enable[1] # M1_RM_ctrl_local.rm_sn_enable[0]);


--VC1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0]
--operation mode is normal

VC1_tx_dpr_waddr[0]_lut_out = M1_COMM_ctrl_local.tx_head[0];
VC1_tx_dpr_waddr[0] = DFFE(VC1_tx_dpr_waddr[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst46);


--M1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6]
--operation mode is normal

M1_COMM_ctrl_local.tx_head[6]_lut_out = !AB1L7Q & (M1L0231 & CF1_MASTERHWDATA[6] # !M1L0231 & M1_COMM_ctrl_local.tx_head[6]);
M1_COMM_ctrl_local.tx_head[6] = DFFE(M1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--K1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3]
--operation mode is normal

K1_RM_sn_data_int[3]_lut_out = Q34_q[3];
K1_RM_sn_data_int[3] = DFFE(K1_RM_sn_data_int[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5]
--operation mode is normal

K1_RM_sn_data_int[5]_lut_out = Q34_q[1];
K1_RM_sn_data_int[5] = DFFE(K1_RM_sn_data_int[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L692);


--S1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~13
--operation mode is normal

S1L02 = S1_COM_ON & !S1_DOM_REBOOT & !S1_SYS_RESET;


--S1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~14
--operation mode is normal

S1L12 = S1_SND_IDLE & WC1L26Q;


--S1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF
--operation mode is normal

S1_COM_OFF_lut_out = S1L81 # S1_COM_ON & (S1_DOM_REBOOT # S1_SYS_RESET);
S1_COM_OFF = DFFE(S1_COM_OFF_lut_out, GLOBAL(TE1_outclock0), , , );


--K1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6]
--operation mode is normal

K1_RM_sn_data_int[6]_lut_out = Q34_q[2];
K1_RM_sn_data_int[6] = DFFE(K1_RM_sn_data_int[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L692);


--K1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7]
--operation mode is normal

K1_RM_sn_data_int[7]_lut_out = Q34_q[3];
K1_RM_sn_data_int[7] = DFFE(K1_RM_sn_data_int[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L692);


--M1L249 is slaveregister:inst_slaveregister|i5469~402
--operation mode is normal

M1L249 = M1_i1176 & (M1_i1064 # UE1L63Q $ !UE1L53Q) # !M1_i1176 & UE1L63Q & UE1L53Q;


--M1L449 is slaveregister:inst_slaveregister|i5469~405
--operation mode is normal

M1L449 = (M1_i763 & (M1_i1064 # UE1L63Q # UE1L53Q)) & CASCADE(M1L249);

--M1L549 is slaveregister:inst_slaveregister|i5469~406
--operation mode is normal

M1L549 = (M1_i763 & (M1_i1064 # UE1L63Q # UE1L53Q)) & CASCADE(M1L249);


--M1L604 is slaveregister:inst_slaveregister|i4802~972
--operation mode is normal

M1L604 = M1L363 # M1L999 # UE1L73Q # !M1L913;


--M1L115 is slaveregister:inst_slaveregister|i5052~786
--operation mode is normal

M1L115 = (M1_i1924 & M1L644 & M1L604 & !M1L743) & CASCADE(M1L834);


--K1L82 is rate_meters:inst_rate_meters|i215~0
--operation mode is normal

K1L82 = Q14_q[7] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L06 is rate_meters:inst_rate_meters|i279~0
--operation mode is normal

K1L06 = Q24_q[7] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9]
--operation mode is normal

K1_RM_sn_data_int[9]_lut_out = Q34_q[1];
K1_RM_sn_data_int[9] = DFFE(K1_RM_sn_data_int[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L203);


--K1L62 is rate_meters:inst_rate_meters|i213~0
--operation mode is normal

K1L62 = Q14_q[9] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L85 is rate_meters:inst_rate_meters|i277~0
--operation mode is normal

K1L85 = Q24_q[9] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L221 is rate_meters:inst_rate_meters|i736~0
--operation mode is normal

K1L221 = Q34_q[3] & (M1_RM_ctrl_local.rm_sn_enable[1] # M1_RM_ctrl_local.rm_sn_enable[0]);


--K1L601 is rate_meters:inst_rate_meters|i704~60
--operation mode is normal

K1L601 = K1_lockout_sn[8] # !M1_RM_ctrl_local.rm_sn_enable[0] # !M1_RM_ctrl_local.rm_sn_enable[1];


--K1L261 is rate_meters:inst_rate_meters|i~829
--operation mode is normal

K1L261 = M1_RM_ctrl_local.rm_sn_dead[1] & (M1_RM_ctrl_local.rm_sn_dead[0] & !K1_lockout_sn[5] # !K1_lockout_sn[6]) # !M1_RM_ctrl_local.rm_sn_dead[1] & M1_RM_ctrl_local.rm_sn_dead[0] & !K1_lockout_sn[5] & !K1_lockout_sn[6];


--K1_i704 is rate_meters:inst_rate_meters|i704
--operation mode is normal

K1_i704 = K1L601 # K1_lockout_sn[7] & (!K1L261 # !M1_RM_ctrl_local.rm_sn_dead[2]) # !K1_lockout_sn[7] & !M1_RM_ctrl_local.rm_sn_dead[2] & !K1L261;


--K1L111 is rate_meters:inst_rate_meters|i710~0
--operation mode is normal

K1L111 = K1_lockout_sn[3] & !K1_i704;


--K1L201 is rate_meters:inst_rate_meters|i698~208
--operation mode is normal

K1L201 = !K1_lockout_sn[8] & (M1_RM_ctrl_local.rm_sn_dead[2] # !K1_lockout_sn[7]);


--K1L021 is rate_meters:inst_rate_meters|i733~188
--operation mode is normal

K1L021 = !K1_lockout_sn[1] & !K1_lockout_sn[0];


--K1L121 is rate_meters:inst_rate_meters|i733~189
--operation mode is normal

K1L121 = K1L021 & !K1_lockout_sn[4] & !K1_lockout_sn[3] & !K1_lockout_sn[2];


--K1L301 is rate_meters:inst_rate_meters|i698~209
--operation mode is normal

K1L301 = K1L121 & !K1L711 & (M1_RM_ctrl_local.rm_sn_enable[1] $ M1_RM_ctrl_local.rm_sn_enable[0]) # !K1L121 & (M1_RM_ctrl_local.rm_sn_enable[1] $ M1_RM_ctrl_local.rm_sn_enable[0]);


--K1L361 is rate_meters:inst_rate_meters|i~830
--operation mode is normal

K1L361 = K1_lockout_sn[5] & (K1_lockout_sn[4] # !M1_RM_ctrl_local.rm_sn_dead[0] # !K1L611) # !K1_lockout_sn[5] & !M1_RM_ctrl_local.rm_sn_dead[0] & (K1_lockout_sn[4] # !K1L611);


--K1L621 is rate_meters:inst_rate_meters|i~253
--operation mode is normal

K1L621 = M1_RM_ctrl_local.rm_sn_dead[2] $ K1_lockout_sn[7];


--K1L461 is rate_meters:inst_rate_meters|i~831
--operation mode is normal

K1L461 = !K1L621 & (K1L361 & (K1_lockout_sn[6] # !M1_RM_ctrl_local.rm_sn_dead[1]) # !K1L361 & K1_lockout_sn[6] & !M1_RM_ctrl_local.rm_sn_dead[1]);


--K1L401 is rate_meters:inst_rate_meters|i698~210
--operation mode is normal

K1L401 = K1L461 # !K1L301 & K1L511 # !K1L201;


--K1L211 is rate_meters:inst_rate_meters|i711~0
--operation mode is normal

K1L211 = K1_lockout_sn[2] & !K1_i704;


--K1L311 is rate_meters:inst_rate_meters|i712~0
--operation mode is normal

K1L311 = K1_lockout_sn[1] & !K1_i704;


--K1L411 is rate_meters:inst_rate_meters|i713~0
--operation mode is normal

K1L411 = K1_lockout_sn[0] & !K1_i704;


--K1L701 is rate_meters:inst_rate_meters|i706~0
--operation mode is normal

K1L701 = M1_RM_ctrl_local.rm_sn_dead[2] & K1L261 & K1_lockout_sn[7] & !K1L601;


--K1L801 is rate_meters:inst_rate_meters|i707~0
--operation mode is normal

K1L801 = K1_lockout_sn[6] & !K1_i704;


--K1L901 is rate_meters:inst_rate_meters|i708~0
--operation mode is normal

K1L901 = K1_lockout_sn[5] & !K1_i704;


--K1L011 is rate_meters:inst_rate_meters|i709~0
--operation mode is normal

K1L011 = K1_lockout_sn[4] & !K1_i704;


--T1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13]
--operation mode is normal

T1_inst40[13]_lut_out = Q9_q[13];
T1_inst40[13] = DFFE(T1_inst40[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--T1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15]
--operation mode is normal

T1_inst40[15]_lut_out = Q9_q[15];
T1_inst40[15] = DFFE(T1_inst40[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--M1L344 is slaveregister:inst_slaveregister|i4980~117
--operation mode is normal

M1L344 = (M1_i2341 # UE1L53Q # !M1L633 & !M1L043) & CASCADE(M1L453);


--K1L02 is rate_meters:inst_rate_meters|i207~0
--operation mode is normal

K1L02 = Q14_q[15] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L25 is rate_meters:inst_rate_meters|i271~0
--operation mode is normal

K1L25 = Q24_q[15] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L84 is rate_meters:inst_rate_meters|i267~0
--operation mode is normal

K1L84 = Q24_q[19] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L61 is rate_meters:inst_rate_meters|i203~0
--operation mode is normal

K1L61 = Q14_q[19] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22]
--operation mode is normal

K1_RM_sn_data_int[22]_lut_out = Q44_sload_path[22];
K1_RM_sn_data_int[22] = DFFE(K1_RM_sn_data_int[22]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1L54 is rate_meters:inst_rate_meters|i264~0
--operation mode is normal

K1L54 = Q24_q[22] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L31 is rate_meters:inst_rate_meters|i200~0
--operation mode is normal

K1L31 = Q14_q[22] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24]
--operation mode is normal

K1_RM_sn_data_int[24]_lut_out = Q44_sload_path[24];
K1_RM_sn_data_int[24] = DFFE(K1_RM_sn_data_int[24]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1L34 is rate_meters:inst_rate_meters|i262~0
--operation mode is normal

K1L34 = Q24_q[24] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L11 is rate_meters:inst_rate_meters|i198~0
--operation mode is normal

K1L11 = Q14_q[24] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27]
--operation mode is normal

M1_COMM_ctrl_local.id[27]_lut_out = CF1_MASTERHWDATA[27];
M1_COMM_ctrl_local.id[27] = DFFE(M1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L8801 is slaveregister:inst_slaveregister|i5641~981
--operation mode is normal

M1L8801 = M1L753 & M1_COMM_ctrl_local.id[27] & UE1L83Q & !UE1L53Q;


--M1L9801 is slaveregister:inst_slaveregister|i5641~985
--operation mode is normal

M1L9801 = (M1L289 & (M1L8801 # M1L9011 & Q1_sload_path[27])) & CASCADE(M1L0111);


--K1L8 is rate_meters:inst_rate_meters|i195~0
--operation mode is normal

K1L8 = Q14_q[27] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27]
--operation mode is normal

K1_RM_rate_SPE[27]_lut_out = Q24_q[27];
K1_RM_rate_SPE[27] = DFFE(K1_RM_rate_SPE[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27]
--operation mode is normal

K1_RM_sn_data[27]_lut_out = K1_RM_sn_data_int[27];
K1_RM_sn_data[27] = DFFE(K1_RM_sn_data[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L0901 is slaveregister:inst_slaveregister|i5641~986
--operation mode is normal

M1L0901 = (M1L133 & K1_RM_rate_SPE[27] # !M1L133 & K1_RM_sn_data[27] & !M1_i1924) & CASCADE(M1L1111);


--K1L04 is rate_meters:inst_rate_meters|i259~0
--operation mode is normal

K1L04 = Q24_q[27] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29]
--operation mode is normal

K1_RM_sn_data_int[29]_lut_out = Q44_sload_path[29];
K1_RM_sn_data_int[29] = DFFE(K1_RM_sn_data_int[29]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--F1_i47 is DOMstatus:inst_DOMstatus|i47
--operation mode is normal

F1_i47_lut_out = !F1_i47;
F1_i47 = DFFE(F1_i47_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--F1_i45 is DOMstatus:inst_DOMstatus|i45
--operation mode is normal

F1_i45_lut_out = !F1_i45;
F1_i45 = DFFE(F1_i45_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , F1_i47);


--F1L01 is DOMstatus:inst_DOMstatus|i~20
--operation mode is normal

F1L01 = F1_i47 & F1_i45;


--K1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30]
--operation mode is normal

K1_RM_rate_SPE[30]_lut_out = Q24_q[30];
K1_RM_rate_SPE[30] = DFFE(K1_RM_rate_SPE[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--M1L4601 is slaveregister:inst_slaveregister|i5638~931
--operation mode is normal

M1L4601 = M1L033 & K1_RM_rate_SPE[30] & !M1_i1639 & !UE1L63Q;


--K1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30]
--operation mode is normal

K1_RM_sn_data[30]_lut_out = K1_RM_sn_data_int[30];
K1_RM_sn_data[30] = DFFE(K1_RM_sn_data[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L5601 is slaveregister:inst_slaveregister|i5638~932
--operation mode is normal

M1L5601 = UE1L53Q & (M1L4601 # K1_RM_sn_data[30] & M1L7321);


--K1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30]
--operation mode is normal

K1_RM_rate_MPE[30]_lut_out = Q14_q[30];
K1_RM_rate_MPE[30] = DFFE(K1_RM_rate_MPE[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L6601 is slaveregister:inst_slaveregister|i5638~933
--operation mode is normal

M1L6601 = M1L5601 # M1L433 & K1_RM_rate_MPE[30] & !M1L133;


--M1L7601 is slaveregister:inst_slaveregister|i5638~934
--operation mode is normal

M1L7601 = M1_i3270 & M1L093 & (Q1_sload_path[30] # !UE1L53Q);


--M1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30]
--operation mode is normal

M1_COMM_ctrl_local.id[30]_lut_out = CF1_MASTERHWDATA[30];
M1_COMM_ctrl_local.id[30] = DFFE(M1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L8601 is slaveregister:inst_slaveregister|i5638~935
--operation mode is normal

M1L8601 = M1L7601 # M1_COMM_ctrl_local.id[30] & !M1_i3270 & !UE1L53Q;


--M1L9601 is slaveregister:inst_slaveregister|i5638~938
--operation mode is normal

M1L9601 = (M1L6601 # M1L2321 & M1L8601 & !M1L133) & CASCADE(M1L168);


--K1L73 is rate_meters:inst_rate_meters|i256~0
--operation mode is normal

K1L73 = Q24_q[30] & !M1_RM_ctrl_local.rm_rate_enable[0];


--AB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~13
--operation mode is normal

AB1L22 = AB1L2Q & !AB1L3Q;


--Y1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15]
--operation mode is normal

Y1_dpr_radr[15]_lut_out = M1_COMM_ctrl_local.rx_tail[15];
Y1_dpr_radr[15] = DFFE(Y1_dpr_radr[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14]
--operation mode is normal

Y1_dpr_radr[14]_lut_out = M1_COMM_ctrl_local.rx_tail[14];
Y1_dpr_radr[14] = DFFE(Y1_dpr_radr[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14]
--operation mode is normal

Y1_dpr_wadr[14]_lut_out = Q9_q[14];
Y1_dpr_wadr[14] = DFFE(Y1_dpr_wadr[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15]
--operation mode is normal

Y1_dpr_wadr[15]_lut_out = Q9_q[15];
Y1_dpr_wadr[15] = DFFE(Y1_dpr_wadr[15]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152
--operation mode is normal

Y1L63 = Y1_dpr_radr[15] & (Y1_dpr_radr[14] & !Y1_dpr_wadr[14] # !Y1_dpr_wadr[15]) # !Y1_dpr_radr[15] & Y1_dpr_radr[14] & !Y1_dpr_wadr[14] & !Y1_dpr_wadr[15];


--Y1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153
--operation mode is normal

Y1L73 = Y1_dpr_radr[15] & Y1_dpr_wadr[15] & (Y1_dpr_radr[14] $ !Y1_dpr_wadr[14]) # !Y1_dpr_radr[15] & !Y1_dpr_wadr[15] & (Y1_dpr_radr[14] $ !Y1_dpr_wadr[14]);


--Y1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13]
--operation mode is normal

Y1_dpr_radr[13]_lut_out = M1_COMM_ctrl_local.rx_tail[13];
Y1_dpr_radr[13] = DFFE(Y1_dpr_radr[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13]
--operation mode is normal

Y1_dpr_wadr[13]_lut_out = Q9_q[13];
Y1_dpr_wadr[13] = DFFE(Y1_dpr_wadr[13]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9
--operation mode is normal

Y1L53 = Y1L63 # Y1L73 & Y1_dpr_radr[13] & !Y1_dpr_wadr[13];

--Y1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155
--operation mode is normal

Y1L83 = Y1L63 # Y1L73 & Y1_dpr_radr[13] & !Y1_dpr_wadr[13];


--Y1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~360
--operation mode is normal

Y1L121 = (!Y1L29 & !Y1L53) & CASCADE(Y1L321);


--Y1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361
--operation mode is normal

Y1L221 = (Y1L521 # !Y1L901) & CASCADE(Y1L421);


--S1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~177
--operation mode is normal

S1L41 = S1_CMD_WAIT & !AB1L42Q & !AB1L7Q & !AB1L32Q;


--S1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~180
--operation mode is normal

S1L61 = (!AB1L02Q & !AB1L81Q) & CASCADE(S1L41);


--RC1L65Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23
--operation mode is normal

RC1L65Q_lut_out = !WC1_STF & (RC1L7 # RC1L45Q & RC1_last_byte);
RC1L65Q = DFFE(RC1L65Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843
--operation mode is normal

RC1L71 = RC1_loopcnt[2] & RC1_loopcnt[1] & RC1_loopcnt[0] & !RC1_loopcnt[5];


--RC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2
--operation mode is normal

RC1L9 = !RC1_loopcnt[3] # !RC1_loopcnt[4] # !RC1L71;


--DC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg
--operation mode is normal

DC1L41Q_lut_out = DC1L31Q & !WC1L26Q & (DC1L41Q # S1_REC_PULSE) # !DC1L31Q & (DC1L41Q # S1_REC_PULSE);
DC1L41Q = DFFE(DC1L41Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21
--operation mode is normal

DC1L3 = S1_REC_PULSE & !DC1L41Q;


--DC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32
--operation mode is normal

DC1L7Q_lut_out = DC1L2 # DC1L5Q # DC1L6Q & !Q01L41;
DC1L7Q = DFFE(DC1L7Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13
--operation mode is normal

DC1L1 = DC1L7Q & WC1L311Q;


--DC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36
--operation mode is normal

DC1L11Q_lut_out = S1_REC_PULSE & !DC1L41Q;
DC1L11Q = DFFE(DC1L11Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35
--operation mode is normal

DC1L01Q_lut_out = DC1L11Q # !Q01L41 & DC1L01Q;
DC1L01Q = DFFE(DC1L01Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25
--operation mode is normal

DC1L81 = DC1L1 # DC1L11Q # DC1L01Q & !Q01L41;


--WC1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64
--operation mode is normal

WC1L501 = FD1L9Q & (WC1_TC_RX_TIME # WC1_TC_TX_TIME # WC1_ID_BYTE);


--WC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1794
--operation mode is normal

WC1L12 = !Q12L8 & !Q22L9;


--WC1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65
--operation mode is normal

WC1L601 = Q12L8 # Q22L9 # !WC1_RXSHR8 & !WC1_TXSHR8;


--GB1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21
--operation mode is normal

GB1L24Q_lut_out = CB1L61 & (GB1L4 # GB1L3 & GB1L34Q);
GB1L24Q = DFFE(GB1L24Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--GB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57
--operation mode is normal

GB1L6 = GB1L24Q & MB1L01Q;


--GB1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]
--operation mode is normal

GB1_loopcnt[0]_lut_out = GB1L34Q & (!GB1L14Q # !GB1_loopcnt[0]) # !GB1L34Q & GB1_loopcnt[0] & !GB1L14Q;
GB1_loopcnt[0] = DFFE(GB1_loopcnt[0]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]
--operation mode is normal

GB1_loopcnt[1]_lut_out = GB1_loopcnt[1] & (GB1L34Q & !GB1_loopcnt[0] # !GB1L14Q) # !GB1_loopcnt[1] & GB1L34Q & GB1_loopcnt[0];
GB1_loopcnt[1] = DFFE(GB1_loopcnt[1]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2]
--operation mode is normal

GB1_loopcnt[2]_lut_out = GB1_loopcnt[2] & (GB1L34Q & !GB1L91 # !GB1L14Q) # !GB1_loopcnt[2] & GB1L34Q & GB1L91;
GB1_loopcnt[2] = DFFE(GB1_loopcnt[2]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]
--operation mode is normal

GB1_loopcnt[3]_lut_out = GB1_loopcnt[3] & (GB1L34Q & !GB1L5 # !GB1L14Q) # !GB1_loopcnt[3] & GB1L34Q & GB1L5;
GB1_loopcnt[3] = DFFE(GB1_loopcnt[3]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44
--operation mode is normal

GB1L3 = GB1_loopcnt[0] & GB1_loopcnt[1] & GB1_loopcnt[2] & !GB1_loopcnt[3];


--GB1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6]
--operation mode is normal

GB1_srg[6]_lut_out = GB1L02 # GB1L24Q & RB1_dffs[6];
GB1_srg[6] = DFFE(GB1_srg[6]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20
--operation mode is normal

GB1L14Q_lut_out = !CB1_STF_WAIT & !CB1_START;
GB1L14Q = DFFE(GB1L14Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--GB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715
--operation mode is normal

GB1L81 = GB1_srg[6] & (GB1L34Q # GB1_srg[7] & !GB1L14Q) # !GB1_srg[6] & GB1_srg[7] & !GB1L14Q;


--GB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3
--operation mode is normal

GB1L82 = !CB1_STF_WAIT & !CB1_START & LB1L5Q;


--WC1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~813
--operation mode is normal

WC1L37 = S1_SND_TC_DAT # !YC1L6Q & !S1_SND_ID # !FD1L9Q;


--WC1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~814
--operation mode is normal

WC1L47 = WC1_CRC3 # WC1L37 & WC1_DCMD_SEQ1 # !WC1L83;


--WC1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~815
--operation mode is normal

WC1L57 = WC1_RXSHR8 # FD1L9Q & (WC1_BYT1 # WC1_MTYPE_LEN1);


--WC1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~816
--operation mode is normal

WC1L67 = WC1L57 # WC1_ID_BYTE # WC1_ID_LOAD # !WC1L14;


--WC1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~817
--operation mode is normal

WC1L77 = !FD1L9Q & (WC1_CRC2 # WC1_BYT3);


--WC1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~818
--operation mode is normal

WC1L87 = WC1L77 # !Q22L9 & (WC1_ID_SHR8 # WC1_TXSHR8);


--DC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg
--operation mode is normal

DC1L61Q_lut_out = DC1L51 # DC1L8Q # WB6_agb_out & DC1L9Q;
DC1L61Q = DFFE(DC1L61Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--LC1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

LC1_b_non_empty_lut_out = DC1L71Q # LC1_b_full # LC1L6 & LC1_b_non_empty;
LC1_b_non_empty = DFFE(LC1_b_non_empty_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );


--KC1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq
--operation mode is normal

KC1_valid_rreq = DC1L61Q & LC1_b_non_empty;


--DC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg
--operation mode is normal

DC1L71Q_lut_out = DC1L4 # DC1L11Q # DC1L01Q # DC1L8Q;
DC1L71Q = DFFE(DC1L71Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--LC1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

LC1_b_full_lut_out = !DC1L61Q & (LC1_b_full # LC1L3 & DC1L71Q);
LC1_b_full = DFFE(LC1_b_full_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , );


--KC1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq
--operation mode is normal

KC1_valid_wreq = DC1L71Q & !LC1_b_full;


--KC1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

KC1_rd_ptr_lsb_lut_out = !KC1_rd_ptr_lsb;
KC1_rd_ptr_lsb = DFFE(KC1_rd_ptr_lsb_lut_out, GLOBAL(TE1_outclock0), DC1L41Q, , KC1_valid_rreq);


--WC1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~376
--operation mode is normal

WC1L46 = WC1_EOF # WC1_CRC1 # WC1_TCWFM_H # WC1_BYT3;


--WC1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~377
--operation mode is normal

WC1L56 = !FD1L9Q & (WC1L46 # WC1_MTYPE_LEN1 # WC1_CRC3);


--WC1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~378
--operation mode is normal

WC1L66 = WC1_RXSHR8 & (WC1_TXSHR8 # Q22L9) # !WC1_RXSHR8 & WC1_TXSHR8 & !Q22L9;


--WC1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~379
--operation mode is normal

WC1L76 = WC1_TC_TX_TIME # FD1L9Q & WC1_BYT0 # !FD1L9Q & WC1_BYT1;


--WC1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~380
--operation mode is normal

WC1L86 = WC1_CRC2 # WC1_TCWFM_L # WC1_BYT2 # WC1_PTYPE_SEQ0;


--WC1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~381
--operation mode is normal

WC1L96 = WC1_LEN0 # WC1_CRC0;


--WC1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~382
--operation mode is normal

WC1L07 = WC1L76 # FD1L9Q & (WC1L86 # WC1L96);


--WC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1795
--operation mode is normal

WC1L22 = RC1L3Q & WC1L43Q;


--WC1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~383
--operation mode is normal

WC1L17 = WC1L22 # WC1_DCMD_SEQ1 & (WC1L8 # !FD1L9Q);


--RB3_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

RB3_dffs[1]_lut_out = M1_COMM_ctrl_local.id[1] & (RB3_dffs[2] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[1] & RB3_dffs[2] & !WC1_ID_LOAD;
RB3_dffs[1] = DFFE(RB3_dffs[1]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--U1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37
--operation mode is normal

U1_inst37 = WC1_ID_SHR8 # WC1_ID_LOAD;


--WC1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~346
--operation mode is normal

WC1L88 = WC1_PTYPE_SEQ0 # FD1L9Q & WC1_CRC0 # !FD1L9Q & WC1_EOF;


--WC1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~347
--operation mode is normal

WC1L98 = WC1L88 # WC1L35 & WC1_DCMD_SEQ1 # !WC1L84;


--WC1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~348
--operation mode is normal

WC1L09 = !FD1L9Q # !YC1L9Q;


--WC1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~349
--operation mode is normal

WC1L19 = Q22L9 & (WC1_RXSHR8 # WC1L09 & WC1_STF) # !Q22L9 & WC1L09 & WC1_STF;


--WC1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~328
--operation mode is normal

WC1L08 = FD1L9Q & (WC1_CRC0 # YC1L6Q & WC1_DCMD_SEQ1);


--WC1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~329
--operation mode is normal

WC1L18 = WC1L31 # WC1L08 # Q81L43 & WC1L55Q;


--WC1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~330
--operation mode is normal

WC1L28 = WC1_EOF # WC1_STF # WC1_CRC1;


--WC1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~331
--operation mode is normal

WC1L38 = WC1L92 # WC1_CRC2 # WC1L28 & !FD1L9Q;


--WC1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~332
--operation mode is normal

WC1L48 = WC1_ID_SHR8 # WC1_RXSHR8;


--WC1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~333
--operation mode is normal

WC1L58 = WC1L43Q # WC1_CRC3 # Q22L9 & WC1L48;


--MC1_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
MC1_q[9]_data_in = COM_AD_D[11];
MC1_q[9]_write_enable = KC1_valid_wreq;
MC1_q[9]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[9]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[9]_clear_0 = !DC1L41Q;
MC1_q[9]_clock_enable_1 = KC1_valid_rreq;
MC1_q[9]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[9]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[9] = MEMORY_SEGMENT(MC1_q[9]_data_in, MC1_q[9]_write_enable, MC1_q[9]_clock_0, MC1_q[9]_clock_1, MC1_q[9]_clear_0, , , MC1_q[9]_clock_enable_1, VCC, MC1_q[9]_write_address, MC1_q[9]_read_address);


--MC1_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
MC1_q[1]_data_in = COM_AD_D[3];
MC1_q[1]_write_enable = KC1_valid_wreq;
MC1_q[1]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[1]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[1]_clear_0 = !DC1L41Q;
MC1_q[1]_clock_enable_1 = KC1_valid_rreq;
MC1_q[1]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[1]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[1] = MEMORY_SEGMENT(MC1_q[1]_data_in, MC1_q[1]_write_enable, MC1_q[1]_clock_0, MC1_q[1]_clock_1, MC1_q[1]_clear_0, , , MC1_q[1]_clock_enable_1, VCC, MC1_q[1]_write_address, MC1_q[1]_read_address);


--DD62L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD62L1 = WC1L97Q # WC1L27Q & MC1_q[9] # !WC1L27Q & MC1_q[1];


--DD62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD62L2 = (RB3_dffs[1] & !WC1L27Q # !WC1L97Q) & CASCADE(DD62L1);


--DD52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD52L1 = WC1L49Q # WC1L68Q & DD22L2 # !WC1L68Q & DD12L2;


--DD32L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~68
--operation mode is normal

DD32L2 = S1_SND_DRBT # S1_SND_IDLE # S1_SND_DRAND;


--DD32_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

DD32_result_node = WC1L97Q & (WC1L27Q & DD32L2 # !WC1L27Q & Q51_pre_out[1]);


--DD52L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

DD52L2 = (WC1L68Q & DD42L2 # !WC1L68Q & DD32_result_node # !WC1L49Q) & CASCADE(DD52L1);


--RC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~844
--operation mode is normal

RC1L81 = DD44L2 & (DD34L2 # WC1L79Q) # !DD44L2 & DD34L2 & !WC1L79Q;


--RB4_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

RB4_dffs[5]_lut_out = RC1L91 & (RB4_dffs[6] # FD1L9Q) # !RC1L91 & RB4_dffs[6] & !FD1L9Q;
RB4_dffs[5] = DFFE(RB4_dffs[5]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--KB1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8]
--operation mode is normal

KB1_inst10[8]_lut_out = COM_AD_D[10];
KB1_inst10[8] = DFFE(KB1_inst10[8]_lut_out, GLOBAL(TE1_outclock0), , , );


--RE1_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[1]
--operation mode is normal

RE1_A_srg[1]_lut_out = RE1_A_srg[2] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[1] = DFFE(RE1_A_srg[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[2]
--operation mode is normal

RE1_A_srg[2]_lut_out = RE1_A_srg[3] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[2] = DFFE(RE1_A_srg[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i38~116
--operation mode is normal

RE1L71 = RE1_A_srg[1] & !RE1_A_srg[2];


--RE1_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[0]
--operation mode is normal

RE1_A_srg[0]_lut_out = RE1_A_srg[1] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[0] = DFFE(RE1_A_srg[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[0]
--operation mode is normal

RE1_B_srg[0]_lut_out = RE1_B_srg[1] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[0] = DFFE(RE1_B_srg[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[1]
--operation mode is normal

RE1_B_srg[1]_lut_out = RE1_B_srg[2] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[1] = DFFE(RE1_B_srg[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i38~117
--operation mode is normal

RE1L81 = RE1_A_srg[0] & !RE1_B_srg[0] # !RE1_B_srg[1];


--RE1_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[3]
--operation mode is normal

RE1_B_srg[3]_lut_out = RE1_B_srg[4] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[3] = DFFE(RE1_B_srg[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[2]
--operation mode is normal

RE1_B_srg[2]_lut_out = RE1_B_srg[3] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[2] = DFFE(RE1_B_srg[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[3]
--operation mode is normal

RE1_A_srg[3]_lut_out = RE1_A_srg[4] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[3] = DFFE(RE1_A_srg[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i59~116
--operation mode is normal

RE1L91 = RE1_A_srg[3] & !RE1_A_srg[2];


--RE1L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i59~117
--operation mode is normal

RE1L02 = RE1_A_srg[2] & (RE1_B_srg[0] & !RE1_A_srg[0] # !RE1_A_srg[1]);


--PE1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~162
--operation mode is normal

PE1L4 = RE1L51Q # RE1L61Q;


--RE2_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[1]
--operation mode is normal

RE2_A_srg[1]_lut_out = RE2_A_srg[2] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[1] = DFFE(RE2_A_srg[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[2]
--operation mode is normal

RE2_A_srg[2]_lut_out = RE2_A_srg[3] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[2] = DFFE(RE2_A_srg[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i38~116
--operation mode is normal

RE2L71 = RE2_A_srg[1] & !RE2_A_srg[2];


--RE2_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[0]
--operation mode is normal

RE2_A_srg[0]_lut_out = RE2_A_srg[1] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[0] = DFFE(RE2_A_srg[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[0]
--operation mode is normal

RE2_B_srg[0]_lut_out = RE2_B_srg[1] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[0] = DFFE(RE2_B_srg[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[1]
--operation mode is normal

RE2_B_srg[1]_lut_out = RE2_B_srg[2] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[1] = DFFE(RE2_B_srg[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i38~117
--operation mode is normal

RE2L81 = RE2_A_srg[0] & !RE2_B_srg[0] # !RE2_B_srg[1];


--RE2_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[3]
--operation mode is normal

RE2_B_srg[3]_lut_out = RE2_B_srg[4] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[3] = DFFE(RE2_B_srg[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[2]
--operation mode is normal

RE2_B_srg[2]_lut_out = RE2_B_srg[3] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[2] = DFFE(RE2_B_srg[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[3]
--operation mode is normal

RE2_A_srg[3]_lut_out = RE2_A_srg[4] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[3] = DFFE(RE2_A_srg[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i59~116
--operation mode is normal

RE2L91 = RE2_A_srg[3] & !RE2_A_srg[2];


--RE2L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i59~117
--operation mode is normal

RE2L02 = RE2_A_srg[2] & (RE2_B_srg[0] & !RE2_A_srg[0] # !RE2_A_srg[1]);


--PE2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~162
--operation mode is normal

PE2L4 = RE2L51Q # RE2L61Q;


--SD1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0]
--operation mode is normal

SD1_ATWDTrigger_A_shift[0]_lut_out = SD1_ATWDTrigger_A_sig;
SD1_ATWDTrigger_A_shift[0] = DFFE(SD1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--SD1_i183 is daq:inst_daq|trigger:inst_trigger|i183
--operation mode is normal

SD1_i183 = SD1_ATWDTrigger_A_sig & !SD1_ATWDTrigger_A_shift[0];


--SD1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0]
--operation mode is normal

SD1_ATWDTrigger_B_shift[0]_lut_out = SD1_ATWDTrigger_B_sig;
SD1_ATWDTrigger_B_shift[0] = DFFE(SD1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L985 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3409
--operation mode is normal

ME2L985 = PE2L6Q $ M1_LC_ctrl_local.lc_length[1] $ (M1_LC_ctrl_local.lc_length[0] # !PE2L5Q);


--ME2L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~169
--operation mode is normal

ME2L601 = PE2L5Q $ M1_LC_ctrl_local.lc_length[0];


--ME1L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~476
--operation mode is normal

ME1L293 = ME1L043 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~478
--operation mode is normal

ME1L493 = ME1L663 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~422
--operation mode is normal

ME1L95 = ME1L96 & (ME1L07 & !ME1L493 # !ME1L293) # !ME1L96 & ME1L07 & !ME1L493;


--ME1L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~479
--operation mode is normal

ME1L593 = ME1L973 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~477
--operation mode is normal

ME1L393 = ME1L353 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~423
--operation mode is normal

ME1L06 = ME1L17 & (ME1L27 & !ME1L393 # !ME1L593) # !ME1L17 & ME1L27 & !ME1L393;


--ME1L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~424
--operation mode is normal

ME1L16 = ME1L95 # ME1L06;


--ME1_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_old
--operation mode is normal

ME1_launch_old_lut_out = XD1L1Q;
ME1_launch_old = DFFE(ME1_launch_old_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~471
--operation mode is normal

ME1L783 = ME1L572 & (ME1_launch_old # !XD1L1Q);


--ME1_i449 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i449
--operation mode is normal

ME1_i449 = ME1L34 # ME1L25;


--ME1L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i463~102
--operation mode is normal

ME1L75 = PE2L51Q & !ME1L291 & (ME1L783 # !ME1L502);


--ME1L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i464~102
--operation mode is normal

ME1L85 = PE1L51Q & !ME1L021 & (ME1L783 # !ME1L331);


--ME2L095 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3410
--operation mode is normal

ME2L095 = PE1L6Q $ M1_LC_ctrl_local.lc_length[1] $ (M1_LC_ctrl_local.lc_length[0] # !PE1L5Q);


--ME2L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~184
--operation mode is normal

ME2L701 = PE1L5Q $ M1_LC_ctrl_local.lc_length[0];


--ME1L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~472
--operation mode is normal

ME1L883 = ME1L882 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~474
--operation mode is normal

ME1L093 = ME1L413 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~422
--operation mode is normal

ME1L77 = ME1L78 & (ME1L88 & !ME1L093 # !ME1L883) # !ME1L78 & ME1L88 & !ME1L093;


--ME1L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~475
--operation mode is normal

ME1L193 = ME1L723 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~473
--operation mode is normal

ME1L983 = ME1L103 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~423
--operation mode is normal

ME1L87 = ME1L98 & (ME1L09 & !ME1L983 # !ME1L193) # !ME1L98 & ME1L09 & !ME1L983;


--ME1L97 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~424
--operation mode is normal

ME1L97 = ME1L77 # ME1L87;


--ME2L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~300
--operation mode is normal

ME2L982 = M1_LC_ctrl_local.lc_self_mode[1] $ M1_LC_ctrl_local.lc_self_mode[0];

--ME2L206 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3487
--operation mode is normal

ME2L206 = M1_LC_ctrl_local.lc_self_mode[1] $ M1_LC_ctrl_local.lc_self_mode[0];


--ME2L195 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3411
--operation mode is normal

ME2L195 = M1_LC_ctrl_local.lc_self_mode[1] & SD1_i85 # !M1_LC_ctrl_local.lc_self_mode[1] & !SD1_discSPE_pulse & !SD1_discSPE_latch;


--ME1L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i467~93
--operation mode is normal

ME1L59 = XD1L1Q & (!ME1L372 & !ME1L572 # !ME1_launch_old) # !XD1L1Q & !ME1L372 & !ME1L572;


--ME1L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i467~94
--operation mode is normal

ME1L69 = ME1_got_selfLC # ME2L195 & ME1L59 & !ME1L062;


--BE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6955
--operation mode is normal

BE1L052 = BE1L423Q # !BE1L042 # !BE1L232 # !BE1L642;


--BE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110
--operation mode is normal

BE1L37 = BE1L713Q # !BE1L042 # !BE1L922 # !BE1L822;


--BE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6956
--operation mode is normal

BE1L152 = BE1L413Q # BE1L48 & BE1L613Q;


--BE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~854
--operation mode is normal

BE1L522 = BE1L68 & BE1L613Q;


--BE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567
--operation mode is normal

BE1L77 = BE1_readout_cnt[7] & (BE1L423Q # BE1L323Q # !BE1L252);


--ME2L735 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~620
--operation mode is normal

ME2L735 = ME2L584 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L935 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~622
--operation mode is normal

ME2L935 = ME2L115 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~422
--operation mode is normal

ME2L95 = ME2L96 & (ME2L07 & !ME2L935 # !ME2L735) # !ME2L96 & ME2L07 & !ME2L935;


--ME2L045 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~623
--operation mode is normal

ME2L045 = ME2L425 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L835 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~621
--operation mode is normal

ME2L835 = ME2L894 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~423
--operation mode is normal

ME2L06 = ME2L17 & (ME2L27 & !ME2L835 # !ME2L045) # !ME2L17 & ME2L27 & !ME2L835;


--ME2L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~424
--operation mode is normal

ME2L16 = ME2L95 # ME2L06;


--ME2_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_old
--operation mode is normal

ME2_launch_old_lut_out = XD2L1Q;
ME2_launch_old = DFFE(ME2_launch_old_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L235 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~615
--operation mode is normal

ME2L235 = ME2L024 & (ME2_launch_old # !XD2L1Q);


--ME2_i449 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i449
--operation mode is normal

ME2_i449 = ME2L34 # ME2L25;


--ME2L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i463~102
--operation mode is normal

ME2L75 = PE2L51Q & !ME2L022 & (ME2L235 # !ME2L332);


--ME2L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i464~102
--operation mode is normal

ME2L85 = PE1L51Q & !ME2L841 & (ME2L235 # !ME2L161);


--ME2L335 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~616
--operation mode is normal

ME2L335 = ME2L334 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L535 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~618
--operation mode is normal

ME2L535 = ME2L954 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~422
--operation mode is normal

ME2L77 = ME2L78 & (ME2L88 & !ME2L535 # !ME2L335) # !ME2L78 & ME2L88 & !ME2L535;


--ME2L635 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~619
--operation mode is normal

ME2L635 = ME2L274 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L435 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~617
--operation mode is normal

ME2L435 = ME2L644 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~423
--operation mode is normal

ME2L87 = ME2L98 & (ME2L09 & !ME2L435 # !ME2L635) # !ME2L98 & ME2L09 & !ME2L435;


--ME2L97 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~424
--operation mode is normal

ME2L97 = ME2L77 # ME2L87;


--BE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7004
--operation mode is normal

BE2L152 = BE2L613Q # BE2L413Q # BE1L713Q # !BE1L213Q;


--BE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7005
--operation mode is normal

BE2L252 = BE2L152 # BE2L713Q # !BE2L722 # !BE2L232;


--BE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7006
--operation mode is normal

BE2L352 = !BE2L842 # !BE2L822 # !BE2L722 # !BE2L232;


--BE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~855
--operation mode is normal

BE2L422 = BE2L38 & BE2L713Q;


--BE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567
--operation mode is normal

BE2L67 = BE2_readout_cnt[7] & (BE2L323Q # BE2L423Q # !BE2L452);


--M1L2131 is slaveregister:inst_slaveregister|i14781~73
--operation mode is normal

M1L2131 = M1L4131 & (M1_i1064 # UE1L53Q # !UE1L63Q);


--WB3_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

WB3_aeb_out = Q4_sload_path[0] & Q4_sload_path[1] & !Q4_sload_path[2] & !Q4_sload_path[3];


--DB1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[9]
--operation mode is normal

DB1_ina[9]_lut_out = EB1L95Q;
DB1_ina[9] = DFFE(DB1_ina[9]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[9]
--operation mode is normal

DB1_ind[9]_lut_out = DB1_inc[9];
DB1_ind[9] = DFFE(DB1_ind[9]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[8]
--operation mode is normal

DB1_ind[8]_lut_out = DB1_inc[8];
DB1_ind[8] = DFFE(DB1_ind[8]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[8]
--operation mode is normal

DB1_ina[8]_lut_out = EB1L75Q;
DB1_ina[8] = DFFE(DB1_ina[8]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[7]
--operation mode is normal

DB1_ind[7]_lut_out = DB1_inc[7];
DB1_ind[7] = DFFE(DB1_ind[7]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[7]
--operation mode is normal

DB1_ina[7]_lut_out = EB1L55Q;
DB1_ina[7] = DFFE(DB1_ina[7]_lut_out, GLOBAL(TE1_outclock0), , , );


--ZB1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~reg
--operation mode is normal

ZB1L7Q_lut_out = !ZB1L9 & !ZB1L6 & (!Q7_sload_path[4] # !ZB1L02Q);
ZB1L7Q = DFFE(ZB1L7Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--DB1_ind[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[6]
--operation mode is normal

DB1_ind[6]_lut_out = DB1_inc[6];
DB1_ind[6] = DFFE(DB1_ind[6]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[6]
--operation mode is normal

DB1_ina[6]_lut_out = EB1L35Q;
DB1_ina[6] = DFFE(DB1_ina[6]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[0]
--operation mode is normal

DB1_ind[0]_lut_out = DB1_inc[0];
DB1_ind[0] = DFFE(DB1_ind[0]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[0]
--operation mode is normal

DB1_ina[0]_lut_out = EB1L14Q;
DB1_ina[0] = DFFE(DB1_ina[0]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[1]
--operation mode is normal

DB1_ind[1]_lut_out = DB1_inc[1];
DB1_ind[1] = DFFE(DB1_ind[1]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[1]
--operation mode is normal

DB1_ina[1]_lut_out = EB1L34Q;
DB1_ina[1] = DFFE(DB1_ina[1]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[2]
--operation mode is normal

DB1_ind[2]_lut_out = DB1_inc[2];
DB1_ind[2] = DFFE(DB1_ind[2]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[2]
--operation mode is normal

DB1_ina[2]_lut_out = EB1L54Q;
DB1_ina[2] = DFFE(DB1_ina[2]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[3]
--operation mode is normal

DB1_ind[3]_lut_out = DB1_inc[3];
DB1_ind[3] = DFFE(DB1_ind[3]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[3]
--operation mode is normal

DB1_ina[3]_lut_out = EB1L74Q;
DB1_ina[3] = DFFE(DB1_ina[3]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[4]
--operation mode is normal

DB1_ind[4]_lut_out = DB1_inc[4];
DB1_ind[4] = DFFE(DB1_ind[4]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[4]
--operation mode is normal

DB1_ina[4]_lut_out = EB1L94Q;
DB1_ina[4] = DFFE(DB1_ina[4]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ind[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[5]
--operation mode is normal

DB1_ind[5]_lut_out = DB1_inc[5];
DB1_ind[5] = DFFE(DB1_ind[5]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[5]
--operation mode is normal

DB1_ina[5]_lut_out = EB1L15Q;
DB1_ina[5] = DFFE(DB1_ina[5]_lut_out, GLOBAL(TE1_outclock0), , , );


--ZB1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~reg
--operation mode is normal

ZB1L41Q_lut_out = !ZB1L3 & !ZB1L9 & !ZB1L21 & !ZB1L31;
ZB1L41Q = DFFE(ZB1L41Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--DB1_min_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|min_level
--operation mode is normal

DB1_min_level_lut_out = DB1L22 & (DB1L1 # DB1L421 # DB1L2);
DB1_min_level = DFFE(DB1_min_level_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~30
--operation mode is normal

ZB1L61Q_lut_out = !ZB1L2 & !ZB1L9 & (!Q7_sload_path[4] # !ZB1L02Q);
ZB1L61Q = DFFE(ZB1L61Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MIN_DUDT~20
--operation mode is normal

ZB1L11 = DB1_min_level & !ZB1L61Q & !MB1L9Q;


--DB1_max_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|max_level
--operation mode is normal

DB1_max_level_lut_out = DB1L22 & (DB1L421 # DB1L221 & DB1L3);
DB1_max_level = DFFE(DB1_max_level_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--ZB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MAX_DUDT~39
--operation mode is normal

ZB1L01 = !Q7_sload_path[2] & (ZB1L81Q # DB1_max_level & ZB1L91Q);


--ZB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~392
--operation mode is normal

ZB1L2 = !ZB1L61Q & (MB1L9Q # !DB1_min_level & !DB1_max_level);


--ZB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~127
--operation mode is normal

ZB1L4 = ZB1L71Q # ZB1L12Q & (Q7_sload_path[4] # !MB1L9Q);


--LB1_rec[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[0]
--operation mode is normal

LB1_rec[0]_lut_out = S1_DRREQ_WT # S1_REC_PULSE # S1_REC_WT # !S1L92;
LB1_rec[0] = DFFE(LB1_rec[0]_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--LB1_rec[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[1]
--operation mode is normal

LB1_rec[1]_lut_out = LB1_rec[0];
LB1_rec[1] = DFFE(LB1_rec[1]_lut_out, GLOBAL(TE1_outclock0), !V1L81Q, , );


--LB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~1
--operation mode is normal

LB1L2 = LB1_rec[0] & !LB1_rec[1] # !Q41L81;


--LB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~0
--operation mode is normal

LB1L1 = LB1_rec[0] & !LB1_rec[1];


--FE2_ring_rd_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en
--operation mode is normal

FE2_ring_rd_en_lut_out = FE2_st_mach_init & (FE2L4801Q & FE2L803 # !FE2L903);
FE2_ring_rd_en = DFFE(FE2_ring_rd_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L279 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7844
--operation mode is normal

FE2L279 = FE2L8311Q # WD2L392 & !WD2L292 & !FE2L4211Q;


--FE1_ring_rd_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en
--operation mode is normal

FE1_ring_rd_en_lut_out = FE1_st_mach_init & (FE1L4801Q & FE1L703 # !FE1L803);
FE1_ring_rd_en = DFFE(FE1_ring_rd_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L179 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7816
--operation mode is normal

FE1L179 = FE1L8311Q # WD1L492 & !WD1L392 & !FE1L4211Q;


--FE1_atwd_ch_done_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly
--operation mode is normal

FE1_atwd_ch_done_dly_lut_out = FE1_atwd_ch_done;
FE1_atwd_ch_done_dly = DFFE(FE1_atwd_ch_done_dly_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_i2506 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2506
--operation mode is normal

FE1_i2506 = FE1_atwd_ch_done & !FE1_atwd_ch_done_dly;


--FE1L0311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26
--operation mode is normal

FE1L0311Q_lut_out = FE1L9211Q & !FE1L19 & (!FE1_atwd_bfr_en # !FE1_atwd_bfr_clk);
FE1L0311Q = DFFE(FE1L0311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L7211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23
--operation mode is normal

FE1L7211Q_lut_out = FE1L6211Q # FE1L7211Q & !FE1L29;
FE1L7211Q = DFFE(FE1L7211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L8211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24
--operation mode is normal

FE1L8211Q_lut_out = (FE1L7211Q # FE1L9211Q) & CASCADE(FE1L39);
FE1L8211Q = DFFE(FE1L8211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L3301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7892
--operation mode is normal

FE1L3301 = (!FE1L7211Q & !FE1L6211Q & !FE1L1311Q & !FE1L8211Q) & CASCADE(FE1L5301);


--FE1L6311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32
--operation mode is normal

FE1L6311Q_lut_out = FE1L5311Q;
FE1L6311Q = DFFE(FE1L6311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done
--operation mode is normal

FE1_lbm_read_done_lut_out = FE1L4211Q & (FE1_lbm_read_done # RD1_read_done & RD1_AnB);
FE1_lbm_read_done = DFFE(FE1_lbm_read_done_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_atwd_ch_done_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly
--operation mode is normal

FE2_atwd_ch_done_dly_lut_out = FE2_atwd_ch_done;
FE2_atwd_ch_done_dly = DFFE(FE2_atwd_ch_done_dly_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_i2506 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2506
--operation mode is normal

FE2_i2506 = FE2_atwd_ch_done & !FE2_atwd_ch_done_dly;


--FE2L0311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26
--operation mode is normal

FE2L0311Q_lut_out = FE2L9211Q & !FE2L19 & (!FE2_atwd_bfr_en # !FE2_atwd_bfr_clk);
FE2L0311Q = DFFE(FE2L0311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L7211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23
--operation mode is normal

FE2L7211Q_lut_out = FE2L6211Q # FE2L7211Q & !FE2L29;
FE2L7211Q = DFFE(FE2L7211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L8211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24
--operation mode is normal

FE2L8211Q_lut_out = (FE2L7211Q # FE2L9211Q) & CASCADE(FE2L39);
FE2L8211Q = DFFE(FE2L8211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L3301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7919
--operation mode is normal

FE2L3301 = (!FE2L7211Q & !FE2L6211Q & !FE2L1311Q & !FE2L8211Q) & CASCADE(FE2L5301);


--FE2L6311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32
--operation mode is normal

FE2L6311Q_lut_out = FE2L5311Q;
FE2L6311Q = DFFE(FE2L6311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done
--operation mode is normal

FE2_lbm_read_done_lut_out = FE2L4211Q & (FE2_lbm_read_done # RD1_read_done & !RD1_AnB);
FE2_lbm_read_done = DFFE(FE2_lbm_read_done_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--BE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6958
--operation mode is normal

BE1L252 = (!BE1L913Q & !BE1L713Q & !BE1L613Q) & CASCADE(BE1L352);


--Q92L32 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~108
--operation mode is normal

Q92L32 = Q92L12 & Q92L22 & !Q92_sload_path[0];


--FE1L21 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1
--operation mode is normal

FE1L21 = FE1_atwd_bfr_en & !FE1_atwd_done & !Q92L32;


--Q82_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q82_sset_path[0] = !FE1L8311Q & FE1L4211Q & Q82_counter_cell[0];


--Q53L32 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~108
--operation mode is normal

Q53L32 = Q53L12 & Q53L22 & !Q53_sload_path[0];


--FE2L21 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1
--operation mode is normal

FE2L21 = FE2_atwd_bfr_en & !FE2_atwd_done & !Q53L32;


--Q43_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

Q43_sset_path[0] = !FE2L8311Q & FE2L4211Q & Q43_counter_cell[0];


--GE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~153
--operation mode is normal

GE1L922 = GE1_ram_data_hdr[0] & (!GE1L043 # !GE1L813);


--GE1_header_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8]
--operation mode is normal

GE1_header_compr[8]_lut_out = WD1_header_1.chargestamp[8] & (WD1_header_0.chargestamp[8] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[8] & WD1_header_0.chargestamp[8] & !WD1_rd_ptr[0];
GE1_header_compr[8] = DFFE(GE1_header_compr[8]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11038
--operation mode is normal

GE1L143 = GE1L014 & GE1_ram_address_header[0] & GE1_ram_address_header[2] & !GE1_ram_address_header[1];


--GE1L243 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11039
--operation mode is normal

GE1L243 = GE1_header_compr[8] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16]
--operation mode is normal

GE1_header_compr[16]_lut_out = WD1_header_1.chargestamp[16] & (WD1_header_0.chargestamp[16] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[16] & WD1_header_0.chargestamp[16] & !WD1_rd_ptr[0];
GE1_header_compr[16] = DFFE(GE1_header_compr[16]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L343 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11040
--operation mode is normal

GE1L343 = GE1_ram_address_header[2] & !GE1_ram_address_header[1];


--GE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~3
--operation mode is normal

GE1L212 = GE1_ram_address_header[0] # !GE1_ram_address_header[3] # !GE1L343 # !GE1L014;


--GE1L443 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11041
--operation mode is normal

GE1L443 = GE1L91Q & !GE1L212 & (!GE1_ram_address_header[3] # !GE1L143);


--GE1L543 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11042
--operation mode is normal

GE1L543 = GE1L922 # GE1L243 # GE1_header_compr[16] & GE1L443;


--GE1L643 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11043
--operation mode is normal

GE1L643 = GE1L212 & GE1L91Q & (!GE1_ram_address_header[3] # !GE1L143);

--GE1L224 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11146
--operation mode is normal

GE1L224 = GE1L212 & GE1L91Q & (!GE1_ram_address_header[3] # !GE1L143);


--GE1L743 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11044
--operation mode is normal

GE1L743 = GE1L014 & GE1_ram_address_header[3] & !GE1_ram_address_header[0] & !GE1_ram_address_header[2];


--GE1L843 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11045
--operation mode is normal

GE1L843 = GE1L014 & GE1_ram_address_header[0] & !GE1_ram_address_header[2];


--GE1L943 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11046
--operation mode is normal

GE1L943 = GE1L743 & !GE1_ram_address_header[1] & (!GE1_ram_address_header[3] # !GE1L843) # !GE1L743 & (!GE1_ram_address_header[3] # !GE1L843);

--GE1L124 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11145
--operation mode is normal

GE1L124 = GE1L743 & !GE1_ram_address_header[1] & (!GE1_ram_address_header[3] # !GE1L843) # !GE1L743 & (!GE1_ram_address_header[3] # !GE1L843);


--GE1_header_compr[64] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64]
--operation mode is normal

GE1_header_compr[64]_lut_out = GE1_hit_size_in_header[0];
GE1_header_compr[64] = DFFE(GE1_header_compr[64]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L053 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11047
--operation mode is normal

GE1L053 = GE1L133 & GE1L233 & !GE1_ram_address_header[0] & !GE1_ram_address_header[8];


--GE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~7
--operation mode is normal

GE1L612 = GE1_ram_address_header[1] # GE1_ram_address_header[2] # !GE1_ram_address_header[3] # !GE1L053;


--GE1L153 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11048
--operation mode is normal

GE1L153 = GE1_ram_address_header[1] & !GE1_ram_address_header[3];


--GE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~8
--operation mode is normal

GE1L712 = !GE1_ram_address_header[2] # !GE1_ram_address_header[0] # !GE1L153 # !GE1L014;


--GE1L812 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~9
--operation mode is normal

GE1L812 = GE1_ram_address_header[3] # !GE1_ram_address_header[2] # !GE1_ram_address_header[1] # !GE1L053;


--GE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~628
--operation mode is normal

GE1L391 = GE1_header_compr[64] & GE1L612 & GE1L712 & !GE1L812;


--GE1_header_compr[48] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[48]
--operation mode is normal

GE1_header_compr[48]_lut_out = WD1_header_1.timestamp[16] & (WD1_header_0.timestamp[16] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[16] & WD1_header_0.timestamp[16] & !WD1_rd_ptr[0];
GE1_header_compr[48] = DFFE(GE1_header_compr[48]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[56] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56]
--operation mode is normal

GE1_header_compr[56]_lut_out = WD1_header_1.timestamp[24] & (WD1_header_0.timestamp[24] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[24] & WD1_header_0.timestamp[24] & !WD1_rd_ptr[0];
GE1_header_compr[56] = DFFE(GE1_header_compr[56]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~629
--operation mode is normal

GE1L491 = GE1L612 & GE1_header_compr[56] & !GE1L712 # !GE1L612 & GE1_header_compr[48];


--GE1_header_compr[72] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72]
--operation mode is normal

GE1_header_compr[72]_lut_out = GE1_hit_size_in_header[8];
GE1_header_compr[72] = DFFE(GE1_header_compr[72]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L912 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10
--operation mode is normal

GE1L912 = GE1_ram_address_header[1] # GE1_ram_address_header[3] # !GE1_ram_address_header[2] # !GE1L333;


--GE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~630
--operation mode is normal

GE1L591 = GE1L612 & GE1L812 & GE1L712 & !GE1L912;


--GE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~631
--operation mode is normal

GE1L691 = GE1L391 # GE1L491 # GE1_header_compr[72] & GE1L591;


--GE1_header_compr[88] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[88]
--operation mode is normal

GE1_header_compr[88]_lut_out = WD1_header_1.trigger_word[6] & (WD1_header_0.trigger_word[6] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[6] & WD1_header_0.trigger_word[6] & !WD1_rd_ptr[0];
GE1_header_compr[88] = DFFE(GE1_header_compr[88]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L122 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~12
--operation mode is normal

GE1L122 = GE1_ram_address_header[2] # !GE1_ram_address_header[0] # !GE1L153 # !GE1L014;


--GE1_header_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]
--operation mode is normal

GE1_header_compr[0]_lut_out = WD1_header_1.chargestamp[0] & (WD1_header_0.chargestamp[0] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[0] & WD1_header_0.chargestamp[0] & !WD1_rd_ptr[0];
GE1_header_compr[0] = DFFE(GE1_header_compr[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L253 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11049
--operation mode is normal

GE1L253 = GE1L014 & GE1_ram_address_header[1] & !GE1_ram_address_header[0] & !GE1_ram_address_header[3];


--GE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~632
--operation mode is normal

GE1L791 = GE1_header_compr[0] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[96] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[96]
--operation mode is normal

GE1_header_compr[96]_lut_out = WD1_header_1.timestamp[32] & (WD1_header_0.timestamp[32] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[32] & WD1_header_0.timestamp[32] & !WD1_rd_ptr[0];
GE1_header_compr[96] = DFFE(GE1_header_compr[96]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[104] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[104]
--operation mode is normal

GE1_header_compr[104]_lut_out = WD1_header_1.timestamp[40] & (WD1_header_0.timestamp[40] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[40] & WD1_header_0.timestamp[40] & !WD1_rd_ptr[0];
GE1_header_compr[104] = DFFE(GE1_header_compr[104]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~13
--operation mode is normal

GE1L222 = GE1_ram_address_header[3] # GE1_ram_address_header[2] # !GE1_ram_address_header[1] # !GE1L053;

--GE1L024 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11144
--operation mode is normal

GE1L024 = GE1_ram_address_header[3] # GE1_ram_address_header[2] # !GE1_ram_address_header[1] # !GE1L053;


--GE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~14
--operation mode is normal

GE1L322 = GE1_ram_address_header[1] # GE1_ram_address_header[3] # GE1_ram_address_header[2] # !GE1L333;

--GE1L814 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11142
--operation mode is normal

GE1L814 = GE1_ram_address_header[1] # GE1_ram_address_header[3] # GE1_ram_address_header[2] # !GE1L333;


--GE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~633
--operation mode is normal

GE1L891 = GE1L222 & GE1_header_compr[104] & !GE1L322 # !GE1L222 & GE1_header_compr[96];


--GE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~634
--operation mode is normal

GE1L991 = GE1L122 & (GE1L791 # GE1L891) # !GE1L122 & GE1_header_compr[88];


--GE1L353 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11050
--operation mode is normal

GE1L353 = GE1L943 & (GE1L691 # GE1L102 & GE1L991);


--GE1_header_compr[32] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32]
--operation mode is normal

GE1_header_compr[32]_lut_out = WD1_header_1.timestamp[0] & (WD1_header_0.timestamp[0] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[0] & WD1_header_0.timestamp[0] & !WD1_rd_ptr[0];
GE1_header_compr[32] = DFFE(GE1_header_compr[32]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~4
--operation mode is normal

GE1L312 = GE1_ram_address_header[2] # !GE1_ram_address_header[0] # !GE1L433 # !GE1L014;


--GE1L453 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11051
--operation mode is normal

GE1L453 = GE1_header_compr[32] & GE1L743 & GE1L312 & GE1_ram_address_header[1];


--GE1_header_compr[24] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24]
--operation mode is normal

GE1_header_compr[24]_lut_out = WD1_header_1.chargestamp[24] & (WD1_header_0.chargestamp[24] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[24] & WD1_header_0.chargestamp[24] & !WD1_rd_ptr[0];
GE1_header_compr[24] = DFFE(GE1_header_compr[24]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L553 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11052
--operation mode is normal

GE1L553 = GE1_header_compr[24] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1_header_compr[40] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40]
--operation mode is normal

GE1_header_compr[40]_lut_out = WD1_header_1.timestamp[8] & (WD1_header_0.timestamp[8] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[8] & WD1_header_0.timestamp[8] & !WD1_rd_ptr[0];
GE1_header_compr[40] = DFFE(GE1_header_compr[40]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L653 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11053
--operation mode is normal

GE1L653 = GE1L843 & GE1_ram_address_header[3] & !GE1_ram_address_header[1];


--GE1L753 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11054
--operation mode is normal

GE1L753 = GE1L453 # GE1L553 # GE1_header_compr[40] & GE1L653;


--FE1L279 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7822
--operation mode is normal

FE1L279 = !FE1L3311Q & !FE1L2311Q;


--FE1_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8]
--operation mode is normal

FE1_flagged_rl_compr_dly[8]_lut_out = FE1_flagged_rl_compr[8] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[8] = DFFE(FE1_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[0]
--operation mode is normal

FE1_j_dly[0]_lut_out = FE1_j[0] & FE1_st_mach_init;
FE1_j_dly[0] = DFFE(FE1_j_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[1]
--operation mode is normal

FE1_j_dly[1]_lut_out = FE1_j[1] & FE1_st_mach_init;
FE1_j_dly[1] = DFFE(FE1_j_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[2]
--operation mode is normal

FE1_j_dly[2]_lut_out = FE1_j[2] & FE1_st_mach_init;
FE1_j_dly[2] = DFFE(FE1_j_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L379 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7824
--operation mode is normal

FE1L379 = FE1_j_dly[1] & !FE1_j_dly[2];


--FE1_j_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[3]
--operation mode is normal

FE1_j_dly[3]_lut_out = FE1_j[3] & FE1_st_mach_init;
FE1_j_dly[3] = DFFE(FE1_j_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[4]
--operation mode is normal

FE1_j_dly[4]_lut_out = FE1_j[4] & FE1_st_mach_init;
FE1_j_dly[4] = DFFE(FE1_j_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L935 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~731
--operation mode is normal

FE1L935 = FE1_j_dly[0] & FE1L379 & !FE1_j_dly[3] & !FE1_j_dly[4];


--FE1_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7]
--operation mode is normal

FE1_flagged_rl_compr_dly[7]_lut_out = FE1_flagged_rl_compr[7] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[7] = DFFE(FE1_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L915 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1916~29
--operation mode is normal

FE1L915 = !FE1_j_dly[3] & !FE1_j_dly[4];


--FE1L884 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1894~220
--operation mode is normal

FE1L884 = !FE1_j_dly[1] & !FE1_j_dly[2];


--FE1L045 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~732
--operation mode is normal

FE1L045 = FE1_flagged_rl_compr_dly[7] & (!FE1L884 # !FE1L915 # !FE1_j_dly[0]);


--FE1L145 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~733
--operation mode is normal

FE1L145 = FE1_j_dly[1] & FE1L915 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L245 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~734
--operation mode is normal

FE1L245 = FE1_flagged_rl_compr_dly[8] & (FE1L145 # FE1L935 & FE1L045) # !FE1_flagged_rl_compr_dly[8] & FE1L935 & FE1L045;


--FE1_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9]
--operation mode is normal

FE1_flagged_rl_compr_dly[9]_lut_out = FE1_flagged_rl_compr[9] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[9] = DFFE(FE1_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L479 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7825
--operation mode is normal

FE1L479 = FE1_j_dly[0] & !FE1_j_dly[3] & !FE1_j_dly[4];


--FE1L345 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~735
--operation mode is normal

FE1L345 = FE1L245 # FE1_flagged_rl_compr_dly[9] & FE1L479 & FE1L884;


--FE1L445 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~736
--operation mode is normal

FE1L445 = FE1_j_dly[2] # !FE1_j_dly[0] & !FE1_j_dly[1] # !FE1L915;


--FE1L579 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7826
--operation mode is normal

FE1L579 = FE1_j_dly[2] & !FE1_j_dly[1];


--FE1_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4]
--operation mode is normal

FE1_flagged_rl_compr_dly[4]_lut_out = FE1_flagged_rl_compr[4] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[4] = DFFE(FE1_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3]
--operation mode is normal

FE1_flagged_rl_compr_dly[3]_lut_out = FE1_flagged_rl_compr[3] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[3] = DFFE(FE1_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L194 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1896~228
--operation mode is normal

FE1L194 = FE1_j_dly[1] & FE1_j_dly[2];


--FE1L647 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~168
--operation mode is normal

FE1L647 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] # !FE1L194;


--FE1L747 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~169
--operation mode is normal

FE1L747 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1L194 # !FE1_j_dly[0];

--FE1L7301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7898
--operation mode is normal

FE1L7301 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1L194 # !FE1_j_dly[0];


--FE1L764 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1037
--operation mode is normal

FE1L764 = FE1L647 & FE1_flagged_rl_compr_dly[3] & !FE1L747 # !FE1L647 & FE1_flagged_rl_compr_dly[4];


--FE1_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1]
--operation mode is normal

FE1_flagged_rl_compr_dly[1]_lut_out = FE1_flagged_rl_compr[1] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[1] = DFFE(FE1_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L679 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7827
--operation mode is normal

FE1L679 = FE1_j_dly[3] & !FE1_j_dly[4] & !FE1_j_dly[1];


--FE1L864 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1038
--operation mode is normal

FE1L864 = FE1_flagged_rl_compr_dly[1] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2];


--FE1_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2]
--operation mode is normal

FE1_flagged_rl_compr_dly[2]_lut_out = FE1_flagged_rl_compr[2] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[2] = DFFE(FE1_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L964 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1039
--operation mode is normal

FE1L964 = FE1_flagged_rl_compr_dly[2] & FE1L679 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L863 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~87
--operation mode is normal

FE1L863 = FE1_j_dly[4] # !FE1_j_dly[3];


--FE1_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0]
--operation mode is normal

FE1_flagged_rl_compr_dly[0]_lut_out = FE1_flagged_rl_compr[0] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[0] = DFFE(FE1_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L779 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7828
--operation mode is normal

FE1L779 = !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L879 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7829
--operation mode is normal

FE1L879 = FE1_j_dly[3] & FE1_j_dly[1] & !FE1_j_dly[4];


--FE1L074 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1040
--operation mode is normal

FE1L074 = FE1L779 & (FE1L879 & FE1_flagged_rl_compr_dly[0] # !FE1L879 & FE1_ring_data[10]) # !FE1L779 & FE1_ring_data[10];


--FE1L174 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1041
--operation mode is normal

FE1L174 = FE1L864 # FE1L964 # FE1L305 & FE1L074;


--FE1L274 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1042
--operation mode is normal

FE1L274 = FE1L084 & (FE1L764 # FE1L004 & FE1L174);


--FE1_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6]
--operation mode is normal

FE1_flagged_rl_compr_dly[6]_lut_out = FE1_flagged_rl_compr[6] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[6] = DFFE(FE1_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5]
--operation mode is normal

FE1_flagged_rl_compr_dly[5]_lut_out = FE1_flagged_rl_compr[5] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[5] = DFFE(FE1_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L447 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~166
--operation mode is normal

FE1L447 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] # !FE1L579;


--FE1L547 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~167
--operation mode is normal

FE1L547 = FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2] # !FE1_j_dly[0];


--FE1L374 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1043
--operation mode is normal

FE1L374 = FE1L447 & FE1_flagged_rl_compr_dly[5] & !FE1L547 # !FE1L447 & FE1_flagged_rl_compr_dly[6];


--FE1L545 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~737
--operation mode is normal

FE1L545 = FE1L345 # FE1L445 & (FE1L274 # FE1L374);


--FE1_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10]
--operation mode is normal

FE1_flagged_rl_compr_dly[10]_lut_out = FE1_flagged_rl_compr[10] & FE1_st_mach_init;
FE1_flagged_rl_compr_dly[10] = DFFE(FE1_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L047 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~162
--operation mode is normal

FE1L047 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] # !FE1L884;

--FE1L8301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7900
--operation mode is normal

FE1L8301 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] # !FE1L884;


--FE1_ring_write_en_dly1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1
--operation mode is normal

FE1_ring_write_en_dly1_lut_out = FE1_ring_write_en_dly & FE1_st_mach_init;
FE1_ring_write_en_dly1 = DFFE(FE1_ring_write_en_dly1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[1]
--operation mode is normal

FE1_i[1]_lut_out = FE1L562 & FE1_st_mach_init;
FE1_i[1] = DFFE(FE1_i[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[2]
--operation mode is normal

FE1_i[2]_lut_out = FE1_st_mach_init & (FE1L952 # FE1L262 & FE1_i[2]);
FE1_i[2] = DFFE(FE1_i[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[3]
--operation mode is normal

FE1_i[3]_lut_out = FE1_st_mach_init & (FE1L452 # FE1L552 & FE1_i[3]);
FE1_i[3] = DFFE(FE1_i[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[4]
--operation mode is normal

FE1_i[4]_lut_out = FE1_st_mach_init & (FE1L352 # FE1L552 & FE1_i[4]);
FE1_i[4] = DFFE(FE1_i[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L354 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1134
--operation mode is normal

FE1L354 = FE1L447 & FE1_flagged_rl_compr_dly[9] & !FE1L547 # !FE1L447 & FE1_flagged_rl_compr_dly[10];


--FE1L847 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~170
--operation mode is normal

FE1L847 = FE1_j_dly[0] # FE1_j_dly[1] # FE1_j_dly[2] # FE1L863;


--FE1L454 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1135
--operation mode is normal

FE1L454 = FE1_j_dly[0] & FE1_j_dly[1] & !FE1L863 & !FE1_j_dly[2];


--FE1L163 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~979
--operation mode is normal

FE1L163 = FE1_j_dly[1] & !FE1L863 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L554 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1136
--operation mode is normal

FE1L554 = FE1_flagged_rl_compr_dly[4] & (FE1L163 # FE1_flagged_rl_compr_dly[3] & FE1L454) # !FE1_flagged_rl_compr_dly[4] & FE1_flagged_rl_compr_dly[3] & FE1L454;


--FE1L654 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1137
--operation mode is normal

FE1L654 = FE1_flagged_rl_compr_dly[5] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2];


--FE1L754 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1138
--operation mode is normal

FE1L754 = FE1L783 & (FE1L664 # FE1L554 # FE1L654);


--FE1L854 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1139
--operation mode is normal

FE1L854 = FE1_flagged_rl_compr_dly[7] & FE1_j_dly[0] & FE1L194 & FE1L915;


--FE1L073 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1024
--operation mode is normal

FE1L073 = FE1L779 & FE1L679 & (!FE1L479 # !FE1L194);


--FE1L954 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1140
--operation mode is normal

FE1L954 = FE1L854 # FE1_flagged_rl_compr_dly[6] & FE1L073 & FE1L647;


--FE1L979 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7830
--operation mode is normal

FE1L979 = !FE1_j_dly[3] & !FE1_j_dly[4] & !FE1_j_dly[0];


--FE1L064 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1141
--operation mode is normal

FE1L064 = FE1L954 # FE1_flagged_rl_compr_dly[8] & FE1L194 & FE1L979;


--FE1L164 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1142
--operation mode is normal

FE1L164 = FE1L354 # FE1L084 & (FE1L754 # FE1L064);


--FE1L025 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1916~30
--operation mode is normal

FE1L025 = !FE1_j_dly[3] & !FE1_j_dly[4] & !FE1_j_dly[2];


--FE1L094 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1896~215
--operation mode is normal

FE1L094 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[1] & FE1_j_dly[2];


--FE1L405 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~504
--operation mode is normal

FE1L405 = FE1L094 & FE1_flagged_rl_compr_dly[10] & !FE1L647 # !FE1L094 & FE1_ring_data[16];


--FE1L505 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~505
--operation mode is normal

FE1L505 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] & FE1L194;


--FE1L605 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~506
--operation mode is normal

FE1L605 = FE1_flagged_rl_compr_dly[9] & FE1_j_dly[0] & FE1L194 & FE1L915;


--FE1L705 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~507
--operation mode is normal

FE1L705 = FE1L115 # FE1L605 # FE1_flagged_rl_compr_dly[8] & FE1L073;


--FE1L805 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~508
--operation mode is normal

FE1L805 = FE1L405 # FE1L505 & (FE1L015 # FE1L705);


--FE1L984 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1894~221
--operation mode is normal

FE1L984 = FE1_j_dly[3] # FE1_j_dly[4] # FE1L884 & !FE1_j_dly[0];


--FE1L306 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~669
--operation mode is normal

FE1L306 = FE1L047 & FE1_ring_data[0] & !FE1L984 # !FE1L047 & FE1_flagged_rl_compr_dly[0];


--FE1L406 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~670
--operation mode is normal

FE1L406 = FE1_j_dly[3] # FE1_j_dly[4];


--FE1L506 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~671
--operation mode is normal

FE1L506 = FE1_j_dly[2] # FE1L863 # FE1_j_dly[0] & FE1_j_dly[1];

--FE1L116 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~679
--operation mode is normal

FE1L116 = FE1_j_dly[2] # FE1L863 # FE1_j_dly[0] & FE1_j_dly[1];


--FE1L089 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7831
--operation mode is normal

FE1L089 = FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L057 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~173
--operation mode is normal

FE1L057 = FE1_j_dly[4] # !FE1L089 # !FE1_j_dly[1] # !FE1_j_dly[3];


--FE1L157 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~174
--operation mode is normal

FE1L157 = FE1_j_dly[0] # FE1_j_dly[1] # FE1L863 # !FE1_j_dly[2];


--FE1L243 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1079
--operation mode is normal

FE1L243 = FE1L057 & FE1_flagged_rl_compr_dly[6] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[7];


--FE1L883 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~180
--operation mode is normal

FE1L883 = FE1L863 # FE1_j_dly[2] & (FE1_j_dly[0] # FE1_j_dly[1]) # !FE1_j_dly[2] & (!FE1_j_dly[1] # !FE1_j_dly[0]);

--FE1L293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~187
--operation mode is normal

FE1L293 = FE1L863 # FE1_j_dly[2] & (FE1_j_dly[0] # FE1_j_dly[1]) # !FE1_j_dly[2] & (!FE1_j_dly[1] # !FE1_j_dly[0]);


--FE1L257 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~175
--operation mode is normal

FE1L257 = FE1_j_dly[1] # FE1L863 # !FE1_j_dly[2] # !FE1_j_dly[0];


--FE1L189 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7832
--operation mode is normal

FE1L189 = FE1_j_dly[2] & !FE1_j_dly[0];


--FE1L357 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~176
--operation mode is normal

FE1L357 = FE1_j_dly[4] # !FE1L189 # !FE1_j_dly[1] # !FE1_j_dly[3];


--FE1L343 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1080
--operation mode is normal

FE1L343 = FE1L257 & FE1_flagged_rl_compr_dly[4] & !FE1L357 # !FE1L257 & FE1_flagged_rl_compr_dly[5];


--FE1L834 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~939
--operation mode is normal

FE1L834 = FE1L863 # FE1_j_dly[0] $ !FE1_j_dly[1] # !FE1_j_dly[2];

--FE1L154 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~955
--operation mode is normal

FE1L154 = FE1L863 # FE1_j_dly[0] $ !FE1_j_dly[1] # !FE1_j_dly[2];


--FE1L289 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7833
--operation mode is normal

FE1L289 = FE1_j_dly[4] & !FE1_j_dly[3] & !FE1_j_dly[1] & !FE1_j_dly[2];


--FE1L934 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~940
--operation mode is normal

FE1L934 = FE1_j_dly[0] & (!FE1L879 # !FE1_j_dly[2]) # !FE1_j_dly[0] & !FE1L289;

--FE1L254 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~956
--operation mode is normal

FE1L254 = FE1_j_dly[0] & (!FE1L879 # !FE1_j_dly[2]) # !FE1_j_dly[0] & !FE1L289;


--FE1L443 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1081
--operation mode is normal

FE1L443 = FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[1] # !FE1L289 & FE1_ring_data[0]) # !FE1_j_dly[0] & FE1_ring_data[0];


--FE1L543 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1082
--operation mode is normal

FE1L543 = FE1L289 & !FE1_j_dly[0];


--FE1L643 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1083
--operation mode is normal

FE1L643 = FE1_flagged_rl_compr_dly[2] & (FE1L543 # FE1L934 & FE1L443) # !FE1_flagged_rl_compr_dly[2] & FE1L934 & FE1L443;


--FE1L743 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1084
--operation mode is normal

FE1L743 = FE1_flagged_rl_compr_dly[3] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L843 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1085
--operation mode is normal

FE1L843 = FE1L343 # FE1L834 & (FE1L643 # FE1L743);


--FE1L606 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~672
--operation mode is normal

FE1L606 = FE1L506 & (FE1L243 # FE1L883 & FE1L843);


--FE1L706 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~673
--operation mode is normal

FE1L706 = FE1_flagged_rl_compr_dly[9] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2];


--FE1L806 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~674
--operation mode is normal

FE1L806 = FE1_flagged_rl_compr_dly[10] & FE1L679 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L906 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~675
--operation mode is normal

FE1L906 = FE1L706 # FE1L806 # FE1_flagged_rl_compr_dly[8] & FE1L163;


--FE1L016 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~676
--operation mode is normal

FE1L016 = FE1L306 # FE1L406 & (FE1L606 # FE1L906);


--FE1L147 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~163
--operation mode is normal

FE1L147 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1L884 # !FE1_j_dly[0];


--FE1L785 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~904
--operation mode is normal

FE1L785 = FE1L047 & FE1_flagged_rl_compr_dly[1] & !FE1L147 # !FE1L047 & FE1_flagged_rl_compr_dly[2];


--FE1L247 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~164
--operation mode is normal

FE1L247 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[0] # !FE1L379;


--FE1L947 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~171
--operation mode is normal

FE1L947 = FE1_j_dly[4] # FE1_j_dly[1] # !FE1L089 # !FE1_j_dly[3];


--FE1L284 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~221
--operation mode is normal

FE1L284 = FE1_j_dly[1] & (FE1_j_dly[2] # !FE1_j_dly[0]) # !FE1_j_dly[1] & !FE1_j_dly[2] # !FE1L915;


--FE1L384 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~222
--operation mode is normal

FE1L384 = FE1L847 & FE1L947 & FE1L004 & FE1L284;


--FE1L885 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~905
--operation mode is normal

FE1L885 = FE1L247 & FE1L384 & (!FE1L879 # !FE1L779);


--FE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1073
--operation mode is normal

FE1L033 = FE1L057 & FE1_flagged_rl_compr_dly[8] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[9];


--FE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1074
--operation mode is normal

FE1L133 = FE1L257 & FE1_flagged_rl_compr_dly[6] & !FE1L357 # !FE1L257 & FE1_flagged_rl_compr_dly[7];


--FE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1075
--operation mode is normal

FE1L233 = FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[3] # !FE1L289 & FE1_ring_data[2]) # !FE1_j_dly[0] & FE1_ring_data[2];


--FE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1076
--operation mode is normal

FE1L333 = FE1_flagged_rl_compr_dly[4] & (FE1L543 # FE1L934 & FE1L233) # !FE1_flagged_rl_compr_dly[4] & FE1L934 & FE1L233;


--FE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1077
--operation mode is normal

FE1L433 = FE1_flagged_rl_compr_dly[5] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1078
--operation mode is normal

FE1L533 = FE1L133 # FE1L834 & (FE1L333 # FE1L433);


--FE1L985 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~906
--operation mode is normal

FE1L985 = FE1L885 & (FE1L033 # FE1L883 & FE1L533);


--FE1L095 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~907
--operation mode is normal

FE1L095 = FE1_flagged_rl_compr_dly[10] & FE1L879 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L195 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~908
--operation mode is normal

FE1L195 = FE1L247 & (FE1L384 & FE1L095 # !FE1L384 & FE1_ring_data[2]);


--FE1L295 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~909
--operation mode is normal

FE1L295 = FE1L195 # FE1_flagged_rl_compr_dly[0] & FE1L979 & FE1L379;


--FE1L395 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~910
--operation mode is normal

FE1L395 = FE1L785 # FE1L594 & (FE1L985 # FE1L295);


--FE1L055 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~899
--operation mode is normal

FE1L055 = FE1L047 & FE1_flagged_rl_compr_dly[7] & !FE1L147 # !FE1L047 & FE1_flagged_rl_compr_dly[8];


--FE1L684 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~235
--operation mode is normal

FE1L684 = FE1_j_dly[2] & (FE1_j_dly[0] # FE1_j_dly[1]) # !FE1_j_dly[2] & !FE1_j_dly[1] # !FE1L915;

--FE1L784 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~237
--operation mode is normal

FE1L784 = FE1_j_dly[2] & (FE1_j_dly[0] # FE1_j_dly[1]) # !FE1_j_dly[2] & !FE1_j_dly[1] # !FE1L915;


--FE1L204 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~923
--operation mode is normal

FE1L204 = !FE1_j_dly[0] & !FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2];

--FE1L214 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~944
--operation mode is normal

FE1L214 = !FE1_j_dly[0] & !FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2];


--FE1L304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~924
--operation mode is normal

FE1L304 = FE1_flagged_rl_compr_dly[0] & FE1L679 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L404 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~925
--operation mode is normal

FE1L404 = FE1L204 & (FE1L904 # FE1L014 # FE1L304);


--FE1L504 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~926
--operation mode is normal

FE1L504 = FE1_j_dly[0] & FE1_j_dly[1] & FE1_j_dly[2] & FE1L915;


--FE1L393 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1005
--operation mode is normal

FE1L393 = FE1_j_dly[1] & FE1_j_dly[2] & FE1L915 & !FE1_j_dly[0];


--FE1L604 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~927
--operation mode is normal

FE1L604 = FE1_flagged_rl_compr_dly[2] & (FE1L393 # FE1_flagged_rl_compr_dly[1] & FE1L504) # !FE1_flagged_rl_compr_dly[2] & FE1_flagged_rl_compr_dly[1] & FE1L504;


--FE1L704 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~928
--operation mode is normal

FE1L704 = FE1_flagged_rl_compr_dly[3] & FE1_j_dly[0] & FE1L915 & FE1L579;


--FE1L155 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~900
--operation mode is normal

FE1L155 = FE1L684 & (FE1L404 # FE1L604 # FE1L704);


--FE1L255 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~901
--operation mode is normal

FE1L255 = FE1_flagged_rl_compr_dly[5] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L355 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~902
--operation mode is normal

FE1L355 = FE1_flagged_rl_compr_dly[6] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L275 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~738
--operation mode is normal

FE1L275 = FE1_j_dly[2] & FE1L915 & !FE1_j_dly[0] & !FE1_j_dly[1];


--FE1L455 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~903
--operation mode is normal

FE1L455 = FE1L255 # FE1L355 # FE1_flagged_rl_compr_dly[4] & FE1L275;


--FE1L555 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~904
--operation mode is normal

FE1L555 = FE1L055 # FE1L594 & (FE1L155 # FE1L455);


--FE1L375 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~739
--operation mode is normal

FE1L375 = FE1_flagged_rl_compr_dly[3] & FE1L047 & FE1_ring_init & !FE1L147;


--FE1L475 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~740
--operation mode is normal

FE1L475 = FE1L915 & FE1L884 & FE1_ring_init & !FE1_j_dly[0];


--FE1L165 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~713
--operation mode is normal

FE1L165 = FE1_flagged_rl_compr_dly[3] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L265 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~714
--operation mode is normal

FE1L265 = FE1_flagged_rl_compr_dly[4] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L365 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~715
--operation mode is normal

FE1L365 = FE1L165 # FE1L265 # FE1_flagged_rl_compr_dly[2] & FE1L275;


--FE1L024 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~969
--operation mode is normal

FE1L024 = FE1L547 & FE1_flagged_rl_compr_dly[0] & !FE1L647 # !FE1L547 & FE1_flagged_rl_compr_dly[1];


--FE1L124 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~970
--operation mode is normal

FE1L124 = FE1_j_dly[0] $ !FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2];

--FE1L924 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~985
--operation mode is normal

FE1L924 = FE1_j_dly[0] $ !FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2];


--FE1L224 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~971
--operation mode is normal

FE1L224 = FE1_flagged_rl_compr_dly[9] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L324 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~972
--operation mode is normal

FE1L324 = FE1L357 & FE1L773 & (FE1L224 # FE1L724);


--FE1L424 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~973
--operation mode is normal

FE1L424 = !FE1L289 & (!FE1L879 # !FE1_j_dly[2]);


--FE1L524 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~974
--operation mode is normal

FE1L524 = FE1L824 # FE1_ring_data[6] & (FE1L424 # !FE1L773);


--FE1L624 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~975
--operation mode is normal

FE1L624 = FE1L024 # FE1L124 & (FE1L324 # FE1L524);


--FE1L465 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~716
--operation mode is normal

FE1L465 = FE1L175 & (FE1L365 # FE1L684 & FE1L624);


--FE1L565 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~717
--operation mode is normal

FE1L565 = FE1_flagged_rl_compr_dly[5] & FE1L047 & FE1_ring_init & !FE1L147;


--FE1L925 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~824
--operation mode is normal

FE1L925 = FE1L594 & FE1_flagged_rl_compr_dly[10] & !FE1L247 # !FE1L594 & FE1_ring_data[12];


--GE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~153
--operation mode is normal

GE2L732 = GE2_ram_data_hdr[0] & (!GE2L843 # !GE2L623);


--GE2_header_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8]
--operation mode is normal

GE2_header_compr[8]_lut_out = WD2_header_1.chargestamp[8] & (WD2_header_0.chargestamp[8] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[8] & WD2_header_0.chargestamp[8] & !WD2_rd_ptr[0];
GE2_header_compr[8] = DFFE(GE2_header_compr[8]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L943 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10977
--operation mode is normal

GE2L943 = GE2L014 & GE2_ram_address_header[0] & GE2_ram_address_header[2] & !GE2_ram_address_header[1];


--GE2L053 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10978
--operation mode is normal

GE2L053 = GE2_header_compr[8] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16]
--operation mode is normal

GE2_header_compr[16]_lut_out = WD2_header_1.chargestamp[16] & (WD2_header_0.chargestamp[16] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[16] & WD2_header_0.chargestamp[16] & !WD2_rd_ptr[0];
GE2_header_compr[16] = DFFE(GE2_header_compr[16]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L153 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10979
--operation mode is normal

GE2L153 = GE2_ram_address_header[2] & !GE2_ram_address_header[1];


--GE2L912 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~3
--operation mode is normal

GE2L912 = GE2_ram_address_header[0] # !GE2_ram_address_header[3] # !GE2L153 # !GE2L014;


--GE2L253 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10980
--operation mode is normal

GE2L253 = GE2L91Q & !GE2L912 & (!GE2_ram_address_header[3] # !GE2L943);


--GE2L353 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10981
--operation mode is normal

GE2L353 = GE2L732 # GE2L053 # GE2_header_compr[16] & GE2L253;


--GE2L453 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10982
--operation mode is normal

GE2L453 = GE2L912 & GE2L91Q & (!GE2_ram_address_header[3] # !GE2L943);


--GE2L553 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10983
--operation mode is normal

GE2L553 = GE2L014 & GE2_ram_address_header[3] & !GE2_ram_address_header[0] & !GE2_ram_address_header[2];


--GE2L653 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10984
--operation mode is normal

GE2L653 = GE2L014 & GE2_ram_address_header[0] & !GE2_ram_address_header[2];


--GE2L753 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10985
--operation mode is normal

GE2L753 = GE2L553 & !GE2_ram_address_header[1] & (!GE2_ram_address_header[3] # !GE2L653) # !GE2L553 & (!GE2_ram_address_header[3] # !GE2L653);

--GE2L614 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11059
--operation mode is normal

GE2L614 = GE2L553 & !GE2_ram_address_header[1] & (!GE2_ram_address_header[3] # !GE2L653) # !GE2L553 & (!GE2_ram_address_header[3] # !GE2L653);


--GE2_header_compr[64] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64]
--operation mode is normal

GE2_header_compr[64]_lut_out = GE2_hit_size_in_header[0];
GE2_header_compr[64] = DFFE(GE2_header_compr[64]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L853 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10986
--operation mode is normal

GE2L853 = GE2L933 & GE2L043 & !GE2_ram_address_header[0] & !GE2_ram_address_header[8];


--GE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~7
--operation mode is normal

GE2L322 = GE2_ram_address_header[1] # GE2_ram_address_header[2] # !GE2_ram_address_header[3] # !GE2L853;


--GE2L953 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10987
--operation mode is normal

GE2L953 = GE2_ram_address_header[1] & !GE2_ram_address_header[3];


--GE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~8
--operation mode is normal

GE2L422 = !GE2_ram_address_header[2] # !GE2_ram_address_header[0] # !GE2L953 # !GE2L014;


--GE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~9
--operation mode is normal

GE2L522 = GE2_ram_address_header[3] # !GE2_ram_address_header[2] # !GE2_ram_address_header[1] # !GE2L853;


--GE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~637
--operation mode is normal

GE2L102 = GE2_header_compr[64] & GE2L322 & GE2L422 & !GE2L522;


--GE2_header_compr[48] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[48]
--operation mode is normal

GE2_header_compr[48]_lut_out = WD2_header_1.timestamp[16] & (WD2_header_0.timestamp[16] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[16] & WD2_header_0.timestamp[16] & !WD2_rd_ptr[0];
GE2_header_compr[48] = DFFE(GE2_header_compr[48]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[56] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56]
--operation mode is normal

GE2_header_compr[56]_lut_out = WD2_header_1.timestamp[24] & (WD2_header_0.timestamp[24] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[24] & WD2_header_0.timestamp[24] & !WD2_rd_ptr[0];
GE2_header_compr[56] = DFFE(GE2_header_compr[56]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~638
--operation mode is normal

GE2L202 = GE2L322 & GE2_header_compr[56] & !GE2L422 # !GE2L322 & GE2_header_compr[48];


--GE2_header_compr[72] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72]
--operation mode is normal

GE2_header_compr[72]_lut_out = GE2_hit_size_in_header[8];
GE2_header_compr[72] = DFFE(GE2_header_compr[72]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10
--operation mode is normal

GE2L622 = GE2_ram_address_header[1] # GE2_ram_address_header[3] # !GE2_ram_address_header[2] # !GE2L143;


--GE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~639
--operation mode is normal

GE2L302 = GE2L322 & GE2L522 & GE2L422 & !GE2L622;


--GE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~640
--operation mode is normal

GE2L402 = GE2L102 # GE2L202 # GE2_header_compr[72] & GE2L302;


--GE2_header_compr[88] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[88]
--operation mode is normal

GE2_header_compr[88]_lut_out = WD2_header_1.trigger_word[6] & (WD2_header_0.trigger_word[6] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[6] & WD2_header_0.trigger_word[6] & !WD2_rd_ptr[0];
GE2_header_compr[88] = DFFE(GE2_header_compr[88]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~12
--operation mode is normal

GE2L822 = GE2_ram_address_header[2] # !GE2_ram_address_header[0] # !GE2L953 # !GE2L014;


--GE2_header_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]
--operation mode is normal

GE2_header_compr[0]_lut_out = WD2_header_1.chargestamp[0] & (WD2_header_0.chargestamp[0] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[0] & WD2_header_0.chargestamp[0] & !WD2_rd_ptr[0];
GE2_header_compr[0] = DFFE(GE2_header_compr[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[96] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[96]
--operation mode is normal

GE2_header_compr[96]_lut_out = WD2_header_1.timestamp[32] & (WD2_header_0.timestamp[32] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[32] & WD2_header_0.timestamp[32] & !WD2_rd_ptr[0];
GE2_header_compr[96] = DFFE(GE2_header_compr[96]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~13
--operation mode is normal

GE2L922 = GE2_ram_address_header[3] # GE2_ram_address_header[2] # !GE2_ram_address_header[1] # !GE2L853;


--GE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~641
--operation mode is normal

GE2L502 = GE2_header_compr[0] & (GE2L012 # GE2_header_compr[96] & !GE2L922) # !GE2_header_compr[0] & GE2_header_compr[96] & !GE2L922;


--GE2_header_compr[104] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[104]
--operation mode is normal

GE2_header_compr[104]_lut_out = WD2_header_1.timestamp[40] & (WD2_header_0.timestamp[40] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[40] & WD2_header_0.timestamp[40] & !WD2_rd_ptr[0];
GE2_header_compr[104] = DFFE(GE2_header_compr[104]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~14
--operation mode is normal

GE2L032 = GE2_ram_address_header[1] # GE2_ram_address_header[3] # GE2_ram_address_header[2] # !GE2L143;

--GE2L514 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11058
--operation mode is normal

GE2L514 = GE2_ram_address_header[1] # GE2_ram_address_header[3] # GE2_ram_address_header[2] # !GE2L143;


--GE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~642
--operation mode is normal

GE2L602 = GE2_header_compr[104] & GE2L922 & !GE2L032;


--GE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~643
--operation mode is normal

GE2L702 = GE2L822 & (GE2L502 # GE2L602) # !GE2L822 & GE2_header_compr[88];


--GE2L063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10988
--operation mode is normal

GE2L063 = GE2L753 & (GE2L402 # GE2L902 & GE2L702);


--GE2_header_compr[32] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32]
--operation mode is normal

GE2_header_compr[32]_lut_out = WD2_header_1.timestamp[0] & (WD2_header_0.timestamp[0] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[0] & WD2_header_0.timestamp[0] & !WD2_rd_ptr[0];
GE2_header_compr[32] = DFFE(GE2_header_compr[32]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L022 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~4
--operation mode is normal

GE2L022 = GE2_ram_address_header[2] # !GE2_ram_address_header[0] # !GE2L243 # !GE2L014;


--GE2L163 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10989
--operation mode is normal

GE2L163 = GE2_header_compr[32] & GE2L553 & GE2L022 & GE2_ram_address_header[1];


--GE2_header_compr[24] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24]
--operation mode is normal

GE2_header_compr[24]_lut_out = WD2_header_1.chargestamp[24] & (WD2_header_0.chargestamp[24] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[24] & WD2_header_0.chargestamp[24] & !WD2_rd_ptr[0];
GE2_header_compr[24] = DFFE(GE2_header_compr[24]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L263 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10990
--operation mode is normal

GE2L263 = GE2_header_compr[24] & GE2L143 & GE2L243 & !GE2_ram_address_header[2];


--GE2_header_compr[40] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40]
--operation mode is normal

GE2_header_compr[40]_lut_out = WD2_header_1.timestamp[8] & (WD2_header_0.timestamp[8] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[8] & WD2_header_0.timestamp[8] & !WD2_rd_ptr[0];
GE2_header_compr[40] = DFFE(GE2_header_compr[40]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L363 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10991
--operation mode is normal

GE2L363 = GE2L653 & GE2_ram_address_header[3] & !GE2_ram_address_header[1];


--GE2L463 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10992
--operation mode is normal

GE2L463 = GE2L163 # GE2L263 # GE2_header_compr[40] & GE2L363;


--FE2L379 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7850
--operation mode is normal

FE2L379 = !FE2L3311Q & !FE2L2311Q;


--FE2_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8]
--operation mode is normal

FE2_flagged_rl_compr_dly[8]_lut_out = FE2_flagged_rl_compr[8] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[8] = DFFE(FE2_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[0]
--operation mode is normal

FE2_j_dly[0]_lut_out = FE2_j[0] & FE2_st_mach_init;
FE2_j_dly[0] = DFFE(FE2_j_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[1]
--operation mode is normal

FE2_j_dly[1]_lut_out = FE2_j[1] & FE2_st_mach_init;
FE2_j_dly[1] = DFFE(FE2_j_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[2]
--operation mode is normal

FE2_j_dly[2]_lut_out = FE2_j[2] & FE2_st_mach_init;
FE2_j_dly[2] = DFFE(FE2_j_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L479 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7852
--operation mode is normal

FE2L479 = FE2_j_dly[1] & !FE2_j_dly[2];


--FE2_j_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[3]
--operation mode is normal

FE2_j_dly[3]_lut_out = FE2_j[3] & FE2_st_mach_init;
FE2_j_dly[3] = DFFE(FE2_j_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[4]
--operation mode is normal

FE2_j_dly[4]_lut_out = FE2_j[4] & FE2_st_mach_init;
FE2_j_dly[4] = DFFE(FE2_j_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7]
--operation mode is normal

FE2_flagged_rl_compr_dly[7]_lut_out = FE2_flagged_rl_compr[7] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[7] = DFFE(FE2_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L815 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1916~29
--operation mode is normal

FE2L815 = !FE2_j_dly[3] & !FE2_j_dly[4];


--FE2L784 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1894~220
--operation mode is normal

FE2L784 = !FE2_j_dly[1] & !FE2_j_dly[2];


--FE2L345 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~742
--operation mode is normal

FE2L345 = FE2_flagged_rl_compr_dly[7] & (!FE2L784 # !FE2L815 # !FE2_j_dly[0]);


--FE2_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9]
--operation mode is normal

FE2_flagged_rl_compr_dly[9]_lut_out = FE2_flagged_rl_compr[9] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[9] = DFFE(FE2_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L579 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7853
--operation mode is normal

FE2L579 = FE2_j_dly[0] & !FE2_j_dly[3] & !FE2_j_dly[4];


--FE2L445 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~743
--operation mode is normal

FE2L445 = FE2_j_dly[2] # !FE2_j_dly[0] & !FE2_j_dly[1] # !FE2L815;


--FE2_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4]
--operation mode is normal

FE2_flagged_rl_compr_dly[4]_lut_out = FE2_flagged_rl_compr[4] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[4] = DFFE(FE2_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3]
--operation mode is normal

FE2_flagged_rl_compr_dly[3]_lut_out = FE2_flagged_rl_compr[3] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[3] = DFFE(FE2_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L647 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~168
--operation mode is normal

FE2L647 = FE2_j_dly[0] # !FE2L815 # !FE2_j_dly[2] # !FE2_j_dly[1];


--FE2L747 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~169
--operation mode is normal

FE2L747 = !FE2L815 # !FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[0];

--FE2L7301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7925
--operation mode is normal

FE2L7301 = !FE2L815 # !FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[0];


--FE2L664 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1037
--operation mode is normal

FE2L664 = FE2L647 & FE2_flagged_rl_compr_dly[3] & !FE2L747 # !FE2L647 & FE2_flagged_rl_compr_dly[4];


--FE2_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1]
--operation mode is normal

FE2_flagged_rl_compr_dly[1]_lut_out = FE2_flagged_rl_compr[1] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[1] = DFFE(FE2_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L679 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7854
--operation mode is normal

FE2L679 = FE2_j_dly[3] & !FE2_j_dly[4] & !FE2_j_dly[1];


--FE2L764 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1038
--operation mode is normal

FE2L764 = FE2_flagged_rl_compr_dly[1] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2];


--FE2_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2]
--operation mode is normal

FE2_flagged_rl_compr_dly[2]_lut_out = FE2_flagged_rl_compr[2] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[2] = DFFE(FE2_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L864 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1039
--operation mode is normal

FE2L864 = FE2_flagged_rl_compr_dly[2] & FE2L679 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L863 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~87
--operation mode is normal

FE2L863 = FE2_j_dly[4] # !FE2_j_dly[3];


--FE2_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0]
--operation mode is normal

FE2_flagged_rl_compr_dly[0]_lut_out = FE2_flagged_rl_compr[0] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[0] = DFFE(FE2_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L779 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7855
--operation mode is normal

FE2L779 = !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L879 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7856
--operation mode is normal

FE2L879 = FE2_j_dly[3] & FE2_j_dly[1] & !FE2_j_dly[4];


--FE2L964 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1040
--operation mode is normal

FE2L964 = FE2L779 & (FE2L879 & FE2_flagged_rl_compr_dly[0] # !FE2L879 & FE2_ring_data[10]) # !FE2L779 & FE2_ring_data[10];


--FE2L074 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1041
--operation mode is normal

FE2L074 = FE2L764 # FE2L864 # FE2L205 & FE2L964;


--FE2L174 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1042
--operation mode is normal

FE2L174 = FE2L974 & (FE2L664 # FE2L993 & FE2L074);


--FE2_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6]
--operation mode is normal

FE2_flagged_rl_compr_dly[6]_lut_out = FE2_flagged_rl_compr[6] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[6] = DFFE(FE2_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5]
--operation mode is normal

FE2_flagged_rl_compr_dly[5]_lut_out = FE2_flagged_rl_compr[5] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[5] = DFFE(FE2_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L447 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~166
--operation mode is normal

FE2L447 = FE2_j_dly[0] # FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];


--FE2L547 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~167
--operation mode is normal

FE2L547 = FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2] # !FE2_j_dly[0];


--FE2L274 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1043
--operation mode is normal

FE2L274 = FE2L447 & FE2_flagged_rl_compr_dly[5] & !FE2L547 # !FE2L447 & FE2_flagged_rl_compr_dly[6];


--FE2L545 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~744
--operation mode is normal

FE2L545 = FE2L245 # FE2L445 & (FE2L174 # FE2L274);


--FE2_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10]
--operation mode is normal

FE2_flagged_rl_compr_dly[10]_lut_out = FE2_flagged_rl_compr[10] & FE2_st_mach_init;
FE2_flagged_rl_compr_dly[10] = DFFE(FE2_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L047 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~162
--operation mode is normal

FE2L047 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[0] # !FE2L784;

--FE2L8301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7927
--operation mode is normal

FE2L8301 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[0] # !FE2L784;


--FE2_ring_write_en_dly1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1
--operation mode is normal

FE2_ring_write_en_dly1_lut_out = FE2_ring_write_en_dly & FE2_st_mach_init;
FE2_ring_write_en_dly1 = DFFE(FE2_ring_write_en_dly1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[1]
--operation mode is normal

FE2_i[1]_lut_out = FE2L662 & FE2_st_mach_init;
FE2_i[1] = DFFE(FE2_i[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[2]
--operation mode is normal

FE2_i[2]_lut_out = FE2_st_mach_init & (FE2L062 # FE2L362 & FE2_i[2]);
FE2_i[2] = DFFE(FE2_i[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[3]
--operation mode is normal

FE2_i[3]_lut_out = FE2_st_mach_init & (FE2L552 # FE2L652 & FE2_i[3]);
FE2_i[3] = DFFE(FE2_i[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[4]
--operation mode is normal

FE2_i[4]_lut_out = FE2_st_mach_init & (FE2L452 # FE2L652 & FE2_i[4]);
FE2_i[4] = DFFE(FE2_i[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L254 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1138
--operation mode is normal

FE2L254 = FE2L447 & FE2_flagged_rl_compr_dly[9] & !FE2L547 # !FE2L447 & FE2_flagged_rl_compr_dly[10];


--FE2L683 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~176
--operation mode is normal

FE2L683 = FE2L993 & (FE2_j_dly[0] # FE2_j_dly[2] # !FE2L679);


--FE2L354 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1139
--operation mode is normal

FE2L354 = FE2_j_dly[0] & FE2_j_dly[1] & !FE2L863 & !FE2_j_dly[2];


--FE2L163 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~980
--operation mode is normal

FE2L163 = FE2_j_dly[1] & !FE2L863 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L454 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1140
--operation mode is normal

FE2L454 = FE2_flagged_rl_compr_dly[4] & (FE2L163 # FE2_flagged_rl_compr_dly[3] & FE2L354) # !FE2_flagged_rl_compr_dly[4] & FE2_flagged_rl_compr_dly[3] & FE2L354;


--FE2L554 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1141
--operation mode is normal

FE2L554 = FE2_flagged_rl_compr_dly[5] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2];


--FE2L654 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1142
--operation mode is normal

FE2L654 = FE2L683 & (FE2L564 # FE2L454 # FE2L554);


--FE2L094 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1896~228
--operation mode is normal

FE2L094 = FE2_j_dly[1] & FE2_j_dly[2];


--FE2L754 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1143
--operation mode is normal

FE2L754 = FE2_flagged_rl_compr_dly[7] & FE2_j_dly[0] & FE2L094 & FE2L815;


--FE2L073 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1024
--operation mode is normal

FE2L073 = FE2L779 & FE2L679 & (!FE2L579 # !FE2L094);


--FE2L854 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1144
--operation mode is normal

FE2L854 = FE2L754 # FE2_flagged_rl_compr_dly[6] & FE2L073 & FE2L647;


--FE2L954 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1145
--operation mode is normal

FE2L954 = FE2L854 # FE2_flagged_rl_compr_dly[8] & !FE2L647;


--FE2L064 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1146
--operation mode is normal

FE2L064 = FE2L254 # FE2L974 & (FE2L654 # FE2L954);


--FE2L915 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1916~30
--operation mode is normal

FE2L915 = !FE2_j_dly[3] & !FE2_j_dly[4] & !FE2_j_dly[2];


--FE2L984 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1896~215
--operation mode is normal

FE2L984 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] & FE2_j_dly[2];


--FE2L305 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~504
--operation mode is normal

FE2L305 = FE2L984 & FE2_flagged_rl_compr_dly[10] & !FE2L647 # !FE2L984 & FE2_ring_data[16];


--FE2L405 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~505
--operation mode is normal

FE2L405 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[0] & FE2L094;


--FE2L505 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~506
--operation mode is normal

FE2L505 = FE2_flagged_rl_compr_dly[9] & FE2_j_dly[0] & FE2L094 & FE2L815;


--FE2L605 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~507
--operation mode is normal

FE2L605 = FE2L015 # FE2L505 # FE2_flagged_rl_compr_dly[8] & FE2L073;


--FE2L705 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~508
--operation mode is normal

FE2L705 = FE2L305 # FE2L405 & (FE2L905 # FE2L605);


--FE2L884 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1894~221
--operation mode is normal

FE2L884 = FE2_j_dly[3] # FE2_j_dly[4] # FE2L784 & !FE2_j_dly[0];


--FE2L306 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~669
--operation mode is normal

FE2L306 = FE2L047 & FE2_ring_data[0] & !FE2L884 # !FE2L047 & FE2_flagged_rl_compr_dly[0];


--FE2L406 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~670
--operation mode is normal

FE2L406 = FE2_j_dly[3] # FE2_j_dly[4];


--FE2L506 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~671
--operation mode is normal

FE2L506 = FE2_j_dly[2] # FE2L863 # FE2_j_dly[0] & FE2_j_dly[1];

--FE2L116 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~679
--operation mode is normal

FE2L116 = FE2_j_dly[2] # FE2L863 # FE2_j_dly[0] & FE2_j_dly[1];


--FE2L157 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~173
--operation mode is normal

FE2L157 = FE2_j_dly[2] # FE2L863 # !FE2_j_dly[1] # !FE2_j_dly[0];


--FE2L979 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7857
--operation mode is normal

FE2L979 = FE2_j_dly[2] & !FE2_j_dly[0];


--FE2L257 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~174
--operation mode is normal

FE2L257 = FE2_j_dly[4] # FE2_j_dly[1] # !FE2L979 # !FE2_j_dly[3];


--FE2L343 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1079
--operation mode is normal

FE2L343 = FE2L157 & FE2_flagged_rl_compr_dly[6] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[7];


--FE2L783 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~177
--operation mode is normal

FE2L783 = FE2L863 # FE2_j_dly[2] & (FE2_j_dly[0] # FE2_j_dly[1]) # !FE2_j_dly[2] & (!FE2_j_dly[1] # !FE2_j_dly[0]);

--FE2L193 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~184
--operation mode is normal

FE2L193 = FE2L863 # FE2_j_dly[2] & (FE2_j_dly[0] # FE2_j_dly[1]) # !FE2_j_dly[2] & (!FE2_j_dly[1] # !FE2_j_dly[0]);


--FE2L357 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~175
--operation mode is normal

FE2L357 = FE2_j_dly[1] # FE2L863 # !FE2_j_dly[2] # !FE2_j_dly[0];


--FE2L457 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~176
--operation mode is normal

FE2L457 = FE2_j_dly[4] # !FE2L979 # !FE2_j_dly[1] # !FE2_j_dly[3];


--FE2L443 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1080
--operation mode is normal

FE2L443 = FE2L357 & FE2_flagged_rl_compr_dly[4] & !FE2L457 # !FE2L357 & FE2_flagged_rl_compr_dly[5];


--FE2L834 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~942
--operation mode is normal

FE2L834 = FE2L863 # FE2_j_dly[0] $ !FE2_j_dly[1] # !FE2_j_dly[2];

--FE2L054 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~957
--operation mode is normal

FE2L054 = FE2L863 # FE2_j_dly[0] $ !FE2_j_dly[1] # !FE2_j_dly[2];


--FE2L089 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7858
--operation mode is normal

FE2L089 = FE2_j_dly[4] & !FE2_j_dly[3] & !FE2_j_dly[1] & !FE2_j_dly[2];


--FE2L934 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~943
--operation mode is normal

FE2L934 = FE2_j_dly[0] & (!FE2L879 # !FE2_j_dly[2]) # !FE2_j_dly[0] & !FE2L089;

--FE2L154 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~958
--operation mode is normal

FE2L154 = FE2_j_dly[0] & (!FE2L879 # !FE2_j_dly[2]) # !FE2_j_dly[0] & !FE2L089;


--FE2L543 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1081
--operation mode is normal

FE2L543 = FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[1] # !FE2L089 & FE2_ring_data[0]) # !FE2_j_dly[0] & FE2_ring_data[0];


--FE2L643 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1082
--operation mode is normal

FE2L643 = FE2L089 & !FE2_j_dly[0];


--FE2L743 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1083
--operation mode is normal

FE2L743 = FE2_flagged_rl_compr_dly[2] & (FE2L643 # FE2L934 & FE2L543) # !FE2_flagged_rl_compr_dly[2] & FE2L934 & FE2L543;


--FE2L843 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1084
--operation mode is normal

FE2L843 = FE2_flagged_rl_compr_dly[3] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L943 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1085
--operation mode is normal

FE2L943 = FE2L443 # FE2L834 & (FE2L743 # FE2L843);


--FE2L606 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~672
--operation mode is normal

FE2L606 = FE2L506 & (FE2L343 # FE2L783 & FE2L943);


--FE2L706 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~673
--operation mode is normal

FE2L706 = FE2_flagged_rl_compr_dly[9] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2];


--FE2L806 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~674
--operation mode is normal

FE2L806 = FE2_flagged_rl_compr_dly[10] & FE2L679 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L906 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~675
--operation mode is normal

FE2L906 = FE2L706 # FE2L806 # FE2_flagged_rl_compr_dly[8] & FE2L163;


--FE2L016 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~676
--operation mode is normal

FE2L016 = FE2L306 # FE2L406 & (FE2L606 # FE2L906);


--FE2L147 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~163
--operation mode is normal

FE2L147 = FE2_j_dly[3] # FE2_j_dly[4] # !FE2L784 # !FE2_j_dly[0];


--FE2L785 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~904
--operation mode is normal

FE2L785 = FE2L047 & FE2_flagged_rl_compr_dly[1] & !FE2L147 # !FE2L047 & FE2_flagged_rl_compr_dly[2];


--FE2L247 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~164
--operation mode is normal

FE2L247 = FE2_j_dly[0] # FE2_j_dly[2] # !FE2L815 # !FE2_j_dly[1];


--FE2L847 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~170
--operation mode is normal

FE2L847 = FE2_j_dly[0] # FE2_j_dly[1] # FE2_j_dly[2] # FE2L863;


--FE2L947 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~171
--operation mode is normal

FE2L947 = FE2_j_dly[1] # FE2_j_dly[2] # FE2L863 # !FE2_j_dly[0];


--FE2L184 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~221
--operation mode is normal

FE2L184 = FE2_j_dly[1] & (FE2_j_dly[2] # !FE2_j_dly[0]) # !FE2_j_dly[1] & !FE2_j_dly[2] # !FE2L815;


--FE2L284 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~222
--operation mode is normal

FE2L284 = FE2L847 & FE2L947 & FE2L993 & FE2L184;


--FE2L885 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~905
--operation mode is normal

FE2L885 = FE2L247 & FE2L284 & (!FE2L879 # !FE2L779);


--FE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1073
--operation mode is normal

FE2L133 = FE2L157 & FE2_flagged_rl_compr_dly[8] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[9];


--FE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1074
--operation mode is normal

FE2L233 = FE2L357 & FE2_flagged_rl_compr_dly[6] & !FE2L457 # !FE2L357 & FE2_flagged_rl_compr_dly[7];


--FE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1075
--operation mode is normal

FE2L333 = FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[3] # !FE2L089 & FE2_ring_data[2]) # !FE2_j_dly[0] & FE2_ring_data[2];


--FE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1076
--operation mode is normal

FE2L433 = FE2_flagged_rl_compr_dly[4] & (FE2L643 # FE2L934 & FE2L333) # !FE2_flagged_rl_compr_dly[4] & FE2L934 & FE2L333;


--FE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1077
--operation mode is normal

FE2L533 = FE2_flagged_rl_compr_dly[5] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1078
--operation mode is normal

FE2L633 = FE2L233 # FE2L834 & (FE2L433 # FE2L533);


--FE2L985 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~906
--operation mode is normal

FE2L985 = FE2L885 & (FE2L133 # FE2L783 & FE2L633);


--FE2L095 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~907
--operation mode is normal

FE2L095 = FE2_flagged_rl_compr_dly[10] & FE2L879 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L195 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~908
--operation mode is normal

FE2L195 = FE2L247 & (FE2L284 & FE2L095 # !FE2L284 & FE2_ring_data[2]);


--FE2L295 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~909
--operation mode is normal

FE2L295 = FE2L195 # FE2_flagged_rl_compr_dly[0] & !FE2L247;


--FE2L395 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~910
--operation mode is normal

FE2L395 = FE2L785 # FE2L494 & (FE2L985 # FE2L295);


--FE2L055 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~899
--operation mode is normal

FE2L055 = FE2L047 & FE2_flagged_rl_compr_dly[7] & !FE2L147 # !FE2L047 & FE2_flagged_rl_compr_dly[8];


--FE2L584 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~235
--operation mode is normal

FE2L584 = FE2_j_dly[2] & (FE2_j_dly[0] # FE2_j_dly[1]) # !FE2_j_dly[2] & !FE2_j_dly[1] # !FE2L815;

--FE2L684 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~237
--operation mode is normal

FE2L684 = FE2_j_dly[2] & (FE2_j_dly[0] # FE2_j_dly[1]) # !FE2_j_dly[2] & !FE2_j_dly[1] # !FE2L815;


--FE2L104 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~919
--operation mode is normal

FE2L104 = !FE2_j_dly[0] & !FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];

--FE2L114 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~940
--operation mode is normal

FE2L114 = !FE2_j_dly[0] & !FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];


--FE2L204 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~920
--operation mode is normal

FE2L204 = FE2_flagged_rl_compr_dly[0] & FE2L679 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~921
--operation mode is normal

FE2L304 = FE2L104 & (FE2L804 # FE2L904 # FE2L204);


--FE2L404 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~922
--operation mode is normal

FE2L404 = FE2_j_dly[0] & FE2_j_dly[1] & FE2_j_dly[2] & FE2L815;


--FE2L293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1005
--operation mode is normal

FE2L293 = FE2_j_dly[1] & FE2_j_dly[2] & FE2L815 & !FE2_j_dly[0];


--FE2L504 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~923
--operation mode is normal

FE2L504 = FE2_flagged_rl_compr_dly[2] & (FE2L293 # FE2_flagged_rl_compr_dly[1] & FE2L404) # !FE2_flagged_rl_compr_dly[2] & FE2_flagged_rl_compr_dly[1] & FE2L404;


--FE2L604 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~924
--operation mode is normal

FE2L604 = FE2_flagged_rl_compr_dly[3] & FE2_j_dly[0] & FE2L815 & FE2L2301;


--FE2L155 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~900
--operation mode is normal

FE2L155 = FE2L584 & (FE2L304 # FE2L504 # FE2L604);


--FE2L255 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~901
--operation mode is normal

FE2L255 = FE2_flagged_rl_compr_dly[5] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L355 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~902
--operation mode is normal

FE2L355 = FE2_flagged_rl_compr_dly[6] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L275 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~738
--operation mode is normal

FE2L275 = FE2_j_dly[2] & FE2L815 & !FE2_j_dly[0] & !FE2_j_dly[1];


--FE2L455 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~903
--operation mode is normal

FE2L455 = FE2L255 # FE2L355 # FE2_flagged_rl_compr_dly[4] & FE2L275;


--FE2L555 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~904
--operation mode is normal

FE2L555 = FE2L055 # FE2L494 & (FE2L155 # FE2L455);


--FE2L375 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~739
--operation mode is normal

FE2L375 = FE2_flagged_rl_compr_dly[3] & FE2L047 & FE2_ring_init & !FE2L147;


--FE2L475 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~740
--operation mode is normal

FE2L475 = FE2L815 & FE2L784 & FE2_ring_init & !FE2_j_dly[0];


--FE2L165 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~713
--operation mode is normal

FE2L165 = FE2_flagged_rl_compr_dly[3] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L265 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~714
--operation mode is normal

FE2L265 = FE2_flagged_rl_compr_dly[4] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L365 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~715
--operation mode is normal

FE2L365 = FE2L165 # FE2L265 # FE2_flagged_rl_compr_dly[2] & FE2L275;


--FE2L914 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~969
--operation mode is normal

FE2L914 = FE2L547 & FE2_flagged_rl_compr_dly[0] & !FE2L647 # !FE2L547 & FE2_flagged_rl_compr_dly[1];


--FE2L024 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~970
--operation mode is normal

FE2L024 = FE2_j_dly[0] $ !FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];

--FE2L824 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~985
--operation mode is normal

FE2L824 = FE2_j_dly[0] $ !FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];


--FE2L124 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~971
--operation mode is normal

FE2L124 = FE2_flagged_rl_compr_dly[9] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L224 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~972
--operation mode is normal

FE2L224 = FE2L457 & FE2L773 & (FE2L124 # FE2L624);


--FE2L324 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~973
--operation mode is normal

FE2L324 = !FE2L089 & (!FE2L879 # !FE2_j_dly[2]);


--FE2L424 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~974
--operation mode is normal

FE2L424 = FE2L724 # FE2_ring_data[6] & (FE2L324 # !FE2L773);


--FE2L524 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~975
--operation mode is normal

FE2L524 = FE2L914 # FE2L024 & (FE2L224 # FE2L424);


--FE2L465 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~716
--operation mode is normal

FE2L465 = FE2L175 & (FE2L365 # FE2L584 & FE2L524);


--FE2L565 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~717
--operation mode is normal

FE2L565 = FE2_flagged_rl_compr_dly[5] & FE2L047 & FE2_ring_init & !FE2L147;


--FE2L925 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~824
--operation mode is normal

FE2L925 = FE2L494 & FE2_flagged_rl_compr_dly[10] & !FE2L247 # !FE2L494 & FE2_ring_data[12];


--AE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53
--operation mode is normal

AE1L5 = !Q72_sload_path[2] # !Q72_sload_path[1];


--AE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167
--operation mode is normal

AE1L9 = (AE1L5 # AE1L4 # !Q72_sload_path[0] # !AE1L1Q) & CASCADE(AE1L01);


--AE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53
--operation mode is normal

AE2L5 = !Q33_sload_path[2] # !Q33_sload_path[1];


--AE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167
--operation mode is normal

AE2L9 = (AE2L5 # AE2L4 # !Q33_sload_path[0] # !AE2L1Q) & CASCADE(AE2L01);


--GE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~156
--operation mode is normal

GE1L032 = GE1_ram_data_hdr[1] & (!GE1L043 # !GE1L813);


--GE1_header_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9]
--operation mode is normal

GE1_header_compr[9]_lut_out = WD1_header_1.chargestamp[9] & (WD1_header_0.chargestamp[9] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[9] & WD1_header_0.chargestamp[9] & !WD1_rd_ptr[0];
GE1_header_compr[9] = DFFE(GE1_header_compr[9]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L853 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11056
--operation mode is normal

GE1L853 = GE1_header_compr[9] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17]
--operation mode is normal

GE1_header_compr[17]_lut_out = WD1_header_1.chargestamp[17] & (WD1_header_0.chargestamp[17] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[17] & WD1_header_0.chargestamp[17] & !WD1_rd_ptr[0];
GE1_header_compr[17] = DFFE(GE1_header_compr[17]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L953 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11057
--operation mode is normal

GE1L953 = GE1L032 # GE1L853 # GE1_header_compr[17] & GE1L443;


--GE1_header_compr[33] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33]
--operation mode is normal

GE1_header_compr[33]_lut_out = WD1_header_1.timestamp[1] & (WD1_header_0.timestamp[1] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[1] & WD1_header_0.timestamp[1] & !WD1_rd_ptr[0];
GE1_header_compr[33] = DFFE(GE1_header_compr[33]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11058
--operation mode is normal

GE1L063 = GE1_header_compr[33] & GE1L743 & GE1L312 & GE1_ram_address_header[1];


--GE1_header_compr[25] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25]
--operation mode is normal

GE1_header_compr[25]_lut_out = WD1_header_1.chargestamp[25] & (WD1_header_0.chargestamp[25] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[25] & WD1_header_0.chargestamp[25] & !WD1_rd_ptr[0];
GE1_header_compr[25] = DFFE(GE1_header_compr[25]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L163 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11059
--operation mode is normal

GE1L163 = GE1_header_compr[25] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1_header_compr[41] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41]
--operation mode is normal

GE1_header_compr[41]_lut_out = WD1_header_1.timestamp[9] & (WD1_header_0.timestamp[9] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[9] & WD1_header_0.timestamp[9] & !WD1_rd_ptr[0];
GE1_header_compr[41] = DFFE(GE1_header_compr[41]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L263 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11060
--operation mode is normal

GE1L263 = GE1L063 # GE1L163 # GE1_header_compr[41] & GE1L653;


--GE1_header_compr[65] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65]
--operation mode is normal

GE1_header_compr[65]_lut_out = GE1_hit_size_in_header[1];
GE1_header_compr[65] = DFFE(GE1_header_compr[65]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~601
--operation mode is normal

GE1L681 = GE1_header_compr[65] & GE1L612 & GE1L712 & !GE1L812;


--GE1_header_compr[49] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[49]
--operation mode is normal

GE1_header_compr[49]_lut_out = WD1_header_1.timestamp[17] & (WD1_header_0.timestamp[17] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[17] & WD1_header_0.timestamp[17] & !WD1_rd_ptr[0];
GE1_header_compr[49] = DFFE(GE1_header_compr[49]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[57] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57]
--operation mode is normal

GE1_header_compr[57]_lut_out = WD1_header_1.timestamp[25] & (WD1_header_0.timestamp[25] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[25] & WD1_header_0.timestamp[25] & !WD1_rd_ptr[0];
GE1_header_compr[57] = DFFE(GE1_header_compr[57]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~602
--operation mode is normal

GE1L781 = GE1L612 & GE1_header_compr[57] & !GE1L712 # !GE1L612 & GE1_header_compr[49];


--GE1_header_compr[73] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73]
--operation mode is normal

GE1_header_compr[73]_lut_out = GE1_hit_size_in_header[9];
GE1_header_compr[73] = DFFE(GE1_header_compr[73]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~603
--operation mode is normal

GE1L881 = GE1L681 # GE1L781 # GE1_header_compr[73] & GE1L591;


--GE1L363 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11061
--operation mode is normal

GE1L363 = GE1L263 # GE1L943 & (GE1L191 # GE1L881);


--FE1L435 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~771
--operation mode is normal

FE1L435 = FE1L047 & FE1_flagged_rl_compr_dly[10] & !FE1L147 # !FE1L047 & FE1_ring_data[11];


--FE1L535 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~772
--operation mode is normal

FE1L535 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L635 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~773
--operation mode is normal

FE1L635 = FE1_flagged_rl_compr_dly[9] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L735 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~774
--operation mode is normal

FE1L735 = FE1L535 # FE1L635 # FE1_flagged_rl_compr_dly[7] & FE1L275;


--FE1L493 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1006
--operation mode is normal

FE1L493 = FE1L547 & FE1_flagged_rl_compr_dly[5] & !FE1L647 # !FE1L547 & FE1_flagged_rl_compr_dly[6];


--FE1L835 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~775
--operation mode is normal

FE1L835 = FE1L735 # FE1L684 & (FE1L993 # FE1L493);


--FE1L294 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1897~0
--operation mode is normal

FE1L294 = FE1_j_dly[2] & (FE1_j_dly[0] # FE1_j_dly[1]) # !FE1L915;


--FE1L315 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~846
--operation mode is normal

FE1L315 = FE1L294 & FE1_flagged_rl_compr_dly[10] & !FE1L547 # !FE1L294 & FE1_ring_data[15];


--FE1L263 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~980
--operation mode is normal

FE1L263 = FE1_flagged_rl_compr_dly[5] & (FE1L163 # FE1_flagged_rl_compr_dly[6] & !FE1L947) # !FE1_flagged_rl_compr_dly[5] & FE1_flagged_rl_compr_dly[6] & !FE1L947;


--FE1L983 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~181
--operation mode is normal

FE1L983 = FE1_j_dly[2] # FE1L863 # FE1_j_dly[0] $ !FE1_j_dly[1];

--FE1L193 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~186
--operation mode is normal

FE1L193 = FE1_j_dly[2] # FE1L863 # FE1_j_dly[0] $ !FE1_j_dly[1];


--FE1L363 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~981
--operation mode is normal

FE1L363 = FE1L057 & FE1_flagged_rl_compr_dly[3] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[4];


--FE1L389 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7834
--operation mode is normal

FE1L389 = FE1_j_dly[0] & FE1_j_dly[2];


--FE1L463 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~982
--operation mode is normal

FE1L463 = FE1L879 & (FE1L389 & FE1_flagged_rl_compr_dly[0] # !FE1L389 & FE1_ring_data[15]) # !FE1L879 & FE1_ring_data[15];


--FE1L563 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~983
--operation mode is normal

FE1L563 = FE1L257 & (FE1L357 & FE1L463 # !FE1L357 & FE1_flagged_rl_compr_dly[1]);


--FE1L663 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~984
--operation mode is normal

FE1L663 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L679;


--FE1L763 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~985
--operation mode is normal

FE1L763 = FE1L363 # FE1L883 & (FE1L563 # FE1L663);


--FE1L415 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~847
--operation mode is normal

FE1L415 = FE1L783 & (FE1L263 # FE1L983 & FE1L763);


--FE1L515 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~848
--operation mode is normal

FE1L515 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[0] & FE1L194 & FE1L915;


--FE1L615 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~849
--operation mode is normal

FE1L615 = FE1L515 # FE1_flagged_rl_compr_dly[7] & FE1L073 & FE1L647;


--FE1L715 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~850
--operation mode is normal

FE1L715 = FE1L615 # FE1_flagged_rl_compr_dly[9] & FE1L194 & FE1L979;


--FE1L815 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~851
--operation mode is normal

FE1L815 = FE1L315 # FE1L094 & (FE1L415 # FE1L715);


--FE1L794 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~672
--operation mode is normal

FE1L794 = FE1L505 & FE1_flagged_rl_compr_dly[10] & !FE1L747 # !FE1L505 & FE1_ring_data[17];


--FE1L894 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~673
--operation mode is normal

FE1L894 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2];


--FE1L994 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~674
--operation mode is normal

FE1L994 = FE1_flagged_rl_compr_dly[9] & FE1L679 & !FE1_j_dly[0] & !FE1_j_dly[2];


--FE1L005 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~675
--operation mode is normal

FE1L005 = FE1L894 # FE1L994 # FE1_flagged_rl_compr_dly[7] & FE1L163;


--FE1L105 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~676
--operation mode is normal

FE1L105 = FE1L794 # FE1L406 & (FE1L205 # FE1L005);


--FE1L495 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~917
--operation mode is normal

FE1L495 = FE1L047 & FE1_flagged_rl_compr_dly[0] & !FE1L147 # !FE1L047 & FE1_flagged_rl_compr_dly[1];


--FE1L595 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~918
--operation mode is normal

FE1L595 = FE1L847 & FE1L983 & FE1L004 & FE1L484;


--FE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1073
--operation mode is normal

FE1L633 = FE1L057 & FE1_flagged_rl_compr_dly[7] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[8];


--FE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1074
--operation mode is normal

FE1L733 = FE1L257 & FE1_flagged_rl_compr_dly[5] & !FE1L357 # !FE1L257 & FE1_flagged_rl_compr_dly[6];


--FE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1075
--operation mode is normal

FE1L833 = FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[2] # !FE1L289 & FE1_ring_data[1]) # !FE1_j_dly[0] & FE1_ring_data[1];


--FE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1076
--operation mode is normal

FE1L933 = FE1_flagged_rl_compr_dly[3] & (FE1L543 # FE1L934 & FE1L833) # !FE1_flagged_rl_compr_dly[3] & FE1L934 & FE1L833;


--FE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1077
--operation mode is normal

FE1L043 = FE1_flagged_rl_compr_dly[4] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1078
--operation mode is normal

FE1L143 = FE1L733 # FE1L834 & (FE1L933 # FE1L043);


--FE1L695 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~919
--operation mode is normal

FE1L695 = FE1L595 & (FE1L633 # FE1L883 & FE1L143);


--FE1L795 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~920
--operation mode is normal

FE1L795 = FE1_ring_data[1] & (!FE1L484 # !FE1L004 # !FE1L847);


--FE1L895 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~921
--operation mode is normal

FE1L895 = FE1_j_dly[0] & FE1_flagged_rl_compr_dly[10] & FE1L679 & !FE1_j_dly[2];


--FE1L995 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~922
--operation mode is normal

FE1L995 = FE1L847 & FE1L004 & FE1L484 & FE1L895;


--FE1L006 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~923
--operation mode is normal

FE1L006 = FE1L847 & FE1L163 & FE1L004 & FE1L484;


--FE1L106 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~924
--operation mode is normal

FE1L106 = FE1L795 # FE1L995 # FE1_flagged_rl_compr_dly[9] & FE1L006;


--FE1L206 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~925
--operation mode is normal

FE1L206 = FE1L495 # FE1L594 & (FE1L695 # FE1L106);


--FE1L285 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~896
--operation mode is normal

FE1L285 = FE1L047 & FE1_flagged_rl_compr_dly[2] & !FE1L147 # !FE1L047 & FE1_flagged_rl_compr_dly[3];


--FE1L974 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~0
--operation mode is normal

FE1L974 = FE1L847 & FE1L983 & FE1L084 & FE1L004;


--FE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1073
--operation mode is normal

FE1L423 = FE1L057 & FE1_flagged_rl_compr_dly[9] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[10];


--FE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1074
--operation mode is normal

FE1L523 = FE1L257 & FE1_flagged_rl_compr_dly[7] & !FE1L357 # !FE1L257 & FE1_flagged_rl_compr_dly[8];


--FE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1075
--operation mode is normal

FE1L623 = FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[4] # !FE1L289 & FE1_ring_data[3]) # !FE1_j_dly[0] & FE1_ring_data[3];


--FE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1076
--operation mode is normal

FE1L723 = FE1_flagged_rl_compr_dly[5] & (FE1L543 # FE1L934 & FE1L623) # !FE1_flagged_rl_compr_dly[5] & FE1L934 & FE1L623;


--FE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1077
--operation mode is normal

FE1L823 = FE1_flagged_rl_compr_dly[6] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1078
--operation mode is normal

FE1L923 = FE1L523 # FE1L834 & (FE1L723 # FE1L823);


--FE1L385 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~897
--operation mode is normal

FE1L385 = FE1L185 & (FE1L423 # FE1L883 & FE1L923);


--FE1L347 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~165
--operation mode is normal

FE1L347 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1L379 # !FE1_j_dly[0];


--FE1L485 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~898
--operation mode is normal

FE1L485 = FE1L247 & FE1_flagged_rl_compr_dly[0] & !FE1L347 # !FE1L247 & FE1_flagged_rl_compr_dly[1];


--FE1L585 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~899
--operation mode is normal

FE1L585 = FE1L485 # FE1L584 & FE1_ring_data[3] & !FE1L974;


--FE1L685 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~900
--operation mode is normal

FE1L685 = FE1L285 # FE1L594 & (FE1L385 # FE1L585);


--FE1L575 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~742
--operation mode is normal

FE1L575 = FE1_j_dly[0] & FE1L915 & FE1L884 & FE1_ring_init;


--FE1L665 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~710
--operation mode is normal

FE1L665 = FE1_flagged_rl_compr_dly[5] & (FE1L475 # FE1_flagged_rl_compr_dly[4] & FE1L575) # !FE1_flagged_rl_compr_dly[5] & FE1_flagged_rl_compr_dly[4] & FE1L575;


--FE1L765 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~711
--operation mode is normal

FE1L765 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L865 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~712
--operation mode is normal

FE1L865 = FE1_flagged_rl_compr_dly[3] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L965 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~713
--operation mode is normal

FE1L965 = FE1L765 # FE1L865 # FE1_flagged_rl_compr_dly[1] & FE1L275;


--FE1L655 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~918
--operation mode is normal

FE1L655 = FE1L047 & FE1_flagged_rl_compr_dly[6] & !FE1L147 # !FE1L047 & FE1_flagged_rl_compr_dly[7];


--FE1L394 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1899~232
--operation mode is normal

FE1L394 = FE1_j_dly[2] # FE1_j_dly[0] & FE1_j_dly[1] # !FE1L915;

--FE1L494 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1899~234
--operation mode is normal

FE1L494 = FE1_j_dly[2] # FE1_j_dly[0] & FE1_j_dly[1] # !FE1L915;


--FE1L225 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~841
--operation mode is normal

FE1L225 = FE1L394 & FE1_flagged_rl_compr_dly[10] & !FE1L347 # !FE1L394 & FE1_ring_data[13];


--FE1L325 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~842
--operation mode is normal

FE1L325 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[0] & FE1L915 & FE1L579;


--FE1L425 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~843
--operation mode is normal

FE1L425 = FE1_flagged_rl_compr_dly[9] & FE1L915 & FE1L579 & !FE1_j_dly[0];


--FE1L525 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~844
--operation mode is normal

FE1L525 = FE1L325 # FE1L425 # FE1_flagged_rl_compr_dly[7] & FE1L393;


--FE1L625 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~845
--operation mode is normal

FE1L625 = FE1L225 # FE1L125 & (FE1L825 # FE1L525);


--GE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~156
--operation mode is normal

GE2L832 = GE2_ram_data_hdr[1] & (!GE2L843 # !GE2L623);


--GE2_header_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9]
--operation mode is normal

GE2_header_compr[9]_lut_out = WD2_header_1.chargestamp[9] & (WD2_header_0.chargestamp[9] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[9] & WD2_header_0.chargestamp[9] & !WD2_rd_ptr[0];
GE2_header_compr[9] = DFFE(GE2_header_compr[9]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L563 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10994
--operation mode is normal

GE2L563 = GE2_header_compr[9] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17]
--operation mode is normal

GE2_header_compr[17]_lut_out = WD2_header_1.chargestamp[17] & (WD2_header_0.chargestamp[17] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[17] & WD2_header_0.chargestamp[17] & !WD2_rd_ptr[0];
GE2_header_compr[17] = DFFE(GE2_header_compr[17]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L663 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10995
--operation mode is normal

GE2L663 = GE2L832 # GE2L563 # GE2_header_compr[17] & GE2L253;


--GE2_header_compr[33] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33]
--operation mode is normal

GE2_header_compr[33]_lut_out = WD2_header_1.timestamp[1] & (WD2_header_0.timestamp[1] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[1] & WD2_header_0.timestamp[1] & !WD2_rd_ptr[0];
GE2_header_compr[33] = DFFE(GE2_header_compr[33]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L763 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10996
--operation mode is normal

GE2L763 = GE2_header_compr[33] & GE2L553 & GE2L022 & GE2_ram_address_header[1];


--GE2_header_compr[25] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25]
--operation mode is normal

GE2_header_compr[25]_lut_out = WD2_header_1.chargestamp[25] & (WD2_header_0.chargestamp[25] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[25] & WD2_header_0.chargestamp[25] & !WD2_rd_ptr[0];
GE2_header_compr[25] = DFFE(GE2_header_compr[25]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L863 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10997
--operation mode is normal

GE2L863 = GE2_header_compr[25] & GE2L143 & GE2L243 & !GE2_ram_address_header[2];


--GE2_header_compr[41] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41]
--operation mode is normal

GE2_header_compr[41]_lut_out = WD2_header_1.timestamp[9] & (WD2_header_0.timestamp[9] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[9] & WD2_header_0.timestamp[9] & !WD2_rd_ptr[0];
GE2_header_compr[41] = DFFE(GE2_header_compr[41]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L963 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10998
--operation mode is normal

GE2L963 = GE2L763 # GE2L863 # GE2_header_compr[41] & GE2L363;


--GE2_header_compr[65] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65]
--operation mode is normal

GE2_header_compr[65]_lut_out = GE2_hit_size_in_header[1];
GE2_header_compr[65] = DFFE(GE2_header_compr[65]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~600
--operation mode is normal

GE2L491 = GE2_header_compr[65] & GE2L322 & GE2L422 & !GE2L522;


--GE2_header_compr[49] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[49]
--operation mode is normal

GE2_header_compr[49]_lut_out = WD2_header_1.timestamp[17] & (WD2_header_0.timestamp[17] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[17] & WD2_header_0.timestamp[17] & !WD2_rd_ptr[0];
GE2_header_compr[49] = DFFE(GE2_header_compr[49]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[57] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57]
--operation mode is normal

GE2_header_compr[57]_lut_out = WD2_header_1.timestamp[25] & (WD2_header_0.timestamp[25] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[25] & WD2_header_0.timestamp[25] & !WD2_rd_ptr[0];
GE2_header_compr[57] = DFFE(GE2_header_compr[57]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~601
--operation mode is normal

GE2L591 = GE2L322 & GE2_header_compr[57] & !GE2L422 # !GE2L322 & GE2_header_compr[49];


--GE2_header_compr[73] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73]
--operation mode is normal

GE2_header_compr[73]_lut_out = GE2_hit_size_in_header[9];
GE2_header_compr[73] = DFFE(GE2_header_compr[73]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~602
--operation mode is normal

GE2L691 = GE2L491 # GE2L591 # GE2_header_compr[73] & GE2L302;


--GE2L073 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10999
--operation mode is normal

GE2L073 = GE2L963 # GE2L753 & (GE2L991 # GE2L691);


--FE2L435 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~771
--operation mode is normal

FE2L435 = FE2L047 & FE2_flagged_rl_compr_dly[10] & !FE2L147 # !FE2L047 & FE2_ring_data[11];


--FE2L535 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~772
--operation mode is normal

FE2L535 = FE2_flagged_rl_compr_dly[8] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L635 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~773
--operation mode is normal

FE2L635 = FE2_flagged_rl_compr_dly[9] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L735 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~774
--operation mode is normal

FE2L735 = FE2L535 # FE2L635 # FE2_flagged_rl_compr_dly[7] & FE2L275;


--FE2L393 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1006
--operation mode is normal

FE2L393 = FE2L547 & FE2_flagged_rl_compr_dly[5] & !FE2L647 # !FE2L547 & FE2_flagged_rl_compr_dly[6];


--FE2L835 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~775
--operation mode is normal

FE2L835 = FE2L735 # FE2L584 & (FE2L893 # FE2L393);


--FE2L194 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1897~0
--operation mode is normal

FE2L194 = FE2_j_dly[2] & (FE2_j_dly[0] # FE2_j_dly[1]) # !FE2L815;


--FE2L215 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~846
--operation mode is normal

FE2L215 = FE2L194 & FE2_flagged_rl_compr_dly[10] & !FE2L547 # !FE2L194 & FE2_ring_data[15];


--FE2L057 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~172
--operation mode is normal

FE2L057 = FE2_j_dly[0] # FE2_j_dly[2] # FE2L863 # !FE2_j_dly[1];


--FE2L263 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~981
--operation mode is normal

FE2L263 = FE2L947 & FE2_flagged_rl_compr_dly[5] & !FE2L057 # !FE2L947 & FE2_flagged_rl_compr_dly[6];


--FE2L883 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~178
--operation mode is normal

FE2L883 = FE2_j_dly[2] # FE2L863 # FE2_j_dly[0] $ !FE2_j_dly[1];

--FE2L093 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~183
--operation mode is normal

FE2L093 = FE2_j_dly[2] # FE2L863 # FE2_j_dly[0] $ !FE2_j_dly[1];


--FE2L363 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~982
--operation mode is normal

FE2L363 = FE2L157 & FE2_flagged_rl_compr_dly[3] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[4];


--FE2L189 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7859
--operation mode is normal

FE2L189 = FE2_j_dly[0] & FE2_j_dly[2];


--FE2L463 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~983
--operation mode is normal

FE2L463 = FE2L879 & (FE2L189 & FE2_flagged_rl_compr_dly[0] # !FE2L189 & FE2_ring_data[15]) # !FE2L879 & FE2_ring_data[15];


--FE2L563 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~984
--operation mode is normal

FE2L563 = FE2L357 & (FE2L457 & FE2L463 # !FE2L457 & FE2_flagged_rl_compr_dly[1]);


--FE2L663 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~985
--operation mode is normal

FE2L663 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L679;


--FE2L763 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~986
--operation mode is normal

FE2L763 = FE2L363 # FE2L783 & (FE2L563 # FE2L663);


--FE2L315 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~847
--operation mode is normal

FE2L315 = FE2L683 & (FE2L263 # FE2L883 & FE2L763);


--FE2L415 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~848
--operation mode is normal

FE2L415 = FE2_flagged_rl_compr_dly[8] & FE2_j_dly[0] & FE2L094 & FE2L815;


--FE2L515 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~849
--operation mode is normal

FE2L515 = FE2L415 # FE2_flagged_rl_compr_dly[7] & FE2L073 & FE2L647;


--FE2L615 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~850
--operation mode is normal

FE2L615 = FE2L515 # FE2_flagged_rl_compr_dly[9] & !FE2L647;


--FE2L715 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~851
--operation mode is normal

FE2L715 = FE2L215 # FE2L984 & (FE2L315 # FE2L615);


--FE2L694 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~672
--operation mode is normal

FE2L694 = FE2L405 & FE2_flagged_rl_compr_dly[10] & !FE2L747 # !FE2L405 & FE2_ring_data[17];


--FE2L794 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~673
--operation mode is normal

FE2L794 = FE2_flagged_rl_compr_dly[8] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2];


--FE2L894 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~674
--operation mode is normal

FE2L894 = FE2_flagged_rl_compr_dly[9] & FE2L679 & !FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L994 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~675
--operation mode is normal

FE2L994 = FE2L794 # FE2L894 # FE2_flagged_rl_compr_dly[7] & FE2L163;


--FE2L005 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~676
--operation mode is normal

FE2L005 = FE2L694 # FE2L406 & (FE2L105 # FE2L994);


--FE2L495 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~917
--operation mode is normal

FE2L495 = FE2L047 & FE2_flagged_rl_compr_dly[0] & !FE2L147 # !FE2L047 & FE2_flagged_rl_compr_dly[1];


--FE2L595 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~918
--operation mode is normal

FE2L595 = FE2L847 & FE2L883 & FE2L993 & FE2L384;


--FE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1073
--operation mode is normal

FE2L733 = FE2L157 & FE2_flagged_rl_compr_dly[7] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[8];


--FE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1074
--operation mode is normal

FE2L833 = FE2L357 & FE2_flagged_rl_compr_dly[5] & !FE2L457 # !FE2L357 & FE2_flagged_rl_compr_dly[6];


--FE2L933 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1075
--operation mode is normal

FE2L933 = FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[2] # !FE2L089 & FE2_ring_data[1]) # !FE2_j_dly[0] & FE2_ring_data[1];


--FE2L043 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1076
--operation mode is normal

FE2L043 = FE2_flagged_rl_compr_dly[3] & (FE2L643 # FE2L934 & FE2L933) # !FE2_flagged_rl_compr_dly[3] & FE2L934 & FE2L933;


--FE2L143 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1077
--operation mode is normal

FE2L143 = FE2_flagged_rl_compr_dly[4] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L243 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1078
--operation mode is normal

FE2L243 = FE2L833 # FE2L834 & (FE2L043 # FE2L143);


--FE2L695 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~919
--operation mode is normal

FE2L695 = FE2L595 & (FE2L733 # FE2L783 & FE2L243);


--FE2L795 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~920
--operation mode is normal

FE2L795 = FE2_ring_data[1] & (!FE2L384 # !FE2L993 # !FE2L847);


--FE2L895 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~921
--operation mode is normal

FE2L895 = FE2_j_dly[0] & FE2_flagged_rl_compr_dly[10] & FE2L679 & !FE2_j_dly[2];


--FE2L995 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~922
--operation mode is normal

FE2L995 = FE2L847 & FE2L993 & FE2L384 & FE2L895;


--FE2L006 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~923
--operation mode is normal

FE2L006 = FE2L847 & FE2L163 & FE2L993 & FE2L384;


--FE2L106 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~924
--operation mode is normal

FE2L106 = FE2L795 # FE2L995 # FE2_flagged_rl_compr_dly[9] & FE2L006;


--FE2L206 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~925
--operation mode is normal

FE2L206 = FE2L495 # FE2L494 & (FE2L695 # FE2L106);


--FE2L285 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~896
--operation mode is normal

FE2L285 = FE2L047 & FE2_flagged_rl_compr_dly[2] & !FE2L147 # !FE2L047 & FE2_flagged_rl_compr_dly[3];


--FE2L874 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~0
--operation mode is normal

FE2L874 = FE2L847 & FE2L883 & FE2L974 & FE2L993;


--FE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1073
--operation mode is normal

FE2L523 = FE2L157 & FE2_flagged_rl_compr_dly[9] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[10];


--FE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1074
--operation mode is normal

FE2L623 = FE2L357 & FE2_flagged_rl_compr_dly[7] & !FE2L457 # !FE2L357 & FE2_flagged_rl_compr_dly[8];


--FE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1075
--operation mode is normal

FE2L723 = FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[4] # !FE2L089 & FE2_ring_data[3]) # !FE2_j_dly[0] & FE2_ring_data[3];


--FE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1076
--operation mode is normal

FE2L823 = FE2_flagged_rl_compr_dly[5] & (FE2L643 # FE2L934 & FE2L723) # !FE2_flagged_rl_compr_dly[5] & FE2L934 & FE2L723;


--FE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1077
--operation mode is normal

FE2L923 = FE2_flagged_rl_compr_dly[6] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1078
--operation mode is normal

FE2L033 = FE2L623 # FE2L834 & (FE2L823 # FE2L923);


--FE2L385 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~897
--operation mode is normal

FE2L385 = FE2L185 & (FE2L523 # FE2L783 & FE2L033);


--FE2L347 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~165
--operation mode is normal

FE2L347 = FE2_j_dly[2] # !FE2L815 # !FE2_j_dly[1] # !FE2_j_dly[0];


--FE2L485 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~898
--operation mode is normal

FE2L485 = FE2L247 & FE2_flagged_rl_compr_dly[0] & !FE2L347 # !FE2L247 & FE2_flagged_rl_compr_dly[1];


--FE2L585 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~899
--operation mode is normal

FE2L585 = FE2L485 # FE2L484 & FE2_ring_data[3] & !FE2L874;


--FE2L685 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~900
--operation mode is normal

FE2L685 = FE2L285 # FE2L494 & (FE2L385 # FE2L585);


--FE2L575 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~742
--operation mode is normal

FE2L575 = FE2_j_dly[0] & FE2L815 & FE2L784 & FE2_ring_init;


--FE2L665 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~710
--operation mode is normal

FE2L665 = FE2_flagged_rl_compr_dly[5] & (FE2L475 # FE2_flagged_rl_compr_dly[4] & FE2L575) # !FE2_flagged_rl_compr_dly[5] & FE2_flagged_rl_compr_dly[4] & FE2L575;


--FE2L765 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~711
--operation mode is normal

FE2L765 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L865 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~712
--operation mode is normal

FE2L865 = FE2_flagged_rl_compr_dly[3] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L965 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~713
--operation mode is normal

FE2L965 = FE2L765 # FE2L865 # FE2_flagged_rl_compr_dly[1] & FE2L275;


--FE2L655 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~918
--operation mode is normal

FE2L655 = FE2L047 & FE2_flagged_rl_compr_dly[6] & !FE2L147 # !FE2L047 & FE2_flagged_rl_compr_dly[7];


--FE2L294 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1899~232
--operation mode is normal

FE2L294 = FE2_j_dly[2] # FE2_j_dly[0] & FE2_j_dly[1] # !FE2L815;

--FE2L394 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1899~234
--operation mode is normal

FE2L394 = FE2_j_dly[2] # FE2_j_dly[0] & FE2_j_dly[1] # !FE2L815;


--FE2L525 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~852
--operation mode is normal

FE2L525 = FE2L294 & FE2_flagged_rl_compr_dly[10] & !FE2L347 # !FE2L294 & FE2_ring_data[13];


--FE2L625 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~853
--operation mode is normal

FE2L625 = FE2L525 # FE2L025 & (FE2L825 # FE2L425);


--GE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~159
--operation mode is normal

GE1L132 = GE1_ram_data_hdr[2] & (!GE1L043 # !GE1L813);


--GE1_header_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10]
--operation mode is normal

GE1_header_compr[10]_lut_out = WD1_header_1.chargestamp[10] & (WD1_header_0.chargestamp[10] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[10] & WD1_header_0.chargestamp[10] & !WD1_rd_ptr[0];
GE1_header_compr[10] = DFFE(GE1_header_compr[10]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L463 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11063
--operation mode is normal

GE1L463 = GE1_header_compr[10] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[18] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18]
--operation mode is normal

GE1_header_compr[18]_lut_out = WD1_header_1.chargestamp[18] & (WD1_header_0.chargestamp[18] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[18] & WD1_header_0.chargestamp[18] & !WD1_rd_ptr[0];
GE1_header_compr[18] = DFFE(GE1_header_compr[18]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L563 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11064
--operation mode is normal

GE1L563 = GE1L132 # GE1L463 # GE1_header_compr[18] & GE1L443;


--GE1L663 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11065
--operation mode is normal

GE1L663 = !GE1L743 & (!GE1_ram_address_header[3] # !GE1L843);


--GE1_header_compr[58] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58]
--operation mode is normal

GE1_header_compr[58]_lut_out = WD1_header_1.timestamp[26] & (WD1_header_0.timestamp[26] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[26] & WD1_header_0.timestamp[26] & !WD1_rd_ptr[0];
GE1_header_compr[58] = DFFE(GE1_header_compr[58]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[66] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66]
--operation mode is normal

GE1_header_compr[66]_lut_out = GE1_hit_size_in_header[2];
GE1_header_compr[66] = DFFE(GE1_header_compr[66]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L651 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~596
--operation mode is normal

GE1L651 = GE1L712 & GE1_header_compr[66] & !GE1L812 # !GE1L712 & GE1_header_compr[58];


--GE1_header_compr[74] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74]
--operation mode is normal

GE1_header_compr[74]_lut_out = GE1_hit_size_in_header[10];
GE1_header_compr[74] = DFFE(GE1_header_compr[74]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~635
--operation mode is normal

GE1L002 = GE1L143 & !GE1_ram_address_header[3] & (!GE1_ram_address_header[2] # !GE1L253);


--GE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~597
--operation mode is normal

GE1L751 = GE1L651 # GE1_header_compr[74] & GE1L712 & GE1L002;


--GE1L851 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~598
--operation mode is normal

GE1L851 = GE1L812 & GE1L912 & (!GE1L153 # !GE1L533);

--GE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~605
--operation mode is normal

GE1L461 = GE1L812 & GE1L912 & (!GE1L153 # !GE1L533);


--GE1_header_compr[82] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[82]
--operation mode is normal

GE1_header_compr[82]_lut_out = WD1_header_1.trigger_word[0] & (WD1_header_0.trigger_word[0] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[0] & WD1_header_0.trigger_word[0] & !WD1_rd_ptr[0];
GE1_header_compr[82] = DFFE(GE1_header_compr[82]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[90] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[90]
--operation mode is normal

GE1_header_compr[90]_lut_out = WD1_header_1.trigger_word[8] & (WD1_header_0.trigger_word[8] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[8] & WD1_header_0.trigger_word[8] & !WD1_rd_ptr[0];
GE1_header_compr[90] = DFFE(GE1_header_compr[90]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L022 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11
--operation mode is normal

GE1L022 = GE1_ram_address_header[0] # GE1_ram_address_header[3] # !GE1L343 # !GE1L014;

--GE1L714 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11141
--operation mode is normal

GE1L714 = GE1_ram_address_header[0] # GE1_ram_address_header[3] # !GE1L343 # !GE1L014;


--GE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~599
--operation mode is normal

GE1L951 = GE1L022 & GE1_header_compr[90] & !GE1L122 # !GE1L022 & GE1_header_compr[82];


--GE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~600
--operation mode is normal

GE1L061 = GE1L122 & (GE1_ram_address_header[3] # !GE1L343 # !GE1L053);


--GE1_header_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2]
--operation mode is normal

GE1_header_compr[2]_lut_out = WD1_header_1.chargestamp[2] & (WD1_header_0.chargestamp[2] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[2] & WD1_header_0.chargestamp[2] & !WD1_rd_ptr[0];
GE1_header_compr[2] = DFFE(GE1_header_compr[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~601
--operation mode is normal

GE1L161 = GE1_header_compr[2] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[98] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[98]
--operation mode is normal

GE1_header_compr[98]_lut_out = WD1_header_1.timestamp[34] & (WD1_header_0.timestamp[34] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[34] & WD1_header_0.timestamp[34] & !WD1_rd_ptr[0];
GE1_header_compr[98] = DFFE(GE1_header_compr[98]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[106] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[106]
--operation mode is normal

GE1_header_compr[106]_lut_out = WD1_header_1.timestamp[42] & (WD1_header_0.timestamp[42] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[42] & WD1_header_0.timestamp[42] & !WD1_rd_ptr[0];
GE1_header_compr[106] = DFFE(GE1_header_compr[106]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~602
--operation mode is normal

GE1L261 = GE1L222 & GE1_header_compr[106] & !GE1L322 # !GE1L222 & GE1_header_compr[98];


--GE1L361 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~603
--operation mode is normal

GE1L361 = GE1L951 # GE1L061 & (GE1L161 # GE1L261);


--GE1L763 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11066
--operation mode is normal

GE1L763 = GE1L663 & (GE1L751 # GE1L851 & GE1L361);


--GE1_header_compr[42] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42]
--operation mode is normal

GE1_header_compr[42]_lut_out = WD1_header_1.timestamp[10] & (WD1_header_0.timestamp[10] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[10] & WD1_header_0.timestamp[10] & !WD1_rd_ptr[0];
GE1_header_compr[42] = DFFE(GE1_header_compr[42]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~5
--operation mode is normal

GE1L412 = GE1_ram_address_header[2] # !GE1_ram_address_header[3] # !GE1_ram_address_header[1] # !GE1L053;


--GE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~6
--operation mode is normal

GE1L512 = GE1_ram_address_header[1] # GE1_ram_address_header[2] # !GE1_ram_address_header[3] # !GE1L333;


--GE1L863 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11067
--operation mode is normal

GE1L863 = GE1_header_compr[42] & GE1L312 & GE1L412 & !GE1L512;


--GE1_header_compr[26] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26]
--operation mode is normal

GE1_header_compr[26]_lut_out = WD1_header_1.chargestamp[26] & (WD1_header_0.chargestamp[26] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[26] & WD1_header_0.chargestamp[26] & !WD1_rd_ptr[0];
GE1_header_compr[26] = DFFE(GE1_header_compr[26]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[34] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34]
--operation mode is normal

GE1_header_compr[34]_lut_out = WD1_header_1.timestamp[2] & (WD1_header_0.timestamp[2] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[2] & WD1_header_0.timestamp[2] & !WD1_rd_ptr[0];
GE1_header_compr[34] = DFFE(GE1_header_compr[34]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L963 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11068
--operation mode is normal

GE1L963 = GE1L312 & GE1_header_compr[34] & !GE1L412 # !GE1L312 & GE1_header_compr[26];


--GE1_header_compr[50] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50]
--operation mode is normal

GE1_header_compr[50]_lut_out = WD1_header_1.timestamp[18] & (WD1_header_0.timestamp[18] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[18] & WD1_header_0.timestamp[18] & !WD1_rd_ptr[0];
GE1_header_compr[50] = DFFE(GE1_header_compr[50]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L073 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11069
--operation mode is normal

GE1L073 = GE1L743 & !GE1_ram_address_header[1] & (!GE1_ram_address_header[3] # !GE1L843);

--GE1L914 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11143
--operation mode is normal

GE1L914 = GE1L743 & !GE1_ram_address_header[1] & (!GE1_ram_address_header[3] # !GE1L843);


--GE1L173 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11070
--operation mode is normal

GE1L173 = GE1L863 # GE1L963 # GE1_header_compr[50] & GE1L073;


--GE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~159
--operation mode is normal

GE2L932 = GE2_ram_data_hdr[2] & (!GE2L843 # !GE2L623);


--GE2_header_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10]
--operation mode is normal

GE2_header_compr[10]_lut_out = WD2_header_1.chargestamp[10] & (WD2_header_0.chargestamp[10] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[10] & WD2_header_0.chargestamp[10] & !WD2_rd_ptr[0];
GE2_header_compr[10] = DFFE(GE2_header_compr[10]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L173 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11001
--operation mode is normal

GE2L173 = GE2_header_compr[10] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[18] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18]
--operation mode is normal

GE2_header_compr[18]_lut_out = WD2_header_1.chargestamp[18] & (WD2_header_0.chargestamp[18] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[18] & WD2_header_0.chargestamp[18] & !WD2_rd_ptr[0];
GE2_header_compr[18] = DFFE(GE2_header_compr[18]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L273 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11002
--operation mode is normal

GE2L273 = GE2L932 # GE2L173 # GE2_header_compr[18] & GE2L253;


--GE2L373 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11003
--operation mode is normal

GE2L373 = !GE2L553 & (!GE2_ram_address_header[3] # !GE2L653);

--GE2L714 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11060
--operation mode is normal

GE2L714 = !GE2L553 & (!GE2_ram_address_header[3] # !GE2L653);


--GE2_header_compr[58] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58]
--operation mode is normal

GE2_header_compr[58]_lut_out = WD2_header_1.timestamp[26] & (WD2_header_0.timestamp[26] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[26] & WD2_header_0.timestamp[26] & !WD2_rd_ptr[0];
GE2_header_compr[58] = DFFE(GE2_header_compr[58]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[66] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66]
--operation mode is normal

GE2_header_compr[66]_lut_out = GE2_hit_size_in_header[2];
GE2_header_compr[66] = DFFE(GE2_header_compr[66]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~592
--operation mode is normal

GE2L361 = GE2L422 & GE2_header_compr[66] & !GE2L522 # !GE2L422 & GE2_header_compr[58];


--GE2_header_compr[74] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74]
--operation mode is normal

GE2_header_compr[74]_lut_out = GE2_hit_size_in_header[10];
GE2_header_compr[74] = DFFE(GE2_header_compr[74]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~644
--operation mode is normal

GE2L802 = GE2L343 & GE2L522 & !GE2_ram_address_header[1] & !GE2_ram_address_header[3];


--GE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~593
--operation mode is normal

GE2L461 = GE2L361 # GE2_header_compr[74] & GE2L802;


--GE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~594
--operation mode is normal

GE2L561 = GE2L522 & (GE2_ram_address_header[3] # !GE2L343);


--GE2_header_compr[82] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[82]
--operation mode is normal

GE2_header_compr[82]_lut_out = WD2_header_1.trigger_word[0] & (WD2_header_0.trigger_word[0] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[0] & WD2_header_0.trigger_word[0] & !WD2_rd_ptr[0];
GE2_header_compr[82] = DFFE(GE2_header_compr[82]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[90] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[90]
--operation mode is normal

GE2_header_compr[90]_lut_out = WD2_header_1.trigger_word[8] & (WD2_header_0.trigger_word[8] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[8] & WD2_header_0.trigger_word[8] & !WD2_rd_ptr[0];
GE2_header_compr[90] = DFFE(GE2_header_compr[90]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11
--operation mode is normal

GE2L722 = GE2_ram_address_header[0] # GE2_ram_address_header[3] # !GE2L153 # !GE2L014;

--GE2L414 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11057
--operation mode is normal

GE2L414 = GE2_ram_address_header[0] # GE2_ram_address_header[3] # !GE2L153 # !GE2L014;


--GE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~595
--operation mode is normal

GE2L661 = GE2L722 & GE2_header_compr[90] & !GE2L822 # !GE2L722 & GE2_header_compr[82];


--GE2L761 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~596
--operation mode is normal

GE2L761 = GE2L822 & (GE2_ram_address_header[3] # !GE2L153 # !GE2L853);


--GE2_header_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2]
--operation mode is normal

GE2_header_compr[2]_lut_out = WD2_header_1.chargestamp[2] & (WD2_header_0.chargestamp[2] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[2] & WD2_header_0.chargestamp[2] & !WD2_rd_ptr[0];
GE2_header_compr[2] = DFFE(GE2_header_compr[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[98] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[98]
--operation mode is normal

GE2_header_compr[98]_lut_out = WD2_header_1.timestamp[34] & (WD2_header_0.timestamp[34] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[34] & WD2_header_0.timestamp[34] & !WD2_rd_ptr[0];
GE2_header_compr[98] = DFFE(GE2_header_compr[98]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~597
--operation mode is normal

GE2L861 = GE2_header_compr[2] & (GE2L012 # GE2_header_compr[98] & !GE2L922) # !GE2_header_compr[2] & GE2_header_compr[98] & !GE2L922;


--GE2_header_compr[106] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[106]
--operation mode is normal

GE2_header_compr[106]_lut_out = WD2_header_1.timestamp[42] & (WD2_header_0.timestamp[42] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[42] & WD2_header_0.timestamp[42] & !WD2_rd_ptr[0];
GE2_header_compr[106] = DFFE(GE2_header_compr[106]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~598
--operation mode is normal

GE2L961 = GE2_header_compr[106] & GE2L922 & !GE2L032;


--GE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~599
--operation mode is normal

GE2L071 = GE2L661 # GE2L761 & (GE2L861 # GE2L961);


--GE2L473 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11004
--operation mode is normal

GE2L473 = GE2L373 & (GE2L461 # GE2L561 & GE2L071);


--GE2_header_compr[42] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42]
--operation mode is normal

GE2_header_compr[42]_lut_out = WD2_header_1.timestamp[10] & (WD2_header_0.timestamp[10] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[10] & WD2_header_0.timestamp[10] & !WD2_rd_ptr[0];
GE2_header_compr[42] = DFFE(GE2_header_compr[42]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L122 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~5
--operation mode is normal

GE2L122 = GE2_ram_address_header[2] # !GE2_ram_address_header[3] # !GE2_ram_address_header[1] # !GE2L853;


--GE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~6
--operation mode is normal

GE2L222 = GE2_ram_address_header[1] # GE2_ram_address_header[2] # !GE2_ram_address_header[3] # !GE2L143;


--GE2L573 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11005
--operation mode is normal

GE2L573 = GE2_header_compr[42] & GE2L022 & GE2L122 & !GE2L222;


--GE2_header_compr[26] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26]
--operation mode is normal

GE2_header_compr[26]_lut_out = WD2_header_1.chargestamp[26] & (WD2_header_0.chargestamp[26] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[26] & WD2_header_0.chargestamp[26] & !WD2_rd_ptr[0];
GE2_header_compr[26] = DFFE(GE2_header_compr[26]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[34] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34]
--operation mode is normal

GE2_header_compr[34]_lut_out = WD2_header_1.timestamp[2] & (WD2_header_0.timestamp[2] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[2] & WD2_header_0.timestamp[2] & !WD2_rd_ptr[0];
GE2_header_compr[34] = DFFE(GE2_header_compr[34]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L673 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11006
--operation mode is normal

GE2L673 = GE2L022 & GE2_header_compr[34] & !GE2L122 # !GE2L022 & GE2_header_compr[26];


--GE2_header_compr[50] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50]
--operation mode is normal

GE2_header_compr[50]_lut_out = WD2_header_1.timestamp[18] & (WD2_header_0.timestamp[18] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[18] & WD2_header_0.timestamp[18] & !WD2_rd_ptr[0];
GE2_header_compr[50] = DFFE(GE2_header_compr[50]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L773 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11007
--operation mode is normal

GE2L773 = GE2L553 & !GE2_ram_address_header[1] & (!GE2_ram_address_header[3] # !GE2L653);


--GE2L873 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11008
--operation mode is normal

GE2L873 = GE2L573 # GE2L673 # GE2_header_compr[50] & GE2L773;


--GE1_header_compr[43] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[43]
--operation mode is normal

GE1_header_compr[43]_lut_out = WD1_header_1.timestamp[11] & (WD1_header_0.timestamp[11] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[11] & WD1_header_0.timestamp[11] & !WD1_rd_ptr[0];
GE1_header_compr[43] = DFFE(GE1_header_compr[43]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L273 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11072
--operation mode is normal

GE1L273 = GE1_header_compr[43] & GE1L312 & GE1L412 & !GE1L512;


--GE1_header_compr[35] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35]
--operation mode is normal

GE1_header_compr[35]_lut_out = WD1_header_1.timestamp[3] & (WD1_header_0.timestamp[3] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[3] & WD1_header_0.timestamp[3] & !WD1_rd_ptr[0];
GE1_header_compr[35] = DFFE(GE1_header_compr[35]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L373 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11073
--operation mode is normal

GE1L373 = GE1L643 & (GE1L273 # GE1_header_compr[35] & GE1L613);


--GE1_header_compr[19] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19]
--operation mode is normal

GE1_header_compr[19]_lut_out = WD1_header_1.chargestamp[19] & (WD1_header_0.chargestamp[19] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[19] & WD1_header_0.chargestamp[19] & !WD1_rd_ptr[0];
GE1_header_compr[19] = DFFE(GE1_header_compr[19]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~2
--operation mode is normal

GE1L112 = GE1_ram_address_header[1] # !GE1_ram_address_header[2] # !GE1_ram_address_header[3] # !GE1L333;


--GE1L473 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11074
--operation mode is normal

GE1L473 = GE1_header_compr[19] & GE1L112 & GE1L91Q & !GE1L212;


--GE1_header_compr[27] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27]
--operation mode is normal

GE1_header_compr[27]_lut_out = WD1_header_1.chargestamp[27] & (WD1_header_0.chargestamp[27] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[27] & WD1_header_0.chargestamp[27] & !WD1_rd_ptr[0];
GE1_header_compr[27] = DFFE(GE1_header_compr[27]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L573 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11075
--operation mode is normal

GE1L573 = GE1_header_compr[27] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1L673 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11076
--operation mode is normal

GE1L673 = GE1L212 & GE1L112 & GE1L573 & GE1L91Q;


--GE1L773 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11077
--operation mode is normal

GE1L773 = GE1_ram_data_hdr[3] & (!GE1L043 # !GE1L813);


--GE1_header_compr[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11]
--operation mode is normal

GE1_header_compr[11]_lut_out = WD1_header_1.chargestamp[11] & (WD1_header_0.chargestamp[11] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[11] & WD1_header_0.chargestamp[11] & !WD1_rd_ptr[0];
GE1_header_compr[11] = DFFE(GE1_header_compr[11]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L873 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11078
--operation mode is normal

GE1L873 = GE1L773 # GE1_header_compr[11] & GE1L91Q & !GE1L112;


--GE1L973 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11079
--operation mode is normal

GE1L973 = GE1L214 # GE1L473 # GE1L673 # GE1L873;


--GE1L083 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11080
--operation mode is normal

GE1L083 = GE1L373 # GE1L973;


--GE1_header_compr[59] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59]
--operation mode is normal

GE1_header_compr[59]_lut_out = WD1_header_1.timestamp[27] & (WD1_header_0.timestamp[27] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[27] & WD1_header_0.timestamp[27] & !WD1_rd_ptr[0];
GE1_header_compr[59] = DFFE(GE1_header_compr[59]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[67] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67]
--operation mode is normal

GE1_header_compr[67]_lut_out = GE1_hit_size_in_header[3];
GE1_header_compr[67] = DFFE(GE1_header_compr[67]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L183 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11081
--operation mode is normal

GE1L183 = GE1L712 & GE1_header_compr[67] & !GE1L812 # !GE1L712 & GE1_header_compr[59];


--GE1_header_compr[83] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[83]
--operation mode is normal

GE1_header_compr[83]_lut_out = WD1_header_1.trigger_word[1] & (WD1_header_0.trigger_word[1] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[1] & WD1_header_0.trigger_word[1] & !WD1_rd_ptr[0];
GE1_header_compr[83] = DFFE(GE1_header_compr[83]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[91] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[91]
--operation mode is normal

GE1_header_compr[91]_lut_out = WD1_header_1.trigger_word[9] & (WD1_header_0.trigger_word[9] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[9] & WD1_header_0.trigger_word[9] & !WD1_rd_ptr[0];
GE1_header_compr[91] = DFFE(GE1_header_compr[91]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L283 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11082
--operation mode is normal

GE1L283 = GE1L022 & GE1_header_compr[91] & !GE1L122 # !GE1L022 & GE1_header_compr[83];


--GE1_header_compr[99] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[99]
--operation mode is normal

GE1_header_compr[99]_lut_out = WD1_header_1.timestamp[35] & (WD1_header_0.timestamp[35] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[35] & WD1_header_0.timestamp[35] & !WD1_rd_ptr[0];
GE1_header_compr[99] = DFFE(GE1_header_compr[99]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L383 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11083
--operation mode is normal

GE1L383 = GE1_header_compr[99] & GE1L253 & !GE1_ram_address_header[2];


--GE1L483 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11084
--operation mode is normal

GE1L483 = GE1L283 # GE1L061 & (GE1L383 # GE1L314);


--GE1L583 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11085
--operation mode is normal

GE1L583 = GE1L183 # GE1L851 & GE1L483;


--GE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~162
--operation mode is normal

GE2L042 = GE2_ram_data_hdr[3] & (!GE2L843 # !GE2L623);


--GE2_header_compr[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11]
--operation mode is normal

GE2_header_compr[11]_lut_out = WD2_header_1.chargestamp[11] & (WD2_header_0.chargestamp[11] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[11] & WD2_header_0.chargestamp[11] & !WD2_rd_ptr[0];
GE2_header_compr[11] = DFFE(GE2_header_compr[11]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L973 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11010
--operation mode is normal

GE2L973 = GE2_header_compr[11] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[19] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19]
--operation mode is normal

GE2_header_compr[19]_lut_out = WD2_header_1.chargestamp[19] & (WD2_header_0.chargestamp[19] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[19] & WD2_header_0.chargestamp[19] & !WD2_rd_ptr[0];
GE2_header_compr[19] = DFFE(GE2_header_compr[19]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L083 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11011
--operation mode is normal

GE2L083 = GE2L042 # GE2L973 # GE2_header_compr[19] & GE2L253;


--GE2_header_compr[59] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59]
--operation mode is normal

GE2_header_compr[59]_lut_out = WD2_header_1.timestamp[27] & (WD2_header_0.timestamp[27] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[27] & WD2_header_0.timestamp[27] & !WD2_rd_ptr[0];
GE2_header_compr[59] = DFFE(GE2_header_compr[59]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[67] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67]
--operation mode is normal

GE2_header_compr[67]_lut_out = GE2_hit_size_in_header[3];
GE2_header_compr[67] = DFFE(GE2_header_compr[67]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~584
--operation mode is normal

GE2L751 = GE2L422 & GE2_header_compr[67] & !GE2L522 # !GE2L422 & GE2_header_compr[59];


--GE2_header_compr[75] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[75]
--operation mode is normal

GE2_header_compr[75]_lut_out = VCC;
GE2_header_compr[75] = DFFE(GE2_header_compr[75]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L851 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~585
--operation mode is normal

GE2L851 = GE2L751 # GE2_header_compr[75] & GE2L802;


--GE2_header_compr[83] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[83]
--operation mode is normal

GE2_header_compr[83]_lut_out = WD2_header_1.trigger_word[1] & (WD2_header_0.trigger_word[1] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[1] & WD2_header_0.trigger_word[1] & !WD2_rd_ptr[0];
GE2_header_compr[83] = DFFE(GE2_header_compr[83]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[91] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[91]
--operation mode is normal

GE2_header_compr[91]_lut_out = WD2_header_1.trigger_word[9] & (WD2_header_0.trigger_word[9] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[9] & WD2_header_0.trigger_word[9] & !WD2_rd_ptr[0];
GE2_header_compr[91] = DFFE(GE2_header_compr[91]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~586
--operation mode is normal

GE2L951 = GE2L722 & GE2_header_compr[91] & !GE2L822 # !GE2L722 & GE2_header_compr[83];


--GE2_header_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3]
--operation mode is normal

GE2_header_compr[3]_lut_out = WD2_header_1.chargestamp[3] & (WD2_header_0.chargestamp[3] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[3] & WD2_header_0.chargestamp[3] & !WD2_rd_ptr[0];
GE2_header_compr[3] = DFFE(GE2_header_compr[3]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[99] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[99]
--operation mode is normal

GE2_header_compr[99]_lut_out = WD2_header_1.timestamp[35] & (WD2_header_0.timestamp[35] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[35] & WD2_header_0.timestamp[35] & !WD2_rd_ptr[0];
GE2_header_compr[99] = DFFE(GE2_header_compr[99]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~587
--operation mode is normal

GE2L061 = GE2_header_compr[3] & (GE2L012 # GE2_header_compr[99] & !GE2L922) # !GE2_header_compr[3] & GE2_header_compr[99] & !GE2L922;


--GE2_header_compr[107] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[107]
--operation mode is normal

GE2_header_compr[107]_lut_out = WD2_header_1.timestamp[43] & (WD2_header_0.timestamp[43] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[43] & WD2_header_0.timestamp[43] & !WD2_rd_ptr[0];
GE2_header_compr[107] = DFFE(GE2_header_compr[107]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~588
--operation mode is normal

GE2L161 = GE2_header_compr[107] & GE2L922 & !GE2L032;


--GE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~589
--operation mode is normal

GE2L261 = GE2L951 # GE2L761 & (GE2L061 # GE2L161);


--GE2L183 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11012
--operation mode is normal

GE2L183 = GE2L373 & (GE2L851 # GE2L561 & GE2L261);


--GE2_header_compr[43] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[43]
--operation mode is normal

GE2_header_compr[43]_lut_out = WD2_header_1.timestamp[11] & (WD2_header_0.timestamp[11] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[11] & WD2_header_0.timestamp[11] & !WD2_rd_ptr[0];
GE2_header_compr[43] = DFFE(GE2_header_compr[43]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L283 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11013
--operation mode is normal

GE2L283 = GE2_header_compr[43] & GE2L022 & GE2L122 & !GE2L222;


--GE2_header_compr[27] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27]
--operation mode is normal

GE2_header_compr[27]_lut_out = WD2_header_1.chargestamp[27] & (WD2_header_0.chargestamp[27] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[27] & WD2_header_0.chargestamp[27] & !WD2_rd_ptr[0];
GE2_header_compr[27] = DFFE(GE2_header_compr[27]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[35] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35]
--operation mode is normal

GE2_header_compr[35]_lut_out = WD2_header_1.timestamp[3] & (WD2_header_0.timestamp[3] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[3] & WD2_header_0.timestamp[3] & !WD2_rd_ptr[0];
GE2_header_compr[35] = DFFE(GE2_header_compr[35]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L383 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11014
--operation mode is normal

GE2L383 = GE2L022 & GE2_header_compr[35] & !GE2L122 # !GE2L022 & GE2_header_compr[27];


--GE2_header_compr[51] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51]
--operation mode is normal

GE2_header_compr[51]_lut_out = WD2_header_1.timestamp[19] & (WD2_header_0.timestamp[19] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[19] & WD2_header_0.timestamp[19] & !WD2_rd_ptr[0];
GE2_header_compr[51] = DFFE(GE2_header_compr[51]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L483 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11015
--operation mode is normal

GE2L483 = GE2L283 # GE2L383 # GE2_header_compr[51] & GE2L773;


--GE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~165
--operation mode is normal

GE1L232 = GE1_ram_data_hdr[4] & (!GE1L043 # !GE1L813);


--GE1_header_compr[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12]
--operation mode is normal

GE1_header_compr[12]_lut_out = WD1_header_1.chargestamp[12] & (WD1_header_0.chargestamp[12] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[12] & WD1_header_0.chargestamp[12] & !WD1_rd_ptr[0];
GE1_header_compr[12] = DFFE(GE1_header_compr[12]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L683 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11087
--operation mode is normal

GE1L683 = GE1_header_compr[12] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[20] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20]
--operation mode is normal

GE1_header_compr[20]_lut_out = WD1_header_1.chargestamp[20] & (WD1_header_0.chargestamp[20] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[20] & WD1_header_0.chargestamp[20] & !WD1_rd_ptr[0];
GE1_header_compr[20] = DFFE(GE1_header_compr[20]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L783 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11088
--operation mode is normal

GE1L783 = GE1L232 # GE1L683 # GE1_header_compr[20] & GE1L443;


--GE1_header_compr[36] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36]
--operation mode is normal

GE1_header_compr[36]_lut_out = WD1_header_1.timestamp[4] & (WD1_header_0.timestamp[4] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[4] & WD1_header_0.timestamp[4] & !WD1_rd_ptr[0];
GE1_header_compr[36] = DFFE(GE1_header_compr[36]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L883 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11089
--operation mode is normal

GE1L883 = GE1_header_compr[36] & GE1L743 & GE1L312 & GE1_ram_address_header[1];


--GE1_header_compr[28] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28]
--operation mode is normal

GE1_header_compr[28]_lut_out = WD1_header_1.chargestamp[28] & (WD1_header_0.chargestamp[28] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[28] & WD1_header_0.chargestamp[28] & !WD1_rd_ptr[0];
GE1_header_compr[28] = DFFE(GE1_header_compr[28]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L983 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11090
--operation mode is normal

GE1L983 = GE1_header_compr[28] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1_header_compr[44] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44]
--operation mode is normal

GE1_header_compr[44]_lut_out = WD1_header_1.timestamp[12] & (WD1_header_0.timestamp[12] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[12] & WD1_header_0.timestamp[12] & !WD1_rd_ptr[0];
GE1_header_compr[44] = DFFE(GE1_header_compr[44]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L093 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11091
--operation mode is normal

GE1L093 = GE1L883 # GE1L983 # GE1_header_compr[44] & GE1L653;


--GE1_header_compr[52] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52]
--operation mode is normal

GE1_header_compr[52]_lut_out = WD1_header_1.timestamp[20] & (WD1_header_0.timestamp[20] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[20] & WD1_header_0.timestamp[20] & !WD1_rd_ptr[0];
GE1_header_compr[52] = DFFE(GE1_header_compr[52]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[60] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[60]
--operation mode is normal

GE1_header_compr[60]_lut_out = WD1_header_1.timestamp[28] & (WD1_header_0.timestamp[28] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[28] & WD1_header_0.timestamp[28] & !WD1_rd_ptr[0];
GE1_header_compr[60] = DFFE(GE1_header_compr[60]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~526
--operation mode is normal

GE1L871 = GE1L612 & GE1_header_compr[60] & !GE1L712 # !GE1L612 & GE1_header_compr[52];


--GE1_header_compr[84] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[84]
--operation mode is normal

GE1_header_compr[84]_lut_out = WD1_header_1.trigger_word[2] & (WD1_header_0.trigger_word[2] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[2] & WD1_header_0.trigger_word[2] & !WD1_rd_ptr[0];
GE1_header_compr[84] = DFFE(GE1_header_compr[84]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~527
--operation mode is normal

GE1L971 = GE1_header_compr[84] & GE1L812 & GE1L912 & !GE1L022;


--GE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~528
--operation mode is normal

GE1L081 = GE1L812 & GE1L912 & GE1L122 & GE1L022;


--GE1_header_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4]
--operation mode is normal

GE1_header_compr[4]_lut_out = WD1_header_1.chargestamp[4] & (WD1_header_0.chargestamp[4] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[4] & WD1_header_0.chargestamp[4] & !WD1_rd_ptr[0];
GE1_header_compr[4] = DFFE(GE1_header_compr[4]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~529
--operation mode is normal

GE1L181 = GE1_header_compr[4] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[100] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[100]
--operation mode is normal

GE1_header_compr[100]_lut_out = WD1_header_1.timestamp[36] & (WD1_header_0.timestamp[36] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[36] & WD1_header_0.timestamp[36] & !WD1_rd_ptr[0];
GE1_header_compr[100] = DFFE(GE1_header_compr[100]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[108] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[108]
--operation mode is normal

GE1_header_compr[108]_lut_out = WD1_header_1.timestamp[44] & (WD1_header_0.timestamp[44] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[44] & WD1_header_0.timestamp[44] & !WD1_rd_ptr[0];
GE1_header_compr[108] = DFFE(GE1_header_compr[108]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~530
--operation mode is normal

GE1L281 = GE1L222 & GE1_header_compr[108] & !GE1L322 # !GE1L222 & GE1_header_compr[100];


--GE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~531
--operation mode is normal

GE1L381 = GE1L971 # GE1L081 & (GE1L181 # GE1L281);


--GE1_header_compr[68] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68]
--operation mode is normal

GE1_header_compr[68]_lut_out = GE1_hit_size_in_header[4];
GE1_header_compr[68] = DFFE(GE1_header_compr[68]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[76] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76]
--operation mode is normal

GE1_header_compr[76]_lut_out = WD1_header_1.ATWDsize[0] & (WD1_header_0.ATWDsize[0] # WD1_rd_ptr[0]) # !WD1_header_1.ATWDsize[0] & WD1_header_0.ATWDsize[0] & !WD1_rd_ptr[0];
GE1_header_compr[76] = DFFE(GE1_header_compr[76]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~532
--operation mode is normal

GE1L481 = GE1L812 & GE1_header_compr[76] & !GE1L912 # !GE1L812 & GE1_header_compr[68];


--GE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~533
--operation mode is normal

GE1L581 = GE1L871 # GE1L291 & (GE1L381 # GE1L481);


--GE1L193 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11092
--operation mode is normal

GE1L193 = GE1L093 # GE1L943 & GE1L581;


--GE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~165
--operation mode is normal

GE2L142 = GE2_ram_data_hdr[4] & (!GE2L843 # !GE2L623);


--GE2_header_compr[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12]
--operation mode is normal

GE2_header_compr[12]_lut_out = WD2_header_1.chargestamp[12] & (WD2_header_0.chargestamp[12] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[12] & WD2_header_0.chargestamp[12] & !WD2_rd_ptr[0];
GE2_header_compr[12] = DFFE(GE2_header_compr[12]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L583 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11017
--operation mode is normal

GE2L583 = GE2_header_compr[12] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[20] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20]
--operation mode is normal

GE2_header_compr[20]_lut_out = WD2_header_1.chargestamp[20] & (WD2_header_0.chargestamp[20] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[20] & WD2_header_0.chargestamp[20] & !WD2_rd_ptr[0];
GE2_header_compr[20] = DFFE(GE2_header_compr[20]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L683 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11018
--operation mode is normal

GE2L683 = GE2L142 # GE2L583 # GE2_header_compr[20] & GE2L253;


--GE2_header_compr[36] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36]
--operation mode is normal

GE2_header_compr[36]_lut_out = WD2_header_1.timestamp[4] & (WD2_header_0.timestamp[4] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[4] & WD2_header_0.timestamp[4] & !WD2_rd_ptr[0];
GE2_header_compr[36] = DFFE(GE2_header_compr[36]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L783 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11019
--operation mode is normal

GE2L783 = GE2_header_compr[36] & GE2L553 & GE2L022 & GE2_ram_address_header[1];


--GE2_header_compr[28] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28]
--operation mode is normal

GE2_header_compr[28]_lut_out = WD2_header_1.chargestamp[28] & (WD2_header_0.chargestamp[28] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[28] & WD2_header_0.chargestamp[28] & !WD2_rd_ptr[0];
GE2_header_compr[28] = DFFE(GE2_header_compr[28]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L883 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11020
--operation mode is normal

GE2L883 = GE2_header_compr[28] & GE2L143 & GE2L243 & !GE2_ram_address_header[2];


--GE2_header_compr[44] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44]
--operation mode is normal

GE2_header_compr[44]_lut_out = WD2_header_1.timestamp[12] & (WD2_header_0.timestamp[12] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[12] & WD2_header_0.timestamp[12] & !WD2_rd_ptr[0];
GE2_header_compr[44] = DFFE(GE2_header_compr[44]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L983 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11021
--operation mode is normal

GE2L983 = GE2L783 # GE2L883 # GE2_header_compr[44] & GE2L363;


--GE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~525
--operation mode is normal

GE2L581 = GE2L522 & GE2L622 & GE2L822 & GE2L722;


--GE2_header_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4]
--operation mode is normal

GE2_header_compr[4]_lut_out = WD2_header_1.chargestamp[4] & (WD2_header_0.chargestamp[4] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[4] & WD2_header_0.chargestamp[4] & !WD2_rd_ptr[0];
GE2_header_compr[4] = DFFE(GE2_header_compr[4]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L093 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11022
--operation mode is normal

GE2L093 = GE2_ram_address_header[1] # GE2_ram_address_header[2];


--GE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~15
--operation mode is normal

GE2L132 = GE2L093 # GE2_ram_address_header[0] # GE2_ram_address_header[3] # !GE2L014;


--GE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~526
--operation mode is normal

GE2L681 = GE2_header_compr[4] & GE2L922 & GE2L132 & GE2L032;


--GE2_header_compr[100] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[100]
--operation mode is normal

GE2_header_compr[100]_lut_out = WD2_header_1.timestamp[36] & (WD2_header_0.timestamp[36] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[36] & WD2_header_0.timestamp[36] & !WD2_rd_ptr[0];
GE2_header_compr[100] = DFFE(GE2_header_compr[100]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L193 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11023
--operation mode is normal

GE2L193 = GE2L014 & !GE2_ram_address_header[0] & !GE2_ram_address_header[3];


--GE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~527
--operation mode is normal

GE2L781 = GE2_header_compr[100] & GE2L193 & GE2_ram_address_header[1] & !GE2_ram_address_header[2];


--GE2_header_compr[108] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[108]
--operation mode is normal

GE2_header_compr[108]_lut_out = WD2_header_1.timestamp[44] & (WD2_header_0.timestamp[44] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[44] & WD2_header_0.timestamp[44] & !WD2_rd_ptr[0];
GE2_header_compr[108] = DFFE(GE2_header_compr[108]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~528
--operation mode is normal

GE2L881 = GE2_header_compr[108] & GE2L922 & !GE2L032;


--GE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~529
--operation mode is normal

GE2L981 = GE2L581 & (GE2L681 # GE2L781 # GE2L881);


--GE2_header_compr[84] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[84]
--operation mode is normal

GE2_header_compr[84]_lut_out = WD2_header_1.trigger_word[2] & (WD2_header_0.trigger_word[2] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[2] & WD2_header_0.trigger_word[2] & !WD2_rd_ptr[0];
GE2_header_compr[84] = DFFE(GE2_header_compr[84]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~530
--operation mode is normal

GE2L091 = GE2_header_compr[84] & GE2L522 & GE2L622 & !GE2L722;


--GE2_header_compr[68] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68]
--operation mode is normal

GE2_header_compr[68]_lut_out = GE2_hit_size_in_header[4];
GE2_header_compr[68] = DFFE(GE2_header_compr[68]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[76] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76]
--operation mode is normal

GE2_header_compr[76]_lut_out = WD2_header_1.ATWDsize[0] & (WD2_header_0.ATWDsize[0] # WD2_rd_ptr[0]) # !WD2_header_1.ATWDsize[0] & WD2_header_0.ATWDsize[0] & !WD2_rd_ptr[0];
GE2_header_compr[76] = DFFE(GE2_header_compr[76]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~531
--operation mode is normal

GE2L191 = GE2L522 & GE2_header_compr[76] & !GE2L622 # !GE2L522 & GE2_header_compr[68];


--GE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~532
--operation mode is normal

GE2L291 = GE2L002 & (GE2L981 # GE2L091 # GE2L191);


--GE2_header_compr[52] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52]
--operation mode is normal

GE2_header_compr[52]_lut_out = WD2_header_1.timestamp[20] & (WD2_header_0.timestamp[20] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[20] & WD2_header_0.timestamp[20] & !WD2_rd_ptr[0];
GE2_header_compr[52] = DFFE(GE2_header_compr[52]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[60] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[60]
--operation mode is normal

GE2_header_compr[60]_lut_out = WD2_header_1.timestamp[28] & (WD2_header_0.timestamp[28] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[28] & WD2_header_0.timestamp[28] & !WD2_rd_ptr[0];
GE2_header_compr[60] = DFFE(GE2_header_compr[60]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~533
--operation mode is normal

GE2L391 = GE2L322 & GE2_header_compr[60] & !GE2L422 # !GE2L322 & GE2_header_compr[52];


--GE2L293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11024
--operation mode is normal

GE2L293 = GE2L983 # GE2L753 & (GE2L291 # GE2L391);


--GE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~168
--operation mode is normal

GE1L332 = GE1_ram_data_hdr[5] & (!GE1L043 # !GE1L813);


--GE1_header_compr[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13]
--operation mode is normal

GE1_header_compr[13]_lut_out = WD1_header_1.chargestamp[13] & (WD1_header_0.chargestamp[13] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[13] & WD1_header_0.chargestamp[13] & !WD1_rd_ptr[0];
GE1_header_compr[13] = DFFE(GE1_header_compr[13]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11094
--operation mode is normal

GE1L293 = GE1_header_compr[13] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[21] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21]
--operation mode is normal

GE1_header_compr[21]_lut_out = WD1_header_1.chargestamp[21] & (WD1_header_0.chargestamp[21] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[21] & WD1_header_0.chargestamp[21] & !WD1_rd_ptr[0];
GE1_header_compr[21] = DFFE(GE1_header_compr[21]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L393 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11095
--operation mode is normal

GE1L393 = GE1L332 # GE1L293 # GE1_header_compr[21] & GE1L443;


--GE1_header_compr[37] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37]
--operation mode is normal

GE1_header_compr[37]_lut_out = WD1_header_1.timestamp[5] & (WD1_header_0.timestamp[5] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[5] & WD1_header_0.timestamp[5] & !WD1_rd_ptr[0];
GE1_header_compr[37] = DFFE(GE1_header_compr[37]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L493 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11096
--operation mode is normal

GE1L493 = GE1_header_compr[37] & GE1L743 & GE1L312 & GE1_ram_address_header[1];


--GE1_header_compr[29] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29]
--operation mode is normal

GE1_header_compr[29]_lut_out = WD1_header_1.chargestamp[29] & (WD1_header_0.chargestamp[29] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[29] & WD1_header_0.chargestamp[29] & !WD1_rd_ptr[0];
GE1_header_compr[29] = DFFE(GE1_header_compr[29]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L593 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11097
--operation mode is normal

GE1L593 = GE1_header_compr[29] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1_header_compr[45] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45]
--operation mode is normal

GE1_header_compr[45]_lut_out = WD1_header_1.timestamp[13] & (WD1_header_0.timestamp[13] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[13] & WD1_header_0.timestamp[13] & !WD1_rd_ptr[0];
GE1_header_compr[45] = DFFE(GE1_header_compr[45]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L693 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11098
--operation mode is normal

GE1L693 = GE1L493 # GE1L593 # GE1_header_compr[45] & GE1L653;


--GE1_header_compr[53] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53]
--operation mode is normal

GE1_header_compr[53]_lut_out = WD1_header_1.timestamp[21] & (WD1_header_0.timestamp[21] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[21] & WD1_header_0.timestamp[21] & !WD1_rd_ptr[0];
GE1_header_compr[53] = DFFE(GE1_header_compr[53]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[61] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[61]
--operation mode is normal

GE1_header_compr[61]_lut_out = WD1_header_1.timestamp[29] & (WD1_header_0.timestamp[29] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[29] & WD1_header_0.timestamp[29] & !WD1_rd_ptr[0];
GE1_header_compr[61] = DFFE(GE1_header_compr[61]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~522
--operation mode is normal

GE1L171 = GE1L612 & GE1_header_compr[61] & !GE1L712 # !GE1L612 & GE1_header_compr[53];


--GE1_header_compr[85] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[85]
--operation mode is normal

GE1_header_compr[85]_lut_out = WD1_header_1.trigger_word[3] & (WD1_header_0.trigger_word[3] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[3] & WD1_header_0.trigger_word[3] & !WD1_rd_ptr[0];
GE1_header_compr[85] = DFFE(GE1_header_compr[85]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~523
--operation mode is normal

GE1L271 = GE1_header_compr[85] & GE1L812 & GE1L912 & !GE1L022;


--GE1_header_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5]
--operation mode is normal

GE1_header_compr[5]_lut_out = WD1_header_1.chargestamp[5] & (WD1_header_0.chargestamp[5] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[5] & WD1_header_0.chargestamp[5] & !WD1_rd_ptr[0];
GE1_header_compr[5] = DFFE(GE1_header_compr[5]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~524
--operation mode is normal

GE1L371 = GE1_header_compr[5] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[101] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[101]
--operation mode is normal

GE1_header_compr[101]_lut_out = WD1_header_1.timestamp[37] & (WD1_header_0.timestamp[37] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[37] & WD1_header_0.timestamp[37] & !WD1_rd_ptr[0];
GE1_header_compr[101] = DFFE(GE1_header_compr[101]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[109] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[109]
--operation mode is normal

GE1_header_compr[109]_lut_out = WD1_header_1.timestamp[45] & (WD1_header_0.timestamp[45] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[45] & WD1_header_0.timestamp[45] & !WD1_rd_ptr[0];
GE1_header_compr[109] = DFFE(GE1_header_compr[109]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~525
--operation mode is normal

GE1L471 = GE1L222 & GE1_header_compr[109] & !GE1L322 # !GE1L222 & GE1_header_compr[101];


--GE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~526
--operation mode is normal

GE1L571 = GE1L271 # GE1L081 & (GE1L371 # GE1L471);


--GE1_header_compr[69] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69]
--operation mode is normal

GE1_header_compr[69]_lut_out = GE1_hit_size_in_header[5];
GE1_header_compr[69] = DFFE(GE1_header_compr[69]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[77] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77]
--operation mode is normal

GE1_header_compr[77]_lut_out = WD1_header_1.ATWDsize[1] & (WD1_header_0.ATWDsize[1] # WD1_rd_ptr[0]) # !WD1_header_1.ATWDsize[1] & WD1_header_0.ATWDsize[1] & !WD1_rd_ptr[0];
GE1_header_compr[77] = DFFE(GE1_header_compr[77]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~527
--operation mode is normal

GE1L671 = GE1L812 & GE1_header_compr[77] & !GE1L912 # !GE1L812 & GE1_header_compr[69];


--GE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~528
--operation mode is normal

GE1L771 = GE1L171 # GE1L291 & (GE1L571 # GE1L671);


--GE1L793 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11099
--operation mode is normal

GE1L793 = GE1L693 # GE1L943 & GE1L771;


--GE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~168
--operation mode is normal

GE2L242 = GE2_ram_data_hdr[5] & (!GE2L843 # !GE2L623);


--GE2_header_compr[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13]
--operation mode is normal

GE2_header_compr[13]_lut_out = WD2_header_1.chargestamp[13] & (WD2_header_0.chargestamp[13] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[13] & WD2_header_0.chargestamp[13] & !WD2_rd_ptr[0];
GE2_header_compr[13] = DFFE(GE2_header_compr[13]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L393 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11026
--operation mode is normal

GE2L393 = GE2_header_compr[13] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[21] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21]
--operation mode is normal

GE2_header_compr[21]_lut_out = WD2_header_1.chargestamp[21] & (WD2_header_0.chargestamp[21] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[21] & WD2_header_0.chargestamp[21] & !WD2_rd_ptr[0];
GE2_header_compr[21] = DFFE(GE2_header_compr[21]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L493 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11027
--operation mode is normal

GE2L493 = GE2L242 # GE2L393 # GE2_header_compr[21] & GE2L253;


--GE2_header_compr[37] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37]
--operation mode is normal

GE2_header_compr[37]_lut_out = WD2_header_1.timestamp[5] & (WD2_header_0.timestamp[5] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[5] & WD2_header_0.timestamp[5] & !WD2_rd_ptr[0];
GE2_header_compr[37] = DFFE(GE2_header_compr[37]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L593 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11028
--operation mode is normal

GE2L593 = GE2_header_compr[37] & GE2L553 & GE2L022 & GE2_ram_address_header[1];


--GE2_header_compr[29] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29]
--operation mode is normal

GE2_header_compr[29]_lut_out = WD2_header_1.chargestamp[29] & (WD2_header_0.chargestamp[29] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[29] & WD2_header_0.chargestamp[29] & !WD2_rd_ptr[0];
GE2_header_compr[29] = DFFE(GE2_header_compr[29]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L693 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11029
--operation mode is normal

GE2L693 = GE2_header_compr[29] & GE2L143 & GE2L243 & !GE2_ram_address_header[2];


--GE2_header_compr[45] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45]
--operation mode is normal

GE2_header_compr[45]_lut_out = WD2_header_1.timestamp[13] & (WD2_header_0.timestamp[13] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[13] & WD2_header_0.timestamp[13] & !WD2_rd_ptr[0];
GE2_header_compr[45] = DFFE(GE2_header_compr[45]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L793 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11030
--operation mode is normal

GE2L793 = GE2L593 # GE2L693 # GE2_header_compr[45] & GE2L363;


--GE2_header_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5]
--operation mode is normal

GE2_header_compr[5]_lut_out = WD2_header_1.chargestamp[5] & (WD2_header_0.chargestamp[5] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[5] & WD2_header_0.chargestamp[5] & !WD2_rd_ptr[0];
GE2_header_compr[5] = DFFE(GE2_header_compr[5]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~520
--operation mode is normal

GE2L771 = GE2_header_compr[5] & GE2L922 & GE2L132 & GE2L032;


--GE2_header_compr[101] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[101]
--operation mode is normal

GE2_header_compr[101]_lut_out = WD2_header_1.timestamp[37] & (WD2_header_0.timestamp[37] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[37] & WD2_header_0.timestamp[37] & !WD2_rd_ptr[0];
GE2_header_compr[101] = DFFE(GE2_header_compr[101]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~521
--operation mode is normal

GE2L871 = GE2_header_compr[101] & GE2L193 & GE2_ram_address_header[1] & !GE2_ram_address_header[2];


--GE2_header_compr[109] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[109]
--operation mode is normal

GE2_header_compr[109]_lut_out = WD2_header_1.timestamp[45] & (WD2_header_0.timestamp[45] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[45] & WD2_header_0.timestamp[45] & !WD2_rd_ptr[0];
GE2_header_compr[109] = DFFE(GE2_header_compr[109]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~522
--operation mode is normal

GE2L971 = GE2_header_compr[109] & GE2L922 & !GE2L032;


--GE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~523
--operation mode is normal

GE2L081 = GE2L581 & (GE2L771 # GE2L871 # GE2L971);


--GE2_header_compr[85] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[85]
--operation mode is normal

GE2_header_compr[85]_lut_out = WD2_header_1.trigger_word[3] & (WD2_header_0.trigger_word[3] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[3] & WD2_header_0.trigger_word[3] & !WD2_rd_ptr[0];
GE2_header_compr[85] = DFFE(GE2_header_compr[85]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~524
--operation mode is normal

GE2L181 = GE2_header_compr[85] & GE2L522 & GE2L622 & !GE2L722;


--GE2_header_compr[69] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69]
--operation mode is normal

GE2_header_compr[69]_lut_out = GE2_hit_size_in_header[5];
GE2_header_compr[69] = DFFE(GE2_header_compr[69]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[77] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77]
--operation mode is normal

GE2_header_compr[77]_lut_out = WD2_header_1.ATWDsize[1] & (WD2_header_0.ATWDsize[1] # WD2_rd_ptr[0]) # !WD2_header_1.ATWDsize[1] & WD2_header_0.ATWDsize[1] & !WD2_rd_ptr[0];
GE2_header_compr[77] = DFFE(GE2_header_compr[77]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~525
--operation mode is normal

GE2L281 = GE2L522 & GE2_header_compr[77] & !GE2L622 # !GE2L522 & GE2_header_compr[69];


--GE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~526
--operation mode is normal

GE2L381 = GE2L002 & (GE2L081 # GE2L181 # GE2L281);


--GE2_header_compr[53] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53]
--operation mode is normal

GE2_header_compr[53]_lut_out = WD2_header_1.timestamp[21] & (WD2_header_0.timestamp[21] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[21] & WD2_header_0.timestamp[21] & !WD2_rd_ptr[0];
GE2_header_compr[53] = DFFE(GE2_header_compr[53]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[61] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[61]
--operation mode is normal

GE2_header_compr[61]_lut_out = WD2_header_1.timestamp[29] & (WD2_header_0.timestamp[29] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[29] & WD2_header_0.timestamp[29] & !WD2_rd_ptr[0];
GE2_header_compr[61] = DFFE(GE2_header_compr[61]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~527
--operation mode is normal

GE2L481 = GE2L322 & GE2_header_compr[61] & !GE2L422 # !GE2L322 & GE2_header_compr[53];


--GE2L893 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11031
--operation mode is normal

GE2L893 = GE2L793 # GE2L753 & (GE2L381 # GE2L481);


--GE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~171
--operation mode is normal

GE1L432 = GE1_ram_data_hdr[6] & (!GE1L043 # !GE1L813);


--GE1_header_compr[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14]
--operation mode is normal

GE1_header_compr[14]_lut_out = WD1_header_1.chargestamp[14] & (WD1_header_0.chargestamp[14] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[14] & WD1_header_0.chargestamp[14] & !WD1_rd_ptr[0];
GE1_header_compr[14] = DFFE(GE1_header_compr[14]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L893 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11101
--operation mode is normal

GE1L893 = GE1_header_compr[14] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[22] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22]
--operation mode is normal

GE1_header_compr[22]_lut_out = WD1_header_1.chargestamp[22] & (WD1_header_0.chargestamp[22] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[22] & WD1_header_0.chargestamp[22] & !WD1_rd_ptr[0];
GE1_header_compr[22] = DFFE(GE1_header_compr[22]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L993 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11102
--operation mode is normal

GE1L993 = GE1L432 # GE1L893 # GE1_header_compr[22] & GE1L443;


--GE1_header_compr[38] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38]
--operation mode is normal

GE1_header_compr[38]_lut_out = WD1_header_1.timestamp[6] & (WD1_header_0.timestamp[6] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[6] & WD1_header_0.timestamp[6] & !WD1_rd_ptr[0];
GE1_header_compr[38] = DFFE(GE1_header_compr[38]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L004 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11103
--operation mode is normal

GE1L004 = GE1_header_compr[38] & GE1L743 & GE1L312 & GE1_ram_address_header[1];


--GE1_header_compr[30] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30]
--operation mode is normal

GE1_header_compr[30]_lut_out = WD1_header_1.chargestamp[30] & (WD1_header_0.chargestamp[30] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[30] & WD1_header_0.chargestamp[30] & !WD1_rd_ptr[0];
GE1_header_compr[30] = DFFE(GE1_header_compr[30]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L104 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11104
--operation mode is normal

GE1L104 = GE1_header_compr[30] & GE1L333 & GE1L433 & !GE1_ram_address_header[2];


--GE1_header_compr[46] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46]
--operation mode is normal

GE1_header_compr[46]_lut_out = WD1_header_1.timestamp[14] & (WD1_header_0.timestamp[14] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[14] & WD1_header_0.timestamp[14] & !WD1_rd_ptr[0];
GE1_header_compr[46] = DFFE(GE1_header_compr[46]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L204 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11105
--operation mode is normal

GE1L204 = GE1L004 # GE1L104 # GE1_header_compr[46] & GE1L653;


--GE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~171
--operation mode is normal

GE2L342 = GE2_ram_data_hdr[6] & (!GE2L843 # !GE2L623);


--GE2_header_compr[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14]
--operation mode is normal

GE2_header_compr[14]_lut_out = WD2_header_1.chargestamp[14] & (WD2_header_0.chargestamp[14] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[14] & WD2_header_0.chargestamp[14] & !WD2_rd_ptr[0];
GE2_header_compr[14] = DFFE(GE2_header_compr[14]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L993 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11033
--operation mode is normal

GE2L993 = GE2_header_compr[14] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[22] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22]
--operation mode is normal

GE2_header_compr[22]_lut_out = WD2_header_1.chargestamp[22] & (WD2_header_0.chargestamp[22] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[22] & WD2_header_0.chargestamp[22] & !WD2_rd_ptr[0];
GE2_header_compr[22] = DFFE(GE2_header_compr[22]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L004 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11034
--operation mode is normal

GE2L004 = GE2L342 # GE2L993 # GE2_header_compr[22] & GE2L253;


--GE2_header_compr[38] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38]
--operation mode is normal

GE2_header_compr[38]_lut_out = WD2_header_1.timestamp[6] & (WD2_header_0.timestamp[6] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[6] & WD2_header_0.timestamp[6] & !WD2_rd_ptr[0];
GE2_header_compr[38] = DFFE(GE2_header_compr[38]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L104 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11035
--operation mode is normal

GE2L104 = GE2_header_compr[38] & GE2L553 & GE2L022 & GE2_ram_address_header[1];


--GE2_header_compr[30] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30]
--operation mode is normal

GE2_header_compr[30]_lut_out = WD2_header_1.chargestamp[30] & (WD2_header_0.chargestamp[30] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[30] & WD2_header_0.chargestamp[30] & !WD2_rd_ptr[0];
GE2_header_compr[30] = DFFE(GE2_header_compr[30]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L204 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11036
--operation mode is normal

GE2L204 = GE2_header_compr[30] & GE2L143 & GE2L243 & !GE2_ram_address_header[2];


--GE2_header_compr[46] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46]
--operation mode is normal

GE2_header_compr[46]_lut_out = WD2_header_1.timestamp[14] & (WD2_header_0.timestamp[14] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[14] & WD2_header_0.timestamp[14] & !WD2_rd_ptr[0];
GE2_header_compr[46] = DFFE(GE2_header_compr[46]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11037
--operation mode is normal

GE2L304 = GE2L104 # GE2L204 # GE2_header_compr[46] & GE2L363;


--GE1_header_compr[127] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[127]
--operation mode is normal

GE1_header_compr[127]_lut_out = GE1L21Q & (GE1_header_compr[127] # GE1L71Q # GE1L61Q);
GE1_header_compr[127] = DFFE(GE1_header_compr[127]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1301
--operation mode is normal

GE1L532 = GE1_header_compr[127] & GE1L81Q;


--GE1L304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11107
--operation mode is normal

GE1L304 = GE1L532 # GE1_ram_data_hdr[7] & (!GE1L043 # !GE1L813);


--GE1_header_compr[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15]
--operation mode is normal

GE1_header_compr[15]_lut_out = WD1_header_1.chargestamp[15] & (WD1_header_0.chargestamp[15] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[15] & WD1_header_0.chargestamp[15] & !WD1_rd_ptr[0];
GE1_header_compr[15] = DFFE(GE1_header_compr[15]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L404 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11108
--operation mode is normal

GE1L404 = GE1_header_compr[15] & GE1L143 & GE1_ram_address_header[3] & GE1L91Q;


--GE1_header_compr[23] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23]
--operation mode is normal

GE1_header_compr[23]_lut_out = WD1_header_1.chargestamp[23] & (WD1_header_0.chargestamp[23] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[23] & WD1_header_0.chargestamp[23] & !WD1_rd_ptr[0];
GE1_header_compr[23] = DFFE(GE1_header_compr[23]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L504 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11109
--operation mode is normal

GE1L504 = GE1L304 # GE1L404 # GE1_header_compr[23] & GE1L443;


--GE2_header_compr[127] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[127]
--operation mode is normal

GE2_header_compr[127]_lut_out = GE2L21Q & (GE2_header_compr[127] # GE2L71Q # GE2L61Q);
GE2_header_compr[127] = DFFE(GE2_header_compr[127]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--GE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1269
--operation mode is normal

GE2L442 = GE2_header_compr[127] & GE2L81Q;


--GE2L404 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11039
--operation mode is normal

GE2L404 = GE2L442 # GE2_ram_data_hdr[7] & (!GE2L843 # !GE2L623);


--GE2_header_compr[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15]
--operation mode is normal

GE2_header_compr[15]_lut_out = WD2_header_1.chargestamp[15] & (WD2_header_0.chargestamp[15] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[15] & WD2_header_0.chargestamp[15] & !WD2_rd_ptr[0];
GE2_header_compr[15] = DFFE(GE2_header_compr[15]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L504 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11040
--operation mode is normal

GE2L504 = GE2_header_compr[15] & GE2L943 & GE2_ram_address_header[3] & GE2L91Q;


--GE2_header_compr[23] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23]
--operation mode is normal

GE2_header_compr[23]_lut_out = WD2_header_1.chargestamp[23] & (WD2_header_0.chargestamp[23] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[23] & WD2_header_0.chargestamp[23] & !WD2_rd_ptr[0];
GE2_header_compr[23] = DFFE(GE2_header_compr[23]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L604 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11041
--operation mode is normal

GE2L604 = GE2L404 # GE2L504 # GE2_header_compr[23] & GE2L253;


--GE2_header_compr[47] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47]
--operation mode is normal

GE2_header_compr[47]_lut_out = WD2_header_1.timestamp[15] & (WD2_header_0.timestamp[15] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[15] & WD2_header_0.timestamp[15] & !WD2_rd_ptr[0];
GE2_header_compr[47] = DFFE(GE2_header_compr[47]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L704 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11042
--operation mode is normal

GE2L704 = GE2_header_compr[47] & GE2L022 & GE2L122 & !GE2L222;


--GE2_header_compr[31] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31]
--operation mode is normal

GE2_header_compr[31]_lut_out = WD2_header_1.chargestamp[31] & (WD2_header_0.chargestamp[31] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[31] & WD2_header_0.chargestamp[31] & !WD2_rd_ptr[0];
GE2_header_compr[31] = DFFE(GE2_header_compr[31]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[39] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39]
--operation mode is normal

GE2_header_compr[39]_lut_out = WD2_header_1.timestamp[7] & (WD2_header_0.timestamp[7] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[7] & WD2_header_0.timestamp[7] & !WD2_rd_ptr[0];
GE2_header_compr[39] = DFFE(GE2_header_compr[39]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L804 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11043
--operation mode is normal

GE2L804 = GE2L022 & GE2_header_compr[39] & !GE2L122 # !GE2L022 & GE2_header_compr[31];


--GE2_header_compr[55] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55]
--operation mode is normal

GE2_header_compr[55]_lut_out = WD2_header_1.timestamp[23] & (WD2_header_0.timestamp[23] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[23] & WD2_header_0.timestamp[23] & !WD2_rd_ptr[0];
GE2_header_compr[55] = DFFE(GE2_header_compr[55]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L904 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11044
--operation mode is normal

GE2L904 = GE2L704 # GE2L804 # GE2_header_compr[55] & GE2L773;


--M1L792 is slaveregister:inst_slaveregister|i250~24
--operation mode is normal

M1L792 = UE1L73Q # !UE1L53Q;


--M1L0831 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~42
--operation mode is normal

M1L0831 = (M1L792 # UE1L14Q # !M1L303 # !M1L992) & CASCADE(M1L9431);


--K1L68 is rate_meters:inst_rate_meters|i354~102
--operation mode is normal

K1L68 = (!Q04_q[6] & !Q04_q[7] & !Q04_q[8] & !Q04_q[9]) & CASCADE(K1L78);


--K1L07 is rate_meters:inst_rate_meters|i289~102
--operation mode is normal

K1L07 = (!Q93_q[6] & !Q93_q[7] & !Q93_q[8] & !Q93_q[9]) & CASCADE(K1L17);


--K1L26 is rate_meters:inst_rate_meters|i281~0
--operation mode is normal

K1L26 = Q24_q[5] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L03 is rate_meters:inst_rate_meters|i217~0
--operation mode is normal

K1L03 = Q14_q[5] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMPR_ctrl_local.ATWDa2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDa2thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L475 is slaveregister:inst_slaveregister|i5055~933
--operation mode is normal

M1L475 = M1_COMPR_ctrl_local.ATWDa2thres[5] & UE1L63Q & UE1L53Q & !M1_i3544;


--M1_COMPR_ctrl_local.FADCthres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[5]
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.FADCthres[5] = DFFE(M1_COMPR_ctrl_local.FADCthres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L981);


--M1L575 is slaveregister:inst_slaveregister|i5055~934
--operation mode is normal

M1L575 = M1_i3270 & M1_COMPR_ctrl_local.FADCthres[5] & !M1_i3544 & !UE1L63Q;


--M1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37]
--operation mode is normal

M1_COMM_ctrl_local.id[37]_lut_out = CF1_MASTERHWDATA[5];
M1_COMM_ctrl_local.id[37] = DFFE(M1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L675 is slaveregister:inst_slaveregister|i5055~935
--operation mode is normal

M1L675 = M1L753 & M1_COMM_ctrl_local.id[37] & UE1L83Q;


--M1L975 is slaveregister:inst_slaveregister|i5055~943
--operation mode is normal

M1L975 = (M1L185 # M1L475 # M1L575 # M1L675) & CASCADE(M1L934);


--M1_int_enable[5] is slaveregister:inst_slaveregister|int_enable[5]
--operation mode is normal

M1_int_enable[5]_lut_out = CF1_MASTERHWDATA[5];
M1_int_enable[5] = DFFE(M1_int_enable[5]_lut_out, GLOBAL(TE1_outclock0), , , M1L9331);


--M1L775 is slaveregister:inst_slaveregister|i5055~937
--operation mode is normal

M1L775 = M1L043 & M1_int_enable[5] & !M1_i2341 & !UE1L53Q;


--M1L526 is slaveregister:inst_slaveregister|i5057~990
--operation mode is normal

M1L526 = UE1L53Q & M1L644 & !M1_i2439 & !UE1L63Q;


--M1L085 is slaveregister:inst_slaveregister|i5055~944
--operation mode is normal

M1L085 = (M1L775 # M1L526 & (Y1L121 # Y1L221)) & CASCADE(M1L733);


--K1L92 is rate_meters:inst_rate_meters|i216~0
--operation mode is normal

K1L92 = Q14_q[6] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L16 is rate_meters:inst_rate_meters|i280~0
--operation mode is normal

K1L16 = Q24_q[6] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1L655 is slaveregister:inst_slaveregister|i5054~1182
--operation mode is normal

M1L655 = (UE1L63Q & M1L546 & !M1_i2439) & CASCADE(M1L455);


--U1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6]
--operation mode is normal

U1_inst16[6]_lut_out = Q91_q[6];
U1_inst16[6] = DFFE(U1_inst16[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L455 is slaveregister:inst_slaveregister|i5054~1177
--operation mode is normal

M1L455 = U1_inst16[6] & (M1_COMM_ctrl_local.tx_head[6] # UE1L53Q) # !U1_inst16[6] & M1_COMM_ctrl_local.tx_head[6] & !UE1L53Q;


--M1L341 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~23
--operation mode is normal

M1L341 = M1L913 & M1L863 & !M1L363 & !UE1L53Q;


--M1_COMPR_ctrl_local.ATWDb0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDb0thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L755 is slaveregister:inst_slaveregister|i5054~1183
--operation mode is normal

M1L755 = (M1_COMPR_ctrl_local.ATWDb0thres[6] & (M1L363 # UE1L73Q # !M1L913)) & CASCADE(M1L341);


--M1L855 is slaveregister:inst_slaveregister|i5054~1184
--operation mode is normal

M1L855 = (M1_i3270 & UE1L63Q & UE1L53Q & !M1_i3544) & CASCADE(M1L555);


--M1_COMPR_ctrl_local.ATWDa2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out = CF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDa2thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1L555 is slaveregister:inst_slaveregister|i5054~1180
--operation mode is normal

M1L555 = M1_COMPR_ctrl_local.ATWDa2thres[6] & (M1L353 # !UE1L14Q # !M1L992);


--S1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF~29
--operation mode is normal

S1L81 = V1L81Q # S1_COM_OFF & (!WC1L26Q # !S1_SND_IDLE);


--M1L725 is slaveregister:inst_slaveregister|i5053~838
--operation mode is normal

M1L725 = (M1_i2901 & Q6_sload_path[7] & !M1_i3069 # !M1_i2901 & Q9_q[7]) & CASCADE(M1L943);


--M1L625 is slaveregister:inst_slaveregister|i5053~833
--operation mode is normal

M1L625 = M1_i3270 & !M1_i3759 & (!UE1L53Q # !M1L394);


--M1_COMPR_ctrl_local.ATWDb0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDb0thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L825 is slaveregister:inst_slaveregister|i5053~839
--operation mode is normal

M1L825 = (M1L925 # M1_i3544 & M1_COMPR_ctrl_local.ATWDb0thres[7] & !UE1L53Q) & CASCADE(M1L625);


--K1L45 is rate_meters:inst_rate_meters|i273~0
--operation mode is normal

K1L45 = Q24_q[13] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L22 is rate_meters:inst_rate_meters|i209~0
--operation mode is normal

K1L22 = Q14_q[13] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14]
--operation mode is normal

K1_RM_rate_SPE[14]_lut_out = Q24_q[14];
K1_RM_rate_SPE[14] = DFFE(K1_RM_rate_SPE[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14]
--operation mode is normal

K1_RM_rate_MPE[14]_lut_out = Q14_q[14];
K1_RM_rate_MPE[14] = DFFE(K1_RM_rate_MPE[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L881);


--M1L076 is slaveregister:inst_slaveregister|i5206~586
--operation mode is normal

M1L076 = UE1L63Q & K1_RM_rate_MPE[14] & !UE1L53Q # !UE1L63Q & K1_RM_rate_SPE[14] & UE1L53Q;


--M1L176 is slaveregister:inst_slaveregister|i5206~587
--operation mode is normal

M1L176 = M1_i1499 & M1_i1583 & M1L076 & !M1_i1653;


--C1L45Q is calibration_sources:inst_calibration_sources|cs_flash_time[46]~reg0
--operation mode is normal

C1L45Q_lut_out = Q44_sload_path[46];
C1L45Q = DFFE(C1L45Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L276 is slaveregister:inst_slaveregister|i5206~588
--operation mode is normal

M1L276 = C1L45Q & !M1_i1583 & (M1_i1176 # !M1L999);


--C1L22Q is calibration_sources:inst_calibration_sources|cs_flash_time[14]~reg0
--operation mode is normal

C1L22Q_lut_out = Q44_sload_path[14];
C1L22Q = DFFE(C1L22Q_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , C1L121);


--M1L376 is slaveregister:inst_slaveregister|i5206~589
--operation mode is normal

M1L376 = M1L176 # M1L276 # C1L22Q & !M1_i1499;


--K1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14]
--operation mode is normal

K1_RM_sn_data[14]_lut_out = Q34_q[2];
K1_RM_sn_data[14] = DFFE(K1_RM_sn_data[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L054 is slaveregister:inst_slaveregister|i5046~360
--operation mode is normal

M1L054 = M1L254 # K1_RM_sn_data[14] & UE1L53Q & !M1_i1924;


--M1L519 is slaveregister:inst_slaveregister|i5462~631
--operation mode is normal

M1L519 = (M1L376 # M1L127 & (M1L154 # M1L054)) & CASCADE(M1L099);


--M1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[15]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[15] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[15]);
M1_COMM_ctrl_local.rx_tail[15] = DFFE(M1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--M1L566 is slaveregister:inst_slaveregister|i5205~729
--operation mode is normal

M1L566 = M1_i2716 & M1_COMM_ctrl_local.rx_tail[15] & !M1_i2901 # !M1_i2716 & M1_COMM_ctrl_local.tx_head[15];


--M1L666 is slaveregister:inst_slaveregister|i5205~730
--operation mode is normal

M1L666 = M1L992 & UE1L14Q & Q8_pre_out[15] & !M1L353;


--M1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15]
--operation mode is normal

M1_COMM_ctrl_local.id[15]_lut_out = CF1_MASTERHWDATA[15];
M1_COMM_ctrl_local.id[15] = DFFE(M1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L766 is slaveregister:inst_slaveregister|i5205~731
--operation mode is normal

M1L766 = M1L753 & M1_i3069 & M1_COMM_ctrl_local.id[15] & UE1L83Q;


--M1L866 is slaveregister:inst_slaveregister|i5205~734
--operation mode is normal

M1L866 = (M1L566 # M1L235 & (M1L666 # M1L766)) & CASCADE(M1L207);


--M1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47]
--operation mode is normal

M1_COMM_ctrl_local.id[47]_lut_out = CF1_MASTERHWDATA[15];
M1_COMM_ctrl_local.id[47] = DFFE(M1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1L966 is slaveregister:inst_slaveregister|i5205~735
--operation mode is normal

M1L966 = (M1_i3069 & M1_COMM_ctrl_local.id[47] & !M1_i3270 # !M1_i3069 & Q6_sload_path[15]) & CASCADE(M1L153);


--T1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14]
--operation mode is normal

T1_inst40[14]_lut_out = Q9_q[14];
T1_inst40[14] = DFFE(T1_inst40[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , CB1_DCMD_SEQ1);


--K1L12 is rate_meters:inst_rate_meters|i208~0
--operation mode is normal

K1L12 = Q14_q[14] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L35 is rate_meters:inst_rate_meters|i272~0
--operation mode is normal

K1L35 = Q24_q[14] & !M1_RM_ctrl_local.rm_rate_enable[0];


--M1_COMPR_ctrl_local.ATWDa1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out = CF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDa1thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1_COMPR_ctrl_local.ATWDb1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[3]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out = CF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDb1thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1L358 is slaveregister:inst_slaveregister|i5393~1286
--operation mode is normal

M1L358 = M1L913 & M1L863 & M1_COMPR_ctrl_local.ATWDb1thres[3] & !M1L363;


--M1L458 is slaveregister:inst_slaveregister|i5393~1287
--operation mode is normal

M1L458 = M1L394 & M1_COMPR_ctrl_local.ATWDa1thres[3] # !M1L394 & (M1L473 # M1L358);


--M1L858 is slaveregister:inst_slaveregister|i5393~1293
--operation mode is normal

M1L858 = (M1_i3457 & M1_i3270 & M1_i1176 & !UE1L53Q) & CASCADE(M1L458);


--K1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19]
--operation mode is normal

K1_RM_sn_data[19]_lut_out = K1_RM_sn_data_int[19];
K1_RM_sn_data[19] = DFFE(K1_RM_sn_data[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L752);


--M1L558 is slaveregister:inst_slaveregister|i5393~1289
--operation mode is normal

M1L558 = M1L633 & K1_RM_sn_data[19] & UE1L53Q & !M1_i1639;


--M1L658 is slaveregister:inst_slaveregister|i5393~1290
--operation mode is normal

M1L658 = M1L144 & M1L244 & (M1_i1639 # !M1L633);


--M1L758 is slaveregister:inst_slaveregister|i5393~1291
--operation mode is normal

M1L758 = M1_i3544 & M1_i3270 & Q1_sload_path[19];


--M1L958 is slaveregister:inst_slaveregister|i5393~1294
--operation mode is normal

M1L958 = (M1L558 # M1L658 & M1L473 & M1L758) & CASCADE(M1L268);


--M1_COMPR_ctrl_local.ATWDa3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out = CF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDa3thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDa1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[6]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out = CF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDa1thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1L2611 is slaveregister:inst_slaveregister|i5646~769
--operation mode is normal

M1L2611 = (M1_COMPR_ctrl_local.ATWDa3thres[6] & (M1_COMPR_ctrl_local.ATWDa1thres[6] # UE1L53Q) # !M1_COMPR_ctrl_local.ATWDa3thres[6] & M1_COMPR_ctrl_local.ATWDa1thres[6] & !UE1L53Q) & CASCADE(M1L215);


--M1L3611 is slaveregister:inst_slaveregister|i5646~770
--operation mode is normal

M1L3611 = (Q1_sload_path[22] # !UE1L53Q) & CASCADE(M1L083);


--K1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27]
--operation mode is normal

K1_RM_sn_data_int[27]_lut_out = Q44_sload_path[27];
K1_RM_sn_data_int[27] = DFFE(K1_RM_sn_data_int[27]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1L83 is rate_meters:inst_rate_meters|i257~0
--operation mode is normal

K1L83 = Q24_q[29] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L6 is rate_meters:inst_rate_meters|i193~0
--operation mode is normal

K1L6 = Q14_q[29] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30]
--operation mode is normal

K1_RM_sn_data_int[30]_lut_out = Q44_sload_path[30];
K1_RM_sn_data_int[30] = DFFE(K1_RM_sn_data_int[30]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1L4 is rate_meters:inst_rate_meters|i191~0
--operation mode is normal

K1L4 = Q14_q[31] & !M1_RM_ctrl_local.rm_rate_enable[1];


--Y1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~347
--operation mode is normal

Y1L811 = Y1L621 # !Y1L28;


--Y1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~362
--operation mode is normal

Y1L321 = (!Y1L48 & !Y1L68 & !Y1L88 & !Y1L09) & CASCADE(Y1L811);


--M1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14]
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[14]_lut_out = !AB1L7Q & (M1L2231 & CF1_MASTERHWDATA[14] # !M1L2231 & M1_COMM_ctrl_local.rx_tail[14]);
M1_COMM_ctrl_local.rx_tail[14] = DFFE(M1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--Y1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363
--operation mode is normal

Y1L421 = (!Y1L111 & !Y1L311 & !Y1L511 & !Y1L711) & CASCADE(Y1L83);


--Y1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8]
--operation mode is normal

Y1_dpr_wadr[8]_lut_out = Q9_q[8];
Y1_dpr_wadr[8] = DFFE(Y1_dpr_wadr[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8]
--operation mode is normal

Y1_dpr_radr[8]_lut_out = M1_COMM_ctrl_local.rx_tail[8];
Y1_dpr_radr[8] = DFFE(Y1_dpr_radr[8]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--RC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93
--operation mode is normal

RC1L7 = RC1L65Q & (!RC1_loopcnt[3] # !RC1_loopcnt[4] # !RC1L71);


--RC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21
--operation mode is normal

RC1L45Q_lut_out = !WC1_STF & (RC1L4 # RC1L5 # !RC1L35Q);
RC1L45Q = DFFE(RC1L45Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte
--operation mode is normal

RC1_last_byte_lut_out = !WC1_STF & (RC1_last_byte # WC1L43Q);
RC1_last_byte = DFFE(RC1_last_byte_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22
--operation mode is normal

RC1L55Q_lut_out = !WC1_STF & (RC1L6 # RC1L8 & RC1L55Q);
RC1L55Q = DFFE(RC1L55Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42
--operation mode is normal

RC1L01 = !RC1L55Q & !RC1L65Q;


--DC1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39
--operation mode is normal

DC1L31Q_lut_out = DC1L6Q & (Q01L41 # DC1L31Q & !WC1L26Q) # !DC1L6Q & DC1L31Q & !WC1L26Q;
DC1L31Q = DFFE(DC1L31Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--DC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14
--operation mode is normal

DC1L2 = DC1L7Q & !WC1L311Q;


--DC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31
--operation mode is normal

DC1L6Q_lut_out = DC1L21Q;
DC1L6Q = DFFE(DC1L6Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--GB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45
--operation mode is normal

GB1L4 = GB1L24Q & !MB1L01Q # !GB1L14Q;


--GB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717
--operation mode is normal

GB1L91 = GB1_loopcnt[0] & GB1_loopcnt[1];


--GB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47
--operation mode is normal

GB1L5 = GB1_loopcnt[0] & GB1_loopcnt[1] & GB1_loopcnt[2];


--GB1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5]
--operation mode is normal

GB1_srg[5]_lut_out = GB1L12 # GB1L24Q & RB1_dffs[5];
GB1_srg[5] = DFFE(GB1_srg[5]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718
--operation mode is normal

GB1L02 = GB1_srg[5] & (GB1L34Q # GB1_srg[6] & !GB1L14Q) # !GB1_srg[5] & GB1_srg[6] & !GB1L14Q;


--DC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25
--operation mode is normal

DC1L51 = Q01L41 & (DC1L01Q # DC1L7Q & WC1L311Q) # !Q01L41 & DC1L7Q & WC1L311Q;


--DC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258
--operation mode is normal

DC1L4 = WB6_agb_out & DC1L9Q;


--KC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0
--operation mode is normal

KC1L1 = DC1L61Q & LC1_b_non_empty & !KC1_rd_ptr_lsb;


--RB3_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

RB3_dffs[2]_lut_out = M1_COMM_ctrl_local.id[2] & (RB3_dffs[3] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[2] & RB3_dffs[3] & !WC1_ID_LOAD;
RB3_dffs[2] = DFFE(RB3_dffs[2]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--BC2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8]
--operation mode is normal

BC2_SRG[8]_lut_out = WC1_STF # RC1_crc32_en & BC2_i10 # !RC1_crc32_en & BC2_SRG[8];
BC2_SRG[8] = DFFE(BC2_SRG[8]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0]
--operation mode is normal

BC2_SRG[0]_lut_out = WC1_STF # RC1_crc32_en & BC2_i4 # !RC1_crc32_en & BC2_SRG[0];
BC2_SRG[0] = DFFE(BC2_SRG[0]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD31L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD31L1 = WC1L97Q # WC1L27Q & BC2_SRG[8] # !WC1L27Q & BC2_SRG[0];


--BC2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24]
--operation mode is normal

BC2_SRG[24]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[23] # !RC1_crc32_en & BC2_SRG[24];
BC2_SRG[24] = DFFE(BC2_SRG[24]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16]
--operation mode is normal

BC2_SRG[16]_lut_out = WC1_STF # RC1_crc32_en & BC2_i14 # !RC1_crc32_en & BC2_SRG[16];
BC2_SRG[16] = DFFE(BC2_SRG[16]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD31L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD31L2 = (WC1L27Q & BC2_SRG[24] # !WC1L27Q & BC2_SRG[16] # !WC1L97Q) & CASCADE(DD31L1);


--DD21L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD21L1 = WC1L97Q # WC1L27Q & DF1_portadataout[8] # !WC1L27Q & DF1_portadataout[0];


--DD21L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD21L2 = (WC1L27Q & DF1_portadataout[24] # !WC1L27Q & DF1_portadataout[16] # !WC1L97Q) & CASCADE(DD21L1);


--RB2_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

RB2_dffs[0]_lut_out = Q44_sload_path[0] & (RB2_dffs[1] # V1L91Q) # !Q44_sload_path[0] & RB2_dffs[1] & !V1L91Q;
RB2_dffs[0] = DFFE(RB2_dffs[0]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

RB5_dffs[0]_lut_out = Q44_sload_path[0] & (RB5_dffs[1] # DC1L9Q) # !Q44_sload_path[0] & RB5_dffs[1] & !DC1L9Q;
RB5_dffs[0] = DFFE(RB5_dffs[0]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DD51L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

DD51L1 = WC1L27Q & RB2_dffs[0] # !WC1L27Q & RB5_dffs[0] # !WC1L97Q;


--MC1_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
MC1_q[2]_data_in = COM_AD_D[4];
MC1_q[2]_write_enable = KC1_valid_wreq;
MC1_q[2]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[2]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[2]_clear_0 = !DC1L41Q;
MC1_q[2]_clock_enable_1 = KC1_valid_rreq;
MC1_q[2]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[2]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[2] = MEMORY_SEGMENT(MC1_q[2]_data_in, MC1_q[2]_write_enable, MC1_q[2]_clock_0, MC1_q[2]_clock_1, MC1_q[2]_clear_0, , , MC1_q[2]_clock_enable_1, VCC, MC1_q[2]_write_address, MC1_q[2]_read_address);


--DD53L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD53L1 = WC1L97Q # MC1_q[2] & !WC1L27Q;


--DD53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD53L2 = (RB3_dffs[2] & !WC1L27Q # !WC1L97Q) & CASCADE(DD53L1);


--DD43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD43L1 = WC1L49Q # WC1L68Q & DD13L2 # !WC1L68Q & DD03L2;


--RB2_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

RB2_dffs[2]_lut_out = Q44_sload_path[2] & (RB2_dffs[3] # V1L91Q) # !Q44_sload_path[2] & RB2_dffs[3] & !V1L91Q;
RB2_dffs[2] = DFFE(RB2_dffs[2]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

RB5_dffs[2]_lut_out = Q44_sload_path[2] & (RB5_dffs[3] # DC1L9Q) # !Q44_sload_path[2] & RB5_dffs[3] & !DC1L9Q;
RB5_dffs[2] = DFFE(RB5_dffs[2]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DD33_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node
--operation mode is normal

DD33_result_node = WC1L97Q & (WC1L27Q & RB2_dffs[2] # !WC1L27Q & RB5_dffs[2]);


--DD43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

DD43L2 = (WC1L68Q & DD33_result_node # !WC1L68Q & DD23L2 # !WC1L49Q) & CASCADE(DD43L1);


--RC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845
--operation mode is normal

RC1L91 = DD35L2 & (DD25L2 # WC1L79Q) # !DD35L2 & DD25L2 & !WC1L79Q;


--RB4_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

RB4_dffs[6]_lut_out = RC1L02 & (RB4_dffs[7] # FD1L9Q) # !RC1L02 & RB4_dffs[7] & !FD1L9Q;
RB4_dffs[6] = DFFE(RB4_dffs[6]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--KB1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7]
--operation mode is normal

KB1_inst10[7]_lut_out = COM_AD_D[9];
KB1_inst10[7] = DFFE(KB1_inst10[7]_lut_out, GLOBAL(TE1_outclock0), , , );


--RE1_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[4]
--operation mode is normal

RE1_B_srg[4]_lut_out = RE1_B_srg[5] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[4] = DFFE(RE1_B_srg[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[4]
--operation mode is normal

RE1_A_srg[4]_lut_out = RE1_A_srg[5] & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[4] = DFFE(RE1_A_srg[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[4]
--operation mode is normal

RE2_B_srg[4]_lut_out = RE2_B_srg[5] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[4] = DFFE(RE2_B_srg[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[4]
--operation mode is normal

RE2_A_srg[4]_lut_out = RE2_A_srg[5] & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[4] = DFFE(RE2_A_srg[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][6]
--operation mode is normal

ME1_pre_timer_up[3][6]_lut_out = !ME2L985 & ME2L601 & PE2L51Q # !ME1L043;
ME1_pre_timer_up[3][6] = DFFE(ME1_pre_timer_up[3][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][6]
--operation mode is normal

ME1_pre_timer_up[1][6]_lut_out = ME2L601 & ME2L985 & PE2L51Q # !ME1L663;
ME1_pre_timer_up[1][6] = DFFE(ME1_pre_timer_up[1][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][6]
--operation mode is normal

ME1_pre_timer_up[0][6]_lut_out = !ME2L601 & ME2L985 & PE2L51Q # !ME1L973;
ME1_pre_timer_up[0][6] = DFFE(ME1_pre_timer_up[0][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][6]
--operation mode is normal

ME1_pre_timer_up[2][6]_lut_out = !ME2L601 & !ME2L985 & PE2L51Q # !ME1L353;
ME1_pre_timer_up[2][6] = DFFE(ME1_pre_timer_up[2][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[7]
--operation mode is normal

ME1_launch_timer[7]_lut_out = !ME1_launch_old & XD1L1Q # !ME1L572;
ME1_launch_timer[7] = DFFE(ME1_launch_timer[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~470
--operation mode is normal

ME1L683 = ME1L372 & (ME1_launch_old # !XD1L1Q);


--ME2L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~338
--operation mode is normal

ME2L023 = ME2L601 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] # !ME2L985) # !ME2L601 & ME2L985 & M1_LC_ctrl_local.lc_cable_length_up[0][6];


--ME2L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~339
--operation mode is normal

ME2L123 = ME2L023 & (ME2L985 # M1_LC_ctrl_local.lc_cable_length_up[3][6]) # !ME2L023 & M1_LC_ctrl_local.lc_cable_length_up[2][6] & !ME2L985;


--ME2L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~336
--operation mode is normal

ME2L813 = ME2L701 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] # !ME2L095) # !ME2L701 & ME2L095 & M1_LC_ctrl_local.lc_cable_length_down[0][6];


--ME2L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~337
--operation mode is normal

ME2L913 = ME2L813 & (ME2L095 # M1_LC_ctrl_local.lc_cable_length_down[3][6]) # !ME2L813 & M1_LC_ctrl_local.lc_cable_length_down[2][6] & !ME2L095;


--ME1_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][6]
--operation mode is normal

ME1_pre_timer_down[3][6]_lut_out = !ME2L095 & ME2L701 & PE1L51Q # !ME1L882;
ME1_pre_timer_down[3][6] = DFFE(ME1_pre_timer_down[3][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][6]
--operation mode is normal

ME1_pre_timer_down[1][6]_lut_out = ME2L701 & ME2L095 & PE1L51Q # !ME1L413;
ME1_pre_timer_down[1][6] = DFFE(ME1_pre_timer_down[1][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][6]
--operation mode is normal

ME1_pre_timer_down[0][6]_lut_out = !ME2L701 & ME2L095 & PE1L51Q # !ME1L723;
ME1_pre_timer_down[0][6] = DFFE(ME1_pre_timer_down[0][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][6]
--operation mode is normal

ME1_pre_timer_down[2][6]_lut_out = !ME2L701 & !ME2L095 & PE1L51Q # !ME1L103;
ME1_pre_timer_down[2][6] = DFFE(ME1_pre_timer_down[2][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i5
--operation mode is normal

ME1_i5 = XD1L1Q & !ME1_launch_old;


--ME1_i390 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i390
--operation mode is normal

ME1_i390 = ME2L673 $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L14 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~102
--operation mode is normal

ME1L14 = !ME1_i390 & (ME2L283 $ (ME1_i5 # !ME1L762));


--ME1_i391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i391
--operation mode is normal

ME1_i391 = ME2L873 $ (ME1L362 & (ME1_launch_old # !XD1L1Q));


--ME1_i392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i392
--operation mode is normal

ME1_i392 = ME2L083 $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L34 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~106
--operation mode is normal

ME1L34 = (ME1L14 & !ME2L021 & !ME1_i391 & !ME1_i392) & CASCADE(ME1L44);


--ME1_i424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i424
--operation mode is normal

ME1_i424 = ME2L193 $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L05 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~102
--operation mode is normal

ME1L05 = !ME1_i424 & (ME2L793 $ (ME1_i5 # !ME1L762));


--ME1_i425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i425
--operation mode is normal

ME1_i425 = ME2L393 $ (ME1L362 & (ME1_launch_old # !XD1L1Q));


--ME1_i426 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i426
--operation mode is normal

ME1_i426 = ME2L593 $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~106
--operation mode is normal

ME1L25 = (ME1L05 & !ME2L331 & !ME1_i425 & !ME1_i426) & CASCADE(ME1L35);


--ME1_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[6]
--operation mode is normal

ME1_launch_timer[6]_lut_out = !ME1_launch_old & XD1L1Q # !ME1L372;
ME1_launch_timer[6] = DFFE(ME1_launch_timer[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~469
--operation mode is normal

ME1L583 = ME1L172 & (ME1_launch_old # !XD1L1Q);


--ME2_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][6]
--operation mode is normal

ME2_pre_timer_up[3][6]_lut_out = !ME2L985 & ME2L601 & PE2L51Q # !ME2L584;
ME2_pre_timer_up[3][6] = DFFE(ME2_pre_timer_up[3][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][6]
--operation mode is normal

ME2_pre_timer_up[1][6]_lut_out = ME2L601 & ME2L985 & PE2L51Q # !ME2L115;
ME2_pre_timer_up[1][6] = DFFE(ME2_pre_timer_up[1][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][6]
--operation mode is normal

ME2_pre_timer_up[0][6]_lut_out = !ME2L601 & ME2L985 & PE2L51Q # !ME2L425;
ME2_pre_timer_up[0][6] = DFFE(ME2_pre_timer_up[0][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][6]
--operation mode is normal

ME2_pre_timer_up[2][6]_lut_out = !ME2L601 & !ME2L985 & PE2L51Q # !ME2L894;
ME2_pre_timer_up[2][6] = DFFE(ME2_pre_timer_up[2][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[7]
--operation mode is normal

ME2_launch_timer[7]_lut_out = !ME2_launch_old & XD2L1Q # !ME2L024;
ME2_launch_timer[7] = DFFE(ME2_launch_timer[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L135 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~614
--operation mode is normal

ME2L135 = ME2L814 & (ME2_launch_old # !XD2L1Q);


--ME2_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][6]
--operation mode is normal

ME2_pre_timer_down[3][6]_lut_out = !ME2L095 & ME2L701 & PE1L51Q # !ME2L334;
ME2_pre_timer_down[3][6] = DFFE(ME2_pre_timer_down[3][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][6]
--operation mode is normal

ME2_pre_timer_down[1][6]_lut_out = ME2L701 & ME2L095 & PE1L51Q # !ME2L954;
ME2_pre_timer_down[1][6] = DFFE(ME2_pre_timer_down[1][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][6]
--operation mode is normal

ME2_pre_timer_down[0][6]_lut_out = !ME2L701 & ME2L095 & PE1L51Q # !ME2L274;
ME2_pre_timer_down[0][6] = DFFE(ME2_pre_timer_down[0][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][6]
--operation mode is normal

ME2_pre_timer_down[2][6]_lut_out = !ME2L701 & !ME2L095 & PE1L51Q # !ME2L644;
ME2_pre_timer_down[2][6] = DFFE(ME2_pre_timer_down[2][6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i5
--operation mode is normal

ME2_i5 = XD2L1Q & !ME2_launch_old;


--ME2_i390 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i390
--operation mode is normal

ME2_i390 = ME2L673 $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L14 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~102
--operation mode is normal

ME2L14 = !ME2_i390 & (ME2L283 $ (ME2_i5 # !ME2L214));


--ME2_i391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i391
--operation mode is normal

ME2_i391 = ME2L873 $ (ME2L804 & (ME2_launch_old # !XD2L1Q));


--ME2_i392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i392
--operation mode is normal

ME2_i392 = ME2L083 $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L34 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~106
--operation mode is normal

ME2L34 = (ME2L14 & !ME2L021 & !ME2_i391 & !ME2_i392) & CASCADE(ME2L44);


--ME2_i424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i424
--operation mode is normal

ME2_i424 = ME2L193 $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L05 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~102
--operation mode is normal

ME2L05 = !ME2_i424 & (ME2L793 $ (ME2_i5 # !ME2L214));


--ME2_i425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i425
--operation mode is normal

ME2_i425 = ME2L393 $ (ME2L804 & (ME2_launch_old # !XD2L1Q));


--ME2_i426 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i426
--operation mode is normal

ME2_i426 = ME2L593 $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~106
--operation mode is normal

ME2L25 = (ME2L05 & !ME2L331 & !ME2_i425 & !ME2_i426) & CASCADE(ME2L35);


--C1L261 is calibration_sources:inst_calibration_sources|rate_bit~41
--operation mode is normal

C1L261 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_rate[1] # Q44_sload_path[16]) # !M1_CS_ctrl_local.CS_rate[0] & !M1_CS_ctrl_local.CS_rate[1] & Q44_sload_path[17];


--C1L361 is calibration_sources:inst_calibration_sources|rate_bit~42
--operation mode is normal

C1L361 = C1L261 & (Q44_sload_path[14] # !M1_CS_ctrl_local.CS_rate[1]) # !C1L261 & Q44_sload_path[15] & M1_CS_ctrl_local.CS_rate[1];


--C1L061 is calibration_sources:inst_calibration_sources|rate_bit~39
--operation mode is normal

C1L061 = M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] # Q44_sload_path[19]) # !M1_CS_ctrl_local.CS_rate[1] & !M1_CS_ctrl_local.CS_rate[0] & Q44_sload_path[21];


--C1L161 is calibration_sources:inst_calibration_sources|rate_bit~40
--operation mode is normal

C1L161 = C1L061 & (Q44_sload_path[18] # !M1_CS_ctrl_local.CS_rate[0]) # !C1L061 & Q44_sload_path[20] & M1_CS_ctrl_local.CS_rate[0];


--C1L851 is calibration_sources:inst_calibration_sources|rate_bit~37
--operation mode is normal

C1L851 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_rate[1] # Q44_sload_path[24]) # !M1_CS_ctrl_local.CS_rate[0] & !M1_CS_ctrl_local.CS_rate[1] & Q44_sload_path[25];


--C1L951 is calibration_sources:inst_calibration_sources|rate_bit~38
--operation mode is normal

C1L951 = C1L851 & (Q44_sload_path[22] # !M1_CS_ctrl_local.CS_rate[1]) # !C1L851 & Q44_sload_path[23] & M1_CS_ctrl_local.CS_rate[1];


--C1L651 is calibration_sources:inst_calibration_sources|rate_bit~35
--operation mode is normal

C1L651 = M1_CS_ctrl_local.CS_rate[2] & (M1_CS_ctrl_local.CS_rate[3] # C1L161) # !M1_CS_ctrl_local.CS_rate[2] & !M1_CS_ctrl_local.CS_rate[3] & C1L951;


--C1L461 is calibration_sources:inst_calibration_sources|rate_bit~43
--operation mode is normal

C1L461 = M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] # Q44_sload_path[11]) # !M1_CS_ctrl_local.CS_rate[1] & !M1_CS_ctrl_local.CS_rate[0] & Q44_sload_path[13];


--C1L561 is calibration_sources:inst_calibration_sources|rate_bit~44
--operation mode is normal

C1L561 = C1L461 & (Q44_sload_path[10] # !M1_CS_ctrl_local.CS_rate[0]) # !C1L461 & Q44_sload_path[12] & M1_CS_ctrl_local.CS_rate[0];


--C1L751 is calibration_sources:inst_calibration_sources|rate_bit~36
--operation mode is normal

C1L751 = C1L651 & (C1L561 # !M1_CS_ctrl_local.CS_rate[3]) # !C1L651 & C1L361 & M1_CS_ctrl_local.CS_rate[3];


--C1L861 is calibration_sources:inst_calibration_sources|rate_bit~47
--operation mode is normal

C1L861 = M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] # Q44_sload_path[3]) # !M1_CS_ctrl_local.CS_rate[1] & !M1_CS_ctrl_local.CS_rate[0] & Q44_sload_path[5];


--C1L961 is calibration_sources:inst_calibration_sources|rate_bit~48
--operation mode is normal

C1L961 = C1L861 & (Q44_sload_path[2] # !M1_CS_ctrl_local.CS_rate[0]) # !C1L861 & Q44_sload_path[4] & M1_CS_ctrl_local.CS_rate[0];


--C1L071 is calibration_sources:inst_calibration_sources|rate_bit~427
--operation mode is normal

C1L071 = C1L961 & M1_CS_ctrl_local.CS_rate[2] & !M1_CS_ctrl_local.CS_rate[3];


--C1L171 is calibration_sources:inst_calibration_sources|rate_bit~428
--operation mode is normal

C1L171 = !M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] & Q44_sload_path[0] # !M1_CS_ctrl_local.CS_rate[0] & Q44_sload_path[1]);


--C1L661 is calibration_sources:inst_calibration_sources|rate_bit~45
--operation mode is normal

C1L661 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_rate[1] # Q44_sload_path[8]) # !M1_CS_ctrl_local.CS_rate[0] & !M1_CS_ctrl_local.CS_rate[1] & Q44_sload_path[9];


--C1L761 is calibration_sources:inst_calibration_sources|rate_bit~46
--operation mode is normal

C1L761 = C1L661 & (Q44_sload_path[6] # !M1_CS_ctrl_local.CS_rate[1]) # !C1L661 & Q44_sload_path[7] & M1_CS_ctrl_local.CS_rate[1];


--C1L271 is calibration_sources:inst_calibration_sources|rate_bit~429
--operation mode is normal

C1L271 = !M1_CS_ctrl_local.CS_rate[2] & (M1_CS_ctrl_local.CS_rate[3] & C1L171 # !M1_CS_ctrl_local.CS_rate[3] & C1L761);


--C1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit
--operation mode is normal

C1_delay_bit = DFFE(C1L371, GLOBAL(TE1_outclock1), , , C1L85);

--C1L371 is calibration_sources:inst_calibration_sources|rate_bit~430
--operation mode is normal

C1L371 = M1_CS_ctrl_local.CS_rate[4] & (C1L071 # C1L271) # !M1_CS_ctrl_local.CS_rate[4] & C1L751;


--C1L331 is calibration_sources:inst_calibration_sources|i~607
--operation mode is normal

C1L331 = (M1_CS_ctrl_local.CS_mode[0] & !C1_delay_bit & !M1_CS_ctrl_local.CS_mode[1]) & CASCADE(C1L371);


--C1L07 is calibration_sources:inst_calibration_sources|i56~452
--operation mode is normal

C1L07 = C1L28 & C1L38 & C1L48 & C1L58;

--C1L09 is calibration_sources:inst_calibration_sources|i56~505
--operation mode is normal

C1L09 = C1L28 & C1L38 & C1L48 & C1L58;


--C1L18 is calibration_sources:inst_calibration_sources|i56~496
--operation mode is normal

C1L18 = (C1L68 & C1L78 & C1L88 & C1L98) & CASCADE(C1L09);


--C1L17 is calibration_sources:inst_calibration_sources|i56~454
--operation mode is normal

C1L17 = C1L68 & C1L78;


--C1L27 is calibration_sources:inst_calibration_sources|i56~455
--operation mode is normal

C1L27 = C1L88 & C1L98;


--C1L231 is calibration_sources:inst_calibration_sources|i~604
--operation mode is normal

C1L231 = M1_CS_ctrl_local.CS_mode[1] & !M1_CS_ctrl_local.CS_mode[2] & !M1_CS_ctrl_local.CS_mode[0];


--DB1_inc[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[9]
--operation mode is normal

DB1_inc[9]_lut_out = DB1_inb[9];
DB1_inc[9] = DFFE(DB1_inc[9]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[8]
--operation mode is normal

DB1_inc[8]_lut_out = DB1_inb[8];
DB1_inc[8] = DFFE(DB1_inc[8]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[7]
--operation mode is normal

DB1_inc[7]_lut_out = DB1_inb[7];
DB1_inc[7] = DFFE(DB1_inc[7]_lut_out, GLOBAL(TE1_outclock0), , , );


--ZB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|IDLE~48
--operation mode is normal

ZB1L9 = !MB1L9Q & (ZB1L12Q # ZB1L71Q);


--ZB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~64
--operation mode is normal

ZB1L6 = !Q7_sload_path[2] & (ZB1L91Q # ZB1L81Q) # !ZB1L61Q;


--DB1_inc[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[6]
--operation mode is normal

DB1_inc[6]_lut_out = DB1_inb[6];
DB1_inc[6] = DFFE(DB1_inc[6]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[0]
--operation mode is normal

DB1_inc[0]_lut_out = DB1_inb[0];
DB1_inc[0] = DFFE(DB1_inc[0]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[1]
--operation mode is normal

DB1_inc[1]_lut_out = DB1_inb[1];
DB1_inc[1] = DFFE(DB1_inc[1]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[2]
--operation mode is normal

DB1_inc[2]_lut_out = DB1_inb[2];
DB1_inc[2] = DFFE(DB1_inc[2]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[3]
--operation mode is normal

DB1_inc[3]_lut_out = DB1_inb[3];
DB1_inc[3] = DFFE(DB1_inc[3]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[4]
--operation mode is normal

DB1_inc[4]_lut_out = DB1_inb[4];
DB1_inc[4] = DFFE(DB1_inc[4]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inc[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[5]
--operation mode is normal

DB1_inc[5]_lut_out = DB1_inb[5];
DB1_inc[5] = DFFE(DB1_inc[5]_lut_out, GLOBAL(TE1_outclock0), , , );


--ZB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~393
--operation mode is normal

ZB1L3 = ZB1L02Q & Q7_sload_path[4];


--ZB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~101
--operation mode is normal

ZB1L21 = !ZB1L61Q & (MB1L9Q # !DB1_max_level);


--ZB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~102
--operation mode is normal

ZB1L31 = ZB1L91Q & !DB1_max_level & !Q7_sload_path[2];


--DB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~75
--operation mode is normal

DB1L521 = DB1L601 # DB1L801 # DB1L011 # DB1L211;


--DB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~264
--operation mode is normal

DB1L1 = DB1L811 & (DB1L521 # DB1L411 # DB1L611);


--DB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~265
--operation mode is normal

DB1L2 = DB1L221 # DB1L021;


--DB1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~76
--operation mode is normal

DB1L621 = DB1L411 # DB1L611;


--DB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~267
--operation mode is normal

DB1L3 = DB1L521 # DB1L621 # DB1L811 # DB1L021;


--MB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
--operation mode is normal

MB1L42Q_lut_out = MB1L42Q & (ZB1L51Q & !MB1L9Q # !MB1_rxcteq9) # !MB1L42Q & ZB1L51Q & !MB1L9Q;
MB1L42Q = DFFE(MB1L42Q_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--MB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195
--operation mode is normal

MB1L71 = (MB1L42Q # MB1L82Q & !Q5_sload_path[3]) & CASCADE(MB1L61);


--FE2L4801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24
--operation mode is normal

FE2L4801Q_lut_out = FE2_st_mach_init & (FE2L913 # FE2L813 & FE2L4801Q);
FE2L4801Q = DFFE(FE2L4801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_l[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[3]
--operation mode is normal

FE2_l[3]_lut_out = FE2_st_mach_init & (FE2L872 # FE2L3801Q & FE2L242);
FE2_l[3] = DFFE(FE2_l[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_l[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[1]
--operation mode is normal

FE2_l[1]_lut_out = FE2_st_mach_init & (FE2L282 # FE2L482 & FE2_l[1]);
FE2_l[1] = DFFE(FE2_l[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_z[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[1]
--operation mode is normal

FE2_z[1]_lut_out = FE2_st_mach_init & (FE2L591 # FE2L299 & !FE2L951);
FE2_z[1] = DFFE(FE2_z[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_z[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[3]
--operation mode is normal

FE2_z[3]_lut_out = FE2_st_mach_init & (FE2L391 # FE2_z[3] & !FE2L989);
FE2_z[3] = DFFE(FE2_z[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~58
--operation mode is normal

FE2L342 = FE2_l[3] & FE2_z[3] & (FE2_l[1] $ !FE2_z[1]) # !FE2_l[3] & !FE2_z[3] & (FE2_l[1] $ !FE2_z[1]);


--FE2_l[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[2]
--operation mode is normal

FE2_l[2]_lut_out = FE2_st_mach_init & (FE2L082 # FE2L482 & FE2_l[2]);
FE2_l[2] = DFFE(FE2_l[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_l[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[4]
--operation mode is normal

FE2_l[4]_lut_out = FE2_st_mach_init & (FE2L472 # FE2L862 & FE2_l[4]);
FE2_l[4] = DFFE(FE2_l[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_z[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[4]
--operation mode is normal

FE2_z[4]_lut_out = FE2_st_mach_init & (FE2L291 # FE2L699 & !FE2L951);
FE2_z[4] = DFFE(FE2_z[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_z[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[2]
--operation mode is normal

FE2_z[2]_lut_out = FE2_st_mach_init & (FE2L491 # FE2L899 & !FE2L951);
FE2_z[2] = DFFE(FE2_z[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~59
--operation mode is normal

FE2L442 = FE2_l[2] & FE2_z[2] & (FE2_l[4] $ !FE2_z[4]) # !FE2_l[2] & !FE2_z[2] & (FE2_l[4] $ !FE2_z[4]);


--FE2_z[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[0]
--operation mode is normal

FE2_z[0]_lut_out = FE2_st_mach_init & (FE2L691 # FE2L0001 & !FE2L951);
FE2_z[0] = DFFE(FE2_z[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~60
--operation mode is normal

FE2L542 = FE2L342 & FE2L442 & !FE2_z[0];


--FE2_y[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[3]
--operation mode is normal

FE2_y[3]_lut_out = FE2_st_mach_init & (FE2L781 # FE2L481 & FE2_z[3]);
FE2_y[3] = DFFE(FE2_y[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_y[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[1]
--operation mode is normal

FE2_y[1]_lut_out = FE2_st_mach_init & (FE2L981 # FE2L481 & FE2_z[1]);
FE2_y[1] = DFFE(FE2_y[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~61
--operation mode is normal

FE2L642 = FE2_y[3] & FE2_l[3] & (FE2_y[1] $ !FE2_l[1]) # !FE2_y[3] & !FE2_l[3] & (FE2_y[1] $ !FE2_l[1]);


--FE2_y[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[2]
--operation mode is normal

FE2_y[2]_lut_out = FE2_st_mach_init & (FE2L881 # FE2L481 & FE2_z[2]);
FE2_y[2] = DFFE(FE2_y[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_y[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[4]
--operation mode is normal

FE2_y[4]_lut_out = FE2_st_mach_init & (FE2L681 # FE2L481 & FE2_z[4]);
FE2_y[4] = DFFE(FE2_y[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~62
--operation mode is normal

FE2L742 = FE2_y[2] & FE2_l[2] & (FE2_y[4] $ !FE2_l[4]) # !FE2_y[2] & !FE2_l[2] & (FE2_y[4] $ !FE2_l[4]);


--FE2_y[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[0]
--operation mode is normal

FE2_y[0]_lut_out = FE2_st_mach_init & (FE2L091 # FE2L937 & FE2_z[0]);
FE2_y[0] = DFFE(FE2_y[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~63
--operation mode is normal

FE2L842 = FE2L642 & FE2L742 & !FE2_y[0];


--FE2_l[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[5]
--operation mode is normal

FE2_l[5]_lut_out = FE2_st_mach_init & (FE2L172 # FE2L862 & FE2_l[5]);
FE2_l[5] = DFFE(FE2_l[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~64
--operation mode is normal

FE2L942 = !FE2_l[5] & (FE2L542 # FE2L842);


--FE2_ring_write_clk1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1
--operation mode is normal

FE2_ring_write_clk1_lut_out = FE2_ring_write_clk;
FE2_ring_write_clk1 = DFFE(FE2_ring_write_clk1_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1482~29
--operation mode is normal

FE2L813 = FE2_ring_write_clk1 & !FE2L6311Q;


--FE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1297~27
--operation mode is normal

FE2L732 = !FE2L7311Q & (FE2L788 # FE2_ring_write_clk1);


--FE2L3801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23
--operation mode is normal

FE2L3801Q_lut_out = FE2_ring_write_clk1 & FE2_st_mach_init & (FE2L713 # FE2L2801Q);
FE2L3801Q = DFFE(FE2L3801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L2801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22
--operation mode is normal

FE2L2801Q_lut_out = FE2_st_mach_init & (FE2L613 # FE2L2801Q & !FE2_ring_write_clk1);
FE2L2801Q = DFFE(FE2L2801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_p[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[5]
--operation mode is normal

FE2_p[5]_lut_out = FE2_k[5] & FE2_st_mach_init;
FE2_p[5] = DFFE(FE2_p[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1190~21
--operation mode is normal

FE2L512 = FE2_ring_write_clk1 & (FE2_p[5] # !FE2_l[5]);


--FE2L988 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1400
--operation mode is normal

FE2L988 = FE2_p[5] $ FE2_l[5];


--FE2_p[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[4]
--operation mode is normal

FE2_p[4]_lut_out = FE2_k[4] & FE2_st_mach_init;
FE2_p[4] = DFFE(FE2_p[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L289 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7861
--operation mode is normal

FE2L289 = FE2_l[4] & !FE2_p[4];


--FE2_p[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[1]
--operation mode is normal

FE2_p[1]_lut_out = FE2_k[1] & FE2_st_mach_init;
FE2_p[1] = DFFE(FE2_p[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_p[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[2]
--operation mode is normal

FE2_p[2]_lut_out = FE2_k[2] & FE2_st_mach_init;
FE2_p[2] = DFFE(FE2_p[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L389 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7862
--operation mode is normal

FE2L389 = FE2_l[2] & (FE2_l[1] & !FE2_p[1] # !FE2_p[2]) # !FE2_l[2] & FE2_l[1] & !FE2_p[1] & !FE2_p[2];


--FE2_p[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[3]
--operation mode is normal

FE2_p[3]_lut_out = FE2_k[3] & FE2_st_mach_init;
FE2_p[3] = DFFE(FE2_p[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L888 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1396
--operation mode is normal

FE2L888 = FE2_p[4] $ FE2_l[4];


--FE2L489 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7863
--operation mode is normal

FE2L489 = !FE2L888 & (FE2L389 & (FE2_l[3] # !FE2_p[3]) # !FE2L389 & FE2_l[3] & !FE2_p[3]);


--FE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1190~22
--operation mode is normal

FE2L612 = FE2L512 & (FE2L988 # !FE2L289 & !FE2L489);


--FE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~49
--operation mode is normal

FE2L903 = FE2L732 & (!FE2L612 # !FE2L2801Q) # !FE2L732 & !FE2L3801Q & (!FE2L612 # !FE2L2801Q);


--FE1L4801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24
--operation mode is normal

FE1L4801Q_lut_out = FE1_st_mach_init & (FE1L813 # FE1L713 & FE1L4801Q);
FE1L4801Q = DFFE(FE1L4801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_l[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[3]
--operation mode is normal

FE1_l[3]_lut_out = FE1_st_mach_init & (FE1L772 # FE1L3801Q & FE1L142);
FE1_l[3] = DFFE(FE1_l[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_l[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[1]
--operation mode is normal

FE1_l[1]_lut_out = FE1_st_mach_init & (FE1L182 # FE1L382 & FE1_l[1]);
FE1_l[1] = DFFE(FE1_l[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_z[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[1]
--operation mode is normal

FE1_z[1]_lut_out = FE1_st_mach_init & (FE1L591 # FE1L499 & !FE1L951);
FE1_z[1] = DFFE(FE1_z[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_z[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[3]
--operation mode is normal

FE1_z[3]_lut_out = FE1_st_mach_init & (FE1L391 # FE1_z[3] & !FE1L199);
FE1_z[3] = DFFE(FE1_z[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~58
--operation mode is normal

FE1L242 = FE1_l[3] & FE1_z[3] & (FE1_l[1] $ !FE1_z[1]) # !FE1_l[3] & !FE1_z[3] & (FE1_l[1] $ !FE1_z[1]);


--FE1_l[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[2]
--operation mode is normal

FE1_l[2]_lut_out = FE1_st_mach_init & (FE1L972 # FE1L382 & FE1_l[2]);
FE1_l[2] = DFFE(FE1_l[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_l[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[4]
--operation mode is normal

FE1_l[4]_lut_out = FE1_st_mach_init & (FE1L372 # FE1L762 & FE1_l[4]);
FE1_l[4] = DFFE(FE1_l[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_z[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[4]
--operation mode is normal

FE1_z[4]_lut_out = FE1_st_mach_init & (FE1L291 # FE1L899 & !FE1L951);
FE1_z[4] = DFFE(FE1_z[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_z[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[2]
--operation mode is normal

FE1_z[2]_lut_out = FE1_st_mach_init & (FE1L491 # FE1L0001 & !FE1L951);
FE1_z[2] = DFFE(FE1_z[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~59
--operation mode is normal

FE1L342 = FE1_l[2] & FE1_z[2] & (FE1_l[4] $ !FE1_z[4]) # !FE1_l[2] & !FE1_z[2] & (FE1_l[4] $ !FE1_z[4]);


--FE1_z[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[0]
--operation mode is normal

FE1_z[0]_lut_out = FE1_st_mach_init & (FE1L691 # FE1L2001 & !FE1L951);
FE1_z[0] = DFFE(FE1_z[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~60
--operation mode is normal

FE1L442 = FE1L242 & FE1L342 & !FE1_z[0];


--FE1_y[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[3]
--operation mode is normal

FE1_y[3]_lut_out = FE1_st_mach_init & (FE1L781 # FE1L481 & FE1_z[3]);
FE1_y[3] = DFFE(FE1_y[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_y[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[1]
--operation mode is normal

FE1_y[1]_lut_out = FE1_st_mach_init & (FE1L981 # FE1L481 & FE1_z[1]);
FE1_y[1] = DFFE(FE1_y[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~61
--operation mode is normal

FE1L542 = FE1_y[3] & FE1_l[3] & (FE1_y[1] $ !FE1_l[1]) # !FE1_y[3] & !FE1_l[3] & (FE1_y[1] $ !FE1_l[1]);


--FE1_y[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[2]
--operation mode is normal

FE1_y[2]_lut_out = FE1_st_mach_init & (FE1L881 # FE1L481 & FE1_z[2]);
FE1_y[2] = DFFE(FE1_y[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_y[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[4]
--operation mode is normal

FE1_y[4]_lut_out = FE1_st_mach_init & (FE1L681 # FE1L481 & FE1_z[4]);
FE1_y[4] = DFFE(FE1_y[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~62
--operation mode is normal

FE1L642 = FE1_y[2] & FE1_l[2] & (FE1_y[4] $ !FE1_l[4]) # !FE1_y[2] & !FE1_l[2] & (FE1_y[4] $ !FE1_l[4]);


--FE1_y[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[0]
--operation mode is normal

FE1_y[0]_lut_out = FE1_st_mach_init & (FE1L091 # FE1L937 & FE1_z[0]);
FE1_y[0] = DFFE(FE1_y[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~63
--operation mode is normal

FE1L742 = FE1L542 & FE1L642 & !FE1_y[0];


--FE1_l[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[5]
--operation mode is normal

FE1_l[5]_lut_out = FE1_st_mach_init & (FE1L072 # FE1L762 & FE1_l[5]);
FE1_l[5] = DFFE(FE1_l[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~64
--operation mode is normal

FE1L842 = !FE1_l[5] & (FE1L442 # FE1L742);


--FE1_ring_write_clk1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1
--operation mode is normal

FE1_ring_write_clk1_lut_out = FE1_ring_write_clk;
FE1_ring_write_clk1 = DFFE(FE1_ring_write_clk1_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1482~29
--operation mode is normal

FE1L713 = FE1_ring_write_clk1 & !FE1L6311Q;


--FE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1297~27
--operation mode is normal

FE1L632 = !FE1L7311Q & (FE1L688 # FE1_ring_write_clk1);


--FE1L3801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23
--operation mode is normal

FE1L3801Q_lut_out = FE1_ring_write_clk1 & FE1_st_mach_init & (FE1L613 # FE1L2801Q);
FE1L3801Q = DFFE(FE1L3801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L2801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22
--operation mode is normal

FE1L2801Q_lut_out = FE1_st_mach_init & (FE1L513 # FE1L2801Q & !FE1_ring_write_clk1);
FE1L2801Q = DFFE(FE1L2801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_p[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[5]
--operation mode is normal

FE1_p[5]_lut_out = FE1_k[5] & FE1_st_mach_init;
FE1_p[5] = DFFE(FE1_p[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1190~21
--operation mode is normal

FE1L512 = FE1_ring_write_clk1 & (FE1_p[5] # !FE1_l[5]);


--FE1L888 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1408
--operation mode is normal

FE1L888 = FE1_p[5] $ FE1_l[5];


--FE1_p[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[4]
--operation mode is normal

FE1_p[4]_lut_out = FE1_k[4] & FE1_st_mach_init;
FE1_p[4] = DFFE(FE1_p[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L489 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7836
--operation mode is normal

FE1L489 = FE1_l[4] & !FE1_p[4];


--FE1_p[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[1]
--operation mode is normal

FE1_p[1]_lut_out = FE1_k[1] & FE1_st_mach_init;
FE1_p[1] = DFFE(FE1_p[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_p[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[2]
--operation mode is normal

FE1_p[2]_lut_out = FE1_k[2] & FE1_st_mach_init;
FE1_p[2] = DFFE(FE1_p[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L589 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7837
--operation mode is normal

FE1L589 = FE1_l[2] & (FE1_l[1] & !FE1_p[1] # !FE1_p[2]) # !FE1_l[2] & FE1_l[1] & !FE1_p[1] & !FE1_p[2];


--FE1_p[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[3]
--operation mode is normal

FE1_p[3]_lut_out = FE1_k[3] & FE1_st_mach_init;
FE1_p[3] = DFFE(FE1_p[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L788 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1404
--operation mode is normal

FE1L788 = FE1_p[4] $ FE1_l[4];


--FE1L689 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7838
--operation mode is normal

FE1L689 = !FE1L788 & (FE1L589 & (FE1_l[3] # !FE1_p[3]) # !FE1L589 & FE1_l[3] & !FE1_p[3]);


--FE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1190~22
--operation mode is normal

FE1L612 = FE1L512 & (FE1L888 # !FE1L489 & !FE1L689);


--FE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~49
--operation mode is normal

FE1L803 = FE1L632 & (!FE1L612 # !FE1L2801Q) # !FE1L632 & !FE1L3801Q & (!FE1L612 # !FE1L2801Q);


--GE2L014 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11053
--operation mode is normal

GE2L014 = (!GE2_ram_address_header[10] & !GE2_ram_address_header[9] & !GE2_ram_address_header[8]) & CASCADE(GE2L314);


--GE1L014 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11134
--operation mode is normal

GE1L014 = (!GE1_ram_address_header[10] & !GE1_ram_address_header[9] & !GE1_ram_address_header[8]) & CASCADE(GE1L614);


--FE1L9211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25
--operation mode is normal

FE1L9211Q_lut_out = FE1L8211Q;
FE1L9211Q = DFFE(FE1L9211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_atwd_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk
--operation mode is normal

FE1_atwd_bfr_clk_lut_out = !FE1_atwd_bfr_clk & !FE1L8311Q & FE1L1 & FE1L4211Q;
FE1_atwd_bfr_clk = DFFE(FE1_atwd_bfr_clk_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_fadc_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en
--operation mode is normal

FE1_fadc_bfr_en_lut_out = FE1_i2252 & !FE1_i2239 & !FE1L8311Q;
FE1_fadc_bfr_en = DFFE(FE1_fadc_bfr_en_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_fadc_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk
--operation mode is normal

FE1_fadc_bfr_clk_lut_out = !FE1_i2239 & !FE1_fadc_bfr_clk & !FE1L8311Q & FE1_i2252;
FE1_fadc_bfr_clk = DFFE(FE1_fadc_bfr_clk_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L19 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i91~14
--operation mode is normal

FE1L19 = FE1_fadc_bfr_en & FE1_fadc_bfr_clk;


--FE1L5311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31
--operation mode is normal

FE1L5311Q_lut_out = FE1L4311Q;
FE1L5311Q = DFFE(FE1L5311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L4311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30
--operation mode is normal

FE1L4311Q_lut_out = FE1L2311Q & (FE1_atwd_done & FE1_atwd_start # !WD1L582);
FE1L4311Q = DFFE(FE1L4311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L789 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7839
--operation mode is normal

FE1L789 = !FE1L5311Q & !FE1L4311Q & !FE1L0311Q & !FE1L9211Q;


--FE1L4301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7893
--operation mode is normal

FE1L4301 = (!FE1L7311Q & !FE1L6311Q) & CASCADE(FE1L789);

--FE1L5301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7895
--operation mode is normal

FE1L5301 = (!FE1L7311Q & !FE1L6311Q) & CASCADE(FE1L789);


--FE1L29 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i95~0
--operation mode is normal

FE1L29 = FE1_fadc_bfr_en & (FE1_fadc_bfr_clk # FE1_atwd_bfr_clk & FE1_atwd_bfr_en) # !FE1_fadc_bfr_en & FE1_atwd_bfr_clk & FE1_atwd_bfr_en;

--FE1L39 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i95~3
--operation mode is normal

FE1L39 = FE1_fadc_bfr_en & (FE1_fadc_bfr_clk # FE1_atwd_bfr_clk & FE1_atwd_bfr_en) # !FE1_fadc_bfr_en & FE1_atwd_bfr_clk & FE1_atwd_bfr_en;


--FE2L9211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25
--operation mode is normal

FE2L9211Q_lut_out = FE2L8211Q;
FE2L9211Q = DFFE(FE2L9211Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_atwd_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk
--operation mode is normal

FE2_atwd_bfr_clk_lut_out = !FE2_atwd_bfr_clk & !FE2L8311Q & FE2L1 & FE2L4211Q;
FE2_atwd_bfr_clk = DFFE(FE2_atwd_bfr_clk_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_fadc_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en
--operation mode is normal

FE2_fadc_bfr_en_lut_out = FE2_i2252 & !FE2_i2239 & !FE2L8311Q;
FE2_fadc_bfr_en = DFFE(FE2_fadc_bfr_en_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_fadc_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk
--operation mode is normal

FE2_fadc_bfr_clk_lut_out = !FE2_i2239 & !FE2_fadc_bfr_clk & !FE2L8311Q & FE2_i2252;
FE2_fadc_bfr_clk = DFFE(FE2_fadc_bfr_clk_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L19 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i91~14
--operation mode is normal

FE2L19 = FE2_fadc_bfr_en & FE2_fadc_bfr_clk;


--FE2L5311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31
--operation mode is normal

FE2L5311Q_lut_out = FE2L4311Q;
FE2L5311Q = DFFE(FE2L5311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L4311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30
--operation mode is normal

FE2L4311Q_lut_out = FE2L2311Q & (FE2_atwd_done & FE2_atwd_start # !WD2L482);
FE2L4311Q = DFFE(FE2L4311Q_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L589 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7864
--operation mode is normal

FE2L589 = !FE2L5311Q & !FE2L4311Q & !FE2L0311Q & !FE2L9211Q;


--FE2L4301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7920
--operation mode is normal

FE2L4301 = (!FE2L7311Q & !FE2L6311Q) & CASCADE(FE2L589);

--FE2L5301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7922
--operation mode is normal

FE2L5301 = (!FE2L7311Q & !FE2L6311Q) & CASCADE(FE2L589);


--FE2L29 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i95~0
--operation mode is normal

FE2L29 = FE2_fadc_bfr_en & (FE2_fadc_bfr_clk # FE2_atwd_bfr_clk & FE2_atwd_bfr_en) # !FE2_fadc_bfr_en & FE2_atwd_bfr_clk & FE2_atwd_bfr_en;

--FE2L39 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i95~3
--operation mode is normal

FE2L39 = FE2_fadc_bfr_en & (FE2_fadc_bfr_clk # FE2_atwd_bfr_clk & FE2_atwd_bfr_en) # !FE2_fadc_bfr_en & FE2_atwd_bfr_clk & FE2_atwd_bfr_en;


--WD1_header_1.chargestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[8]
--operation mode is normal

WD1_header_1.chargestamp[8]_lut_out = EE1_fadc_postpeak[8];
WD1_header_1.chargestamp[8] = DFFE(WD1_header_1.chargestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[8]
--operation mode is normal

WD1_header_0.chargestamp[8]_lut_out = EE1_fadc_postpeak[8];
WD1_header_0.chargestamp[8] = DFFE(WD1_header_0.chargestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--GE1L03 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~126
--operation mode is normal

GE1L03 = GE1L21Q & (GE1L71Q # GE1L61Q);


--WD1_header_1.chargestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[16]
--operation mode is normal

WD1_header_1.chargestamp[16]_lut_out = EE1_fadc_peak[7];
WD1_header_1.chargestamp[16] = DFFE(WD1_header_1.chargestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[16]
--operation mode is normal

WD1_header_0.chargestamp[16]_lut_out = EE1_fadc_peak[7];
WD1_header_0.chargestamp[16] = DFFE(WD1_header_0.chargestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[0]
--operation mode is normal

WD1_header_1.chargestamp[0]_lut_out = EE1_fadc_postpeak[0];
WD1_header_1.chargestamp[0] = DFFE(WD1_header_1.chargestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[0]
--operation mode is normal

WD1_header_0.chargestamp[0]_lut_out = EE1_fadc_postpeak[0];
WD1_header_0.chargestamp[0] = DFFE(WD1_header_0.chargestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[24]
--operation mode is normal

WD1_header_1.chargestamp[24]_lut_out = EE1_fadc_prepeak[6];
WD1_header_1.chargestamp[24] = DFFE(WD1_header_1.chargestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[24]
--operation mode is normal

WD1_header_0.chargestamp[24]_lut_out = EE1_fadc_prepeak[6];
WD1_header_0.chargestamp[24] = DFFE(WD1_header_0.chargestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--FE1_flagged_rl_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8]
--operation mode is normal

FE1_flagged_rl_compr[8]_lut_out = FE1_st_mach_init & (FE1L002 # FE1_flagged_rl_compr[8] & !FE1L199);
FE1_flagged_rl_compr[8] = DFFE(FE1_flagged_rl_compr[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[0]
--operation mode is normal

FE1_j[0]_lut_out = FE1_st_mach_init & (FE1L461 # FE1L8001 & !FE1L951);
FE1_j[0] = DFFE(FE1_j[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[1]
--operation mode is normal

FE1_j[1]_lut_out = FE1_st_mach_init & (FE1L361 # FE1L1101 & !FE1L951);
FE1_j[1] = DFFE(FE1_j[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[2]
--operation mode is normal

FE1_j[2]_lut_out = FE1_st_mach_init & (FE1L261 # FE1L4101 & !FE1L951);
FE1_j[2] = DFFE(FE1_j[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[3]
--operation mode is normal

FE1_j[3]_lut_out = FE1_st_mach_init & (FE1L161 # FE1_j[3] & !FE1L199);
FE1_j[3] = DFFE(FE1_j[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_j[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[4]
--operation mode is normal

FE1_j[4]_lut_out = FE1_st_mach_init & (FE1L061 # FE1L9101 & !FE1L951);
FE1_j[4] = DFFE(FE1_j[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7]
--operation mode is normal

FE1_flagged_rl_compr[7]_lut_out = FE1_st_mach_init & (FE1L102 # FE1_flagged_rl_compr[7] & !FE1L199);
FE1_flagged_rl_compr[7] = DFFE(FE1_flagged_rl_compr[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9]
--operation mode is normal

FE1_flagged_rl_compr[9]_lut_out = FE1_st_mach_init & (FE1L991 # FE1_flagged_rl_compr[9] & !FE1L199);
FE1_flagged_rl_compr[9] = DFFE(FE1_flagged_rl_compr[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4]
--operation mode is normal

FE1_flagged_rl_compr[4]_lut_out = FE1_st_mach_init & (FE1L402 # FE1_flagged_rl_compr[4] & !FE1L199);
FE1_flagged_rl_compr[4] = DFFE(FE1_flagged_rl_compr[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3]
--operation mode is normal

FE1_flagged_rl_compr[3]_lut_out = FE1_st_mach_init & (FE1L502 # FE1_flagged_rl_compr[3] & !FE1L199);
FE1_flagged_rl_compr[3] = DFFE(FE1_flagged_rl_compr[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1]
--operation mode is normal

FE1_flagged_rl_compr[1]_lut_out = FE1_st_mach_init & (FE1L702 # FE1_flagged_rl_compr[1] & !FE1L199);
FE1_flagged_rl_compr[1] = DFFE(FE1_flagged_rl_compr[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2]
--operation mode is normal

FE1_flagged_rl_compr[2]_lut_out = FE1_st_mach_init & (FE1L602 # FE1_flagged_rl_compr[2] & !FE1L199);
FE1_flagged_rl_compr[2] = DFFE(FE1_flagged_rl_compr[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0]
--operation mode is normal

FE1_flagged_rl_compr[0]_lut_out = FE1_st_mach_init & (FE1L802 # FE1_flagged_rl_compr[0] & !FE1L199);
FE1_flagged_rl_compr[0] = DFFE(FE1_flagged_rl_compr[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6]
--operation mode is normal

FE1_flagged_rl_compr[6]_lut_out = FE1_st_mach_init & (FE1L202 # FE1_flagged_rl_compr[6] & !FE1L199);
FE1_flagged_rl_compr[6] = DFFE(FE1_flagged_rl_compr[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5]
--operation mode is normal

FE1_flagged_rl_compr[5]_lut_out = FE1_st_mach_init & (FE1L302 # FE1_flagged_rl_compr[5] & !FE1L199);
FE1_flagged_rl_compr[5] = DFFE(FE1_flagged_rl_compr[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_flagged_rl_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10]
--operation mode is normal

FE1_flagged_rl_compr[10]_lut_out = FE1_st_mach_init & (FE1L891 # FE1_flagged_rl_compr[10] & !FE1L199);
FE1_flagged_rl_compr[10] = DFFE(FE1_flagged_rl_compr[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_ring_write_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly
--operation mode is normal

FE1_ring_write_en_dly_lut_out = FE1_ring_write_en;
FE1_ring_write_en_dly = DFFE(FE1_ring_write_en_dly_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L367 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~582
--operation mode is normal

FE1L367 = FE1_i[4] # FE1_i[3] & (FE1_i[1] # FE1_i[2]);


--FE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~255
--operation mode is normal

FE1L362 = FE1L2801Q & (FE1_i[1] $ (FE1L612 & FE1L367));


--FE1L1801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21
--operation mode is normal

FE1L1801Q_lut_out = FE1_st_mach_init & (FE1L213 # FE1_read_idle_en & FE1L1801Q);
FE1L1801Q = DFFE(FE1L1801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_i1216 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1216
--operation mode is normal

FE1_i1216 = FE1L7311Q # !FE1_ring_write_clk1;


--FE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~256
--operation mode is normal

FE1L462 = FE1_i[1] & (FE1L1801Q # FE1L3801Q & !FE1L732) # !FE1_i[1] & FE1L3801Q & FE1L732;


--FE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~65
--operation mode is normal

FE1L942 = FE1L6311Q # !FE1_l[5] & (FE1L442 # FE1L742);


--FE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1399~5
--operation mode is normal

FE1L152 = FE1_i[1] $ (!FE1L713 & FE1L942 & FE1L367);


--FE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~257
--operation mode is normal

FE1L562 = FE1L362 # FE1L462 # FE1L4801Q & FE1L152;


--FE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~363
--operation mode is normal

FE1L652 = FE1L942 & FE1L4801Q & FE1L367 & !FE1L713;


--FE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~364
--operation mode is normal

FE1L752 = FE1L2801Q & FE1L612 & FE1L367;


--FE1_i1219 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219
--operation mode is normal

FE1_i1219 = FE1L7311Q # !FE1L688;

--FE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~7
--operation mode is normal

FE1L222 = FE1L7311Q # !FE1L688;


--FE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~365
--operation mode is normal

FE1L852 = FE1_i1216 & FE1_i1219 & FE1L3801Q & FE1L367;


--FE1L667 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~984
--operation mode is normal

FE1L667 = FE1_i[1] $ FE1_i[2];


--FE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~366
--operation mode is normal

FE1L952 = !FE1L667 & (FE1L652 # FE1L752 # FE1L852);


--FE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~367
--operation mode is normal

FE1L062 = FE1L4801Q & (FE1L713 # !FE1L367 # !FE1L942);


--FE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~368
--operation mode is normal

FE1L162 = FE1L1801Q # FE1L3801Q & (!FE1L832 # !FE1L367);


--FE1L767 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~985
--operation mode is normal

FE1L767 = FE1_i[1] # FE1_i[2];


--FE1L912 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1207~0
--operation mode is normal

FE1L912 = FE1L612 & (FE1_i[4] # FE1L767 & FE1_i[3]);


--FE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~369
--operation mode is normal

FE1L262 = FE1L062 # FE1L162 # FE1L2801Q & !FE1L912;


--FE1L812 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1198~81
--operation mode is normal

FE1L812 = FE1_i[3] $ (FE1_i[1] # FE1_i[2] # !FE1_i[4]);


--FE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1461~391
--operation mode is normal

FE1L452 = FE1L812 & (FE1L052 & FE1L4801Q # !FE1L803);


--FE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1460~463
--operation mode is normal

FE1L252 = FE1L3801Q & !FE1L7311Q & (FE1L688 # FE1_ring_write_clk1);


--FE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1006
--operation mode is normal

FE1L662 = !FE1L1801Q & (FE1L942 & !FE1L713 # !FE1L4801Q);


--FE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1461~392
--operation mode is normal

FE1L552 = FE1L252 # FE1L2801Q & !FE1L612 # !FE1L662;


--FE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1197~4
--operation mode is normal

FE1L712 = FE1_i[4] $ (FE1_i[1] # FE1_i[2]) # !FE1_i[3];


--FE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1460~464
--operation mode is normal

FE1L352 = !FE1L712 & (FE1L052 & FE1L4801Q # !FE1L803);


--WD2_header_1.chargestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[8]
--operation mode is normal

WD2_header_1.chargestamp[8]_lut_out = EE2_fadc_postpeak[8];
WD2_header_1.chargestamp[8] = DFFE(WD2_header_1.chargestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[8]
--operation mode is normal

WD2_header_0.chargestamp[8]_lut_out = EE2_fadc_postpeak[8];
WD2_header_0.chargestamp[8] = DFFE(WD2_header_0.chargestamp[8]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--GE2L03 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~127
--operation mode is normal

GE2L03 = GE2L21Q & (GE2L71Q # GE2L61Q);


--WD2_header_1.chargestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[16]
--operation mode is normal

WD2_header_1.chargestamp[16]_lut_out = EE2_fadc_peak[7];
WD2_header_1.chargestamp[16] = DFFE(WD2_header_1.chargestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[16]
--operation mode is normal

WD2_header_0.chargestamp[16]_lut_out = EE2_fadc_peak[7];
WD2_header_0.chargestamp[16] = DFFE(WD2_header_0.chargestamp[16]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[0]
--operation mode is normal

WD2_header_1.chargestamp[0]_lut_out = EE2_fadc_postpeak[0];
WD2_header_1.chargestamp[0] = DFFE(WD2_header_1.chargestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[0]
--operation mode is normal

WD2_header_0.chargestamp[0]_lut_out = EE2_fadc_postpeak[0];
WD2_header_0.chargestamp[0] = DFFE(WD2_header_0.chargestamp[0]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[24]
--operation mode is normal

WD2_header_1.chargestamp[24]_lut_out = EE2_fadc_prepeak[6];
WD2_header_1.chargestamp[24] = DFFE(WD2_header_1.chargestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[24]
--operation mode is normal

WD2_header_0.chargestamp[24]_lut_out = EE2_fadc_prepeak[6];
WD2_header_0.chargestamp[24] = DFFE(WD2_header_0.chargestamp[24]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--FE2_flagged_rl_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8]
--operation mode is normal

FE2_flagged_rl_compr[8]_lut_out = FE2_st_mach_init & (FE2L002 # FE2_flagged_rl_compr[8] & !FE2L989);
FE2_flagged_rl_compr[8] = DFFE(FE2_flagged_rl_compr[8]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[0]
--operation mode is normal

FE2_j[0]_lut_out = FE2_st_mach_init & (FE2L461 # FE2L6001 & !FE2L951);
FE2_j[0] = DFFE(FE2_j[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[1]
--operation mode is normal

FE2_j[1]_lut_out = FE2_st_mach_init & (FE2L361 # FE2L9001 & !FE2L951);
FE2_j[1] = DFFE(FE2_j[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[2]
--operation mode is normal

FE2_j[2]_lut_out = FE2_st_mach_init & (FE2L261 # FE2L2101 & !FE2L951);
FE2_j[2] = DFFE(FE2_j[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[3]
--operation mode is normal

FE2_j[3]_lut_out = FE2_st_mach_init & (FE2L161 # FE2_j[3] & !FE2L989);
FE2_j[3] = DFFE(FE2_j[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_j[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[4]
--operation mode is normal

FE2_j[4]_lut_out = FE2_st_mach_init & (FE2L061 # FE2L7101 & !FE2L951);
FE2_j[4] = DFFE(FE2_j[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7]
--operation mode is normal

FE2_flagged_rl_compr[7]_lut_out = FE2_st_mach_init & (FE2L102 # FE2_flagged_rl_compr[7] & !FE2L989);
FE2_flagged_rl_compr[7] = DFFE(FE2_flagged_rl_compr[7]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9]
--operation mode is normal

FE2_flagged_rl_compr[9]_lut_out = FE2_st_mach_init & (FE2L991 # FE2_flagged_rl_compr[9] & !FE2L989);
FE2_flagged_rl_compr[9] = DFFE(FE2_flagged_rl_compr[9]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4]
--operation mode is normal

FE2_flagged_rl_compr[4]_lut_out = FE2_st_mach_init & (FE2L402 # FE2_flagged_rl_compr[4] & !FE2L989);
FE2_flagged_rl_compr[4] = DFFE(FE2_flagged_rl_compr[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3]
--operation mode is normal

FE2_flagged_rl_compr[3]_lut_out = FE2_st_mach_init & (FE2L502 # FE2_flagged_rl_compr[3] & !FE2L989);
FE2_flagged_rl_compr[3] = DFFE(FE2_flagged_rl_compr[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1]
--operation mode is normal

FE2_flagged_rl_compr[1]_lut_out = FE2_st_mach_init & (FE2L702 # FE2_flagged_rl_compr[1] & !FE2L989);
FE2_flagged_rl_compr[1] = DFFE(FE2_flagged_rl_compr[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2]
--operation mode is normal

FE2_flagged_rl_compr[2]_lut_out = FE2_st_mach_init & (FE2L602 # FE2_flagged_rl_compr[2] & !FE2L989);
FE2_flagged_rl_compr[2] = DFFE(FE2_flagged_rl_compr[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0]
--operation mode is normal

FE2_flagged_rl_compr[0]_lut_out = FE2_st_mach_init & (FE2L802 # FE2_flagged_rl_compr[0] & !FE2L989);
FE2_flagged_rl_compr[0] = DFFE(FE2_flagged_rl_compr[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6]
--operation mode is normal

FE2_flagged_rl_compr[6]_lut_out = FE2_st_mach_init & (FE2L202 # FE2_flagged_rl_compr[6] & !FE2L989);
FE2_flagged_rl_compr[6] = DFFE(FE2_flagged_rl_compr[6]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5]
--operation mode is normal

FE2_flagged_rl_compr[5]_lut_out = FE2_st_mach_init & (FE2L302 # FE2_flagged_rl_compr[5] & !FE2L989);
FE2_flagged_rl_compr[5] = DFFE(FE2_flagged_rl_compr[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_flagged_rl_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10]
--operation mode is normal

FE2_flagged_rl_compr[10]_lut_out = FE2_st_mach_init & (FE2L891 # FE2_flagged_rl_compr[10] & !FE2L989);
FE2_flagged_rl_compr[10] = DFFE(FE2_flagged_rl_compr[10]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_ring_write_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly
--operation mode is normal

FE2_ring_write_en_dly_lut_out = FE2_ring_write_en;
FE2_ring_write_en_dly = DFFE(FE2_ring_write_en_dly_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L467 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~582
--operation mode is normal

FE2L467 = FE2_i[4] # FE2_i[3] & (FE2_i[1] # FE2_i[2]);


--FE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~239
--operation mode is normal

FE2L462 = FE2L2801Q & (FE2_i[1] $ (FE2L612 & FE2L467));


--FE2L1801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21
--operation mode is normal

FE2L1801Q_lut_out = FE2_st_mach_init & (FE2L313 # FE2_read_idle_en & FE2L1801Q);
FE2L1801Q = DFFE(FE2L1801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_i1216 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1216
--operation mode is normal

FE2_i1216 = FE2L7311Q # !FE2_ring_write_clk1;


--FE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~240
--operation mode is normal

FE2L562 = FE2_i[1] & (FE2L1801Q # FE2L3801Q & !FE2L832) # !FE2_i[1] & FE2L3801Q & FE2L832;


--FE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~65
--operation mode is normal

FE2L052 = FE2L6311Q # !FE2_l[5] & (FE2L542 # FE2L842);


--FE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1399~5
--operation mode is normal

FE2L252 = FE2_i[1] $ (!FE2L813 & FE2L052 & FE2L467);


--FE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~241
--operation mode is normal

FE2L662 = FE2L462 # FE2L562 # FE2L4801Q & FE2L252;


--FE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~363
--operation mode is normal

FE2L752 = FE2L052 & FE2L4801Q & FE2L467 & !FE2L813;


--FE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~364
--operation mode is normal

FE2L852 = FE2L2801Q & FE2L612 & FE2L467;


--FE2_i1219 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219
--operation mode is normal

FE2_i1219 = FE2L7311Q # !FE2L788;

--FE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~7
--operation mode is normal

FE2L222 = FE2L7311Q # !FE2L788;


--FE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~365
--operation mode is normal

FE2L952 = FE2_i1216 & FE2_i1219 & FE2L3801Q & FE2L467;


--FE2L767 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~976
--operation mode is normal

FE2L767 = FE2_i[1] $ FE2_i[2];


--FE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~366
--operation mode is normal

FE2L062 = !FE2L767 & (FE2L752 # FE2L852 # FE2L952);


--FE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~367
--operation mode is normal

FE2L162 = FE2L4801Q & (FE2L813 # !FE2L467 # !FE2L052);


--FE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~368
--operation mode is normal

FE2L262 = FE2L1801Q # FE2L3801Q & (!FE2L932 # !FE2L467);


--FE2L867 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~977
--operation mode is normal

FE2L867 = FE2_i[1] # FE2_i[2];


--FE2L912 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1207~0
--operation mode is normal

FE2L912 = FE2L612 & (FE2_i[4] # FE2L867 & FE2_i[3]);


--FE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~369
--operation mode is normal

FE2L362 = FE2L162 # FE2L262 # FE2L2801Q & !FE2L912;


--FE2L812 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1198~81
--operation mode is normal

FE2L812 = FE2_i[3] $ (FE2_i[1] # FE2_i[2] # !FE2_i[4]);


--FE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1461~385
--operation mode is normal

FE2L552 = FE2L812 & (FE2L152 & FE2L4801Q # !FE2L903);


--FE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1460~441
--operation mode is normal

FE2L352 = FE2L3801Q & !FE2L7311Q & (FE2L788 # FE2_ring_write_clk1);


--FE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1018
--operation mode is normal

FE2L762 = !FE2L1801Q & (FE2L052 & !FE2L813 # !FE2L4801Q);


--FE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1461~386
--operation mode is normal

FE2L652 = FE2L352 # FE2L2801Q & !FE2L612 # !FE2L762;


--FE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1197~4
--operation mode is normal

FE2L712 = FE2_i[4] $ (FE2_i[1] # FE2_i[2]) # !FE2_i[3];


--FE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1460~442
--operation mode is normal

FE2L452 = !FE2L712 & (FE2L152 & FE2L4801Q # !FE2L903);


--WD1_header_1.chargestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[9]
--operation mode is normal

WD1_header_1.chargestamp[9]_lut_out = EE1_fadc_peak[0];
WD1_header_1.chargestamp[9] = DFFE(WD1_header_1.chargestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[9]
--operation mode is normal

WD1_header_0.chargestamp[9]_lut_out = EE1_fadc_peak[0];
WD1_header_0.chargestamp[9] = DFFE(WD1_header_0.chargestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[17]
--operation mode is normal

WD1_header_1.chargestamp[17]_lut_out = EE1_fadc_peak[8];
WD1_header_1.chargestamp[17] = DFFE(WD1_header_1.chargestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[17]
--operation mode is normal

WD1_header_0.chargestamp[17]_lut_out = EE1_fadc_peak[8];
WD1_header_0.chargestamp[17] = DFFE(WD1_header_0.chargestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[25]
--operation mode is normal

WD1_header_1.chargestamp[25]_lut_out = EE1_fadc_prepeak[7];
WD1_header_1.chargestamp[25] = DFFE(WD1_header_1.chargestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[25]
--operation mode is normal

WD1_header_0.chargestamp[25]_lut_out = EE1_fadc_prepeak[7];
WD1_header_0.chargestamp[25] = DFFE(WD1_header_0.chargestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD2_header_1.chargestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[9]
--operation mode is normal

WD2_header_1.chargestamp[9]_lut_out = EE2_fadc_peak[0];
WD2_header_1.chargestamp[9] = DFFE(WD2_header_1.chargestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[9]
--operation mode is normal

WD2_header_0.chargestamp[9]_lut_out = EE2_fadc_peak[0];
WD2_header_0.chargestamp[9] = DFFE(WD2_header_0.chargestamp[9]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[17]
--operation mode is normal

WD2_header_1.chargestamp[17]_lut_out = EE2_fadc_peak[8];
WD2_header_1.chargestamp[17] = DFFE(WD2_header_1.chargestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[17]
--operation mode is normal

WD2_header_0.chargestamp[17]_lut_out = EE2_fadc_peak[8];
WD2_header_0.chargestamp[17] = DFFE(WD2_header_0.chargestamp[17]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[25]
--operation mode is normal

WD2_header_1.chargestamp[25]_lut_out = EE2_fadc_prepeak[7];
WD2_header_1.chargestamp[25] = DFFE(WD2_header_1.chargestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[25]
--operation mode is normal

WD2_header_0.chargestamp[25]_lut_out = EE2_fadc_prepeak[7];
WD2_header_0.chargestamp[25] = DFFE(WD2_header_0.chargestamp[25]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[10]
--operation mode is normal

WD1_header_1.chargestamp[10]_lut_out = EE1_fadc_peak[1];
WD1_header_1.chargestamp[10] = DFFE(WD1_header_1.chargestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[10]
--operation mode is normal

WD1_header_0.chargestamp[10]_lut_out = EE1_fadc_peak[1];
WD1_header_0.chargestamp[10] = DFFE(WD1_header_0.chargestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[18]
--operation mode is normal

WD1_header_1.chargestamp[18]_lut_out = EE1_fadc_prepeak[0];
WD1_header_1.chargestamp[18] = DFFE(WD1_header_1.chargestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[18]
--operation mode is normal

WD1_header_0.chargestamp[18]_lut_out = EE1_fadc_prepeak[0];
WD1_header_0.chargestamp[18] = DFFE(WD1_header_0.chargestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[2]
--operation mode is normal

WD1_header_1.chargestamp[2]_lut_out = EE1_fadc_postpeak[2];
WD1_header_1.chargestamp[2] = DFFE(WD1_header_1.chargestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[2]
--operation mode is normal

WD1_header_0.chargestamp[2]_lut_out = EE1_fadc_postpeak[2];
WD1_header_0.chargestamp[2] = DFFE(WD1_header_0.chargestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[26]
--operation mode is normal

WD1_header_1.chargestamp[26]_lut_out = EE1_fadc_prepeak[8];
WD1_header_1.chargestamp[26] = DFFE(WD1_header_1.chargestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[26]
--operation mode is normal

WD1_header_0.chargestamp[26]_lut_out = EE1_fadc_prepeak[8];
WD1_header_0.chargestamp[26] = DFFE(WD1_header_0.chargestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD2_header_1.chargestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[10]
--operation mode is normal

WD2_header_1.chargestamp[10]_lut_out = EE2_fadc_peak[1];
WD2_header_1.chargestamp[10] = DFFE(WD2_header_1.chargestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[10]
--operation mode is normal

WD2_header_0.chargestamp[10]_lut_out = EE2_fadc_peak[1];
WD2_header_0.chargestamp[10] = DFFE(WD2_header_0.chargestamp[10]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[18]
--operation mode is normal

WD2_header_1.chargestamp[18]_lut_out = EE2_fadc_prepeak[0];
WD2_header_1.chargestamp[18] = DFFE(WD2_header_1.chargestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[18]
--operation mode is normal

WD2_header_0.chargestamp[18]_lut_out = EE2_fadc_prepeak[0];
WD2_header_0.chargestamp[18] = DFFE(WD2_header_0.chargestamp[18]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[2]
--operation mode is normal

WD2_header_1.chargestamp[2]_lut_out = EE2_fadc_postpeak[2];
WD2_header_1.chargestamp[2] = DFFE(WD2_header_1.chargestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[2]
--operation mode is normal

WD2_header_0.chargestamp[2]_lut_out = EE2_fadc_postpeak[2];
WD2_header_0.chargestamp[2] = DFFE(WD2_header_0.chargestamp[2]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[26]
--operation mode is normal

WD2_header_1.chargestamp[26]_lut_out = EE2_fadc_prepeak[8];
WD2_header_1.chargestamp[26] = DFFE(WD2_header_1.chargestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[26]
--operation mode is normal

WD2_header_0.chargestamp[26]_lut_out = EE2_fadc_prepeak[8];
WD2_header_0.chargestamp[26] = DFFE(WD2_header_0.chargestamp[26]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[19]
--operation mode is normal

WD1_header_1.chargestamp[19]_lut_out = EE1_fadc_prepeak[1];
WD1_header_1.chargestamp[19] = DFFE(WD1_header_1.chargestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[19]
--operation mode is normal

WD1_header_0.chargestamp[19]_lut_out = EE1_fadc_prepeak[1];
WD1_header_0.chargestamp[19] = DFFE(WD1_header_0.chargestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[27]
--operation mode is normal

WD1_header_1.chargestamp[27]_lut_out = EE1_peak_sample_number[0];
WD1_header_1.chargestamp[27] = DFFE(WD1_header_1.chargestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[27]
--operation mode is normal

WD1_header_0.chargestamp[27]_lut_out = EE1_peak_sample_number[0];
WD1_header_0.chargestamp[27] = DFFE(WD1_header_0.chargestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[11]
--operation mode is normal

WD1_header_1.chargestamp[11]_lut_out = EE1_fadc_peak[2];
WD1_header_1.chargestamp[11] = DFFE(WD1_header_1.chargestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[11]
--operation mode is normal

WD1_header_0.chargestamp[11]_lut_out = EE1_fadc_peak[2];
WD1_header_0.chargestamp[11] = DFFE(WD1_header_0.chargestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD2_header_1.chargestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[11]
--operation mode is normal

WD2_header_1.chargestamp[11]_lut_out = EE2_fadc_peak[2];
WD2_header_1.chargestamp[11] = DFFE(WD2_header_1.chargestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[11]
--operation mode is normal

WD2_header_0.chargestamp[11]_lut_out = EE2_fadc_peak[2];
WD2_header_0.chargestamp[11] = DFFE(WD2_header_0.chargestamp[11]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[19]
--operation mode is normal

WD2_header_1.chargestamp[19]_lut_out = EE2_fadc_prepeak[1];
WD2_header_1.chargestamp[19] = DFFE(WD2_header_1.chargestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[19]
--operation mode is normal

WD2_header_0.chargestamp[19]_lut_out = EE2_fadc_prepeak[1];
WD2_header_0.chargestamp[19] = DFFE(WD2_header_0.chargestamp[19]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[3]
--operation mode is normal

WD2_header_1.chargestamp[3]_lut_out = EE2_fadc_postpeak[3];
WD2_header_1.chargestamp[3] = DFFE(WD2_header_1.chargestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[3]
--operation mode is normal

WD2_header_0.chargestamp[3]_lut_out = EE2_fadc_postpeak[3];
WD2_header_0.chargestamp[3] = DFFE(WD2_header_0.chargestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[27]
--operation mode is normal

WD2_header_1.chargestamp[27]_lut_out = EE2_peak_sample_number[0];
WD2_header_1.chargestamp[27] = DFFE(WD2_header_1.chargestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[27]
--operation mode is normal

WD2_header_0.chargestamp[27]_lut_out = EE2_peak_sample_number[0];
WD2_header_0.chargestamp[27] = DFFE(WD2_header_0.chargestamp[27]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[12]
--operation mode is normal

WD1_header_1.chargestamp[12]_lut_out = EE1_fadc_peak[3];
WD1_header_1.chargestamp[12] = DFFE(WD1_header_1.chargestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[12]
--operation mode is normal

WD1_header_0.chargestamp[12]_lut_out = EE1_fadc_peak[3];
WD1_header_0.chargestamp[12] = DFFE(WD1_header_0.chargestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[20]
--operation mode is normal

WD1_header_1.chargestamp[20]_lut_out = EE1_fadc_prepeak[2];
WD1_header_1.chargestamp[20] = DFFE(WD1_header_1.chargestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[20]
--operation mode is normal

WD1_header_0.chargestamp[20]_lut_out = EE1_fadc_prepeak[2];
WD1_header_0.chargestamp[20] = DFFE(WD1_header_0.chargestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[28]
--operation mode is normal

WD1_header_1.chargestamp[28]_lut_out = EE1_peak_sample_number[1];
WD1_header_1.chargestamp[28] = DFFE(WD1_header_1.chargestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[28]
--operation mode is normal

WD1_header_0.chargestamp[28]_lut_out = EE1_peak_sample_number[1];
WD1_header_0.chargestamp[28] = DFFE(WD1_header_0.chargestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[4]
--operation mode is normal

WD1_header_1.chargestamp[4]_lut_out = EE1_fadc_postpeak[4];
WD1_header_1.chargestamp[4] = DFFE(WD1_header_1.chargestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[4]
--operation mode is normal

WD1_header_0.chargestamp[4]_lut_out = EE1_fadc_postpeak[4];
WD1_header_0.chargestamp[4] = DFFE(WD1_header_0.chargestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD2_header_1.chargestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[12]
--operation mode is normal

WD2_header_1.chargestamp[12]_lut_out = EE2_fadc_peak[3];
WD2_header_1.chargestamp[12] = DFFE(WD2_header_1.chargestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[12]
--operation mode is normal

WD2_header_0.chargestamp[12]_lut_out = EE2_fadc_peak[3];
WD2_header_0.chargestamp[12] = DFFE(WD2_header_0.chargestamp[12]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[20]
--operation mode is normal

WD2_header_1.chargestamp[20]_lut_out = EE2_fadc_prepeak[2];
WD2_header_1.chargestamp[20] = DFFE(WD2_header_1.chargestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[20]
--operation mode is normal

WD2_header_0.chargestamp[20]_lut_out = EE2_fadc_prepeak[2];
WD2_header_0.chargestamp[20] = DFFE(WD2_header_0.chargestamp[20]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[28]
--operation mode is normal

WD2_header_1.chargestamp[28]_lut_out = EE2_peak_sample_number[1];
WD2_header_1.chargestamp[28] = DFFE(WD2_header_1.chargestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[28]
--operation mode is normal

WD2_header_0.chargestamp[28]_lut_out = EE2_peak_sample_number[1];
WD2_header_0.chargestamp[28] = DFFE(WD2_header_0.chargestamp[28]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[4]
--operation mode is normal

WD2_header_1.chargestamp[4]_lut_out = EE2_fadc_postpeak[4];
WD2_header_1.chargestamp[4] = DFFE(WD2_header_1.chargestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[4]
--operation mode is normal

WD2_header_0.chargestamp[4]_lut_out = EE2_fadc_postpeak[4];
WD2_header_0.chargestamp[4] = DFFE(WD2_header_0.chargestamp[4]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[13]
--operation mode is normal

WD1_header_1.chargestamp[13]_lut_out = EE1_fadc_peak[4];
WD1_header_1.chargestamp[13] = DFFE(WD1_header_1.chargestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[13]
--operation mode is normal

WD1_header_0.chargestamp[13]_lut_out = EE1_fadc_peak[4];
WD1_header_0.chargestamp[13] = DFFE(WD1_header_0.chargestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[21]
--operation mode is normal

WD1_header_1.chargestamp[21]_lut_out = EE1_fadc_prepeak[3];
WD1_header_1.chargestamp[21] = DFFE(WD1_header_1.chargestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[21]
--operation mode is normal

WD1_header_0.chargestamp[21]_lut_out = EE1_fadc_prepeak[3];
WD1_header_0.chargestamp[21] = DFFE(WD1_header_0.chargestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[29]
--operation mode is normal

WD1_header_1.chargestamp[29]_lut_out = EE1_peak_sample_number[2];
WD1_header_1.chargestamp[29] = DFFE(WD1_header_1.chargestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[29]
--operation mode is normal

WD1_header_0.chargestamp[29]_lut_out = EE1_peak_sample_number[2];
WD1_header_0.chargestamp[29] = DFFE(WD1_header_0.chargestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[5]
--operation mode is normal

WD1_header_1.chargestamp[5]_lut_out = EE1_fadc_postpeak[5];
WD1_header_1.chargestamp[5] = DFFE(WD1_header_1.chargestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[5]
--operation mode is normal

WD1_header_0.chargestamp[5]_lut_out = EE1_fadc_postpeak[5];
WD1_header_0.chargestamp[5] = DFFE(WD1_header_0.chargestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD2_header_1.chargestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[13]
--operation mode is normal

WD2_header_1.chargestamp[13]_lut_out = EE2_fadc_peak[4];
WD2_header_1.chargestamp[13] = DFFE(WD2_header_1.chargestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[13]
--operation mode is normal

WD2_header_0.chargestamp[13]_lut_out = EE2_fadc_peak[4];
WD2_header_0.chargestamp[13] = DFFE(WD2_header_0.chargestamp[13]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[21]
--operation mode is normal

WD2_header_1.chargestamp[21]_lut_out = EE2_fadc_prepeak[3];
WD2_header_1.chargestamp[21] = DFFE(WD2_header_1.chargestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[21]
--operation mode is normal

WD2_header_0.chargestamp[21]_lut_out = EE2_fadc_prepeak[3];
WD2_header_0.chargestamp[21] = DFFE(WD2_header_0.chargestamp[21]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[29]
--operation mode is normal

WD2_header_1.chargestamp[29]_lut_out = EE2_peak_sample_number[2];
WD2_header_1.chargestamp[29] = DFFE(WD2_header_1.chargestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[29]
--operation mode is normal

WD2_header_0.chargestamp[29]_lut_out = EE2_peak_sample_number[2];
WD2_header_0.chargestamp[29] = DFFE(WD2_header_0.chargestamp[29]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[5]
--operation mode is normal

WD2_header_1.chargestamp[5]_lut_out = EE2_fadc_postpeak[5];
WD2_header_1.chargestamp[5] = DFFE(WD2_header_1.chargestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[5]
--operation mode is normal

WD2_header_0.chargestamp[5]_lut_out = EE2_fadc_postpeak[5];
WD2_header_0.chargestamp[5] = DFFE(WD2_header_0.chargestamp[5]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[14]
--operation mode is normal

WD1_header_1.chargestamp[14]_lut_out = EE1_fadc_peak[5];
WD1_header_1.chargestamp[14] = DFFE(WD1_header_1.chargestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[14]
--operation mode is normal

WD1_header_0.chargestamp[14]_lut_out = EE1_fadc_peak[5];
WD1_header_0.chargestamp[14] = DFFE(WD1_header_0.chargestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[22]
--operation mode is normal

WD1_header_1.chargestamp[22]_lut_out = EE1_fadc_prepeak[4];
WD1_header_1.chargestamp[22] = DFFE(WD1_header_1.chargestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[22]
--operation mode is normal

WD1_header_0.chargestamp[22]_lut_out = EE1_fadc_prepeak[4];
WD1_header_0.chargestamp[22] = DFFE(WD1_header_0.chargestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[30]
--operation mode is normal

WD1_header_1.chargestamp[30]_lut_out = EE1_peak_sample_number[3];
WD1_header_1.chargestamp[30] = DFFE(WD1_header_1.chargestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[30]
--operation mode is normal

WD1_header_0.chargestamp[30]_lut_out = EE1_peak_sample_number[3];
WD1_header_0.chargestamp[30] = DFFE(WD1_header_0.chargestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--FE1L716 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1037
--operation mode is normal

FE1L716 = FE1L757 & FE1_ring_data[4] & !FE1L857 # !FE1L757 & FE1_ring_data[2];


--FE1L816 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1038
--operation mode is normal

FE1L816 = FE1L957 & FE1_ring_data[8] & !FE1L067 # !FE1L957 & FE1_ring_data[6];


--FE1L916 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1039
--operation mode is normal

FE1L916 = FE1L156 & (FE1L869 & FE1_h_compr_data[6] # !FE1L869 & FE1_ring_data[14]);


--FE1L026 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1040
--operation mode is normal

FE1L026 = FE1L167 & FE1_ring_data[12] & !FE1L267 # !FE1L167 & FE1_ring_data[10];


--FE1L126 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1041
--operation mode is normal

FE1L126 = FE1L816 # FE1L056 & (FE1L916 # FE1L026);


--FE1L956 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1229
--operation mode is normal

FE1L956 = FE1L657 & (FE1L716 # FE1L846 & FE1L126);


--FE1L066 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1230
--operation mode is normal

FE1L066 = FE1_ring_data[0] & FE1_i_dly[1] & FE1L969 & !FE1_i_dly[2];


--FE1L166 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1232
--operation mode is normal

FE1L166 = (FE1L557 & (FE1L956 # FE1L066) # !FE1L557 & FE1_ring_data[16]) & CASCADE(FE1L186);


--WD2_header_1.chargestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[14]
--operation mode is normal

WD2_header_1.chargestamp[14]_lut_out = EE2_fadc_peak[5];
WD2_header_1.chargestamp[14] = DFFE(WD2_header_1.chargestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[14]
--operation mode is normal

WD2_header_0.chargestamp[14]_lut_out = EE2_fadc_peak[5];
WD2_header_0.chargestamp[14] = DFFE(WD2_header_0.chargestamp[14]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[22]
--operation mode is normal

WD2_header_1.chargestamp[22]_lut_out = EE2_fadc_prepeak[4];
WD2_header_1.chargestamp[22] = DFFE(WD2_header_1.chargestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[22]
--operation mode is normal

WD2_header_0.chargestamp[22]_lut_out = EE2_fadc_prepeak[4];
WD2_header_0.chargestamp[22] = DFFE(WD2_header_0.chargestamp[22]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[30]
--operation mode is normal

WD2_header_1.chargestamp[30]_lut_out = EE2_peak_sample_number[3];
WD2_header_1.chargestamp[30] = DFFE(WD2_header_1.chargestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[30]
--operation mode is normal

WD2_header_0.chargestamp[30]_lut_out = EE2_peak_sample_number[3];
WD2_header_0.chargestamp[30] = DFFE(WD2_header_0.chargestamp[30]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--FE2L716 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1037
--operation mode is normal

FE2L716 = FE2L857 & FE2_ring_data[4] & !FE2L957 # !FE2L857 & FE2_ring_data[2];


--FE2L816 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1038
--operation mode is normal

FE2L816 = FE2L067 & FE2_ring_data[8] & !FE2L167 # !FE2L067 & FE2_ring_data[6];


--FE2L916 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1039
--operation mode is normal

FE2L916 = FE2L156 & (FE2L969 & FE2_h_compr_data[6] # !FE2L969 & FE2_ring_data[14]);


--FE2L026 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1040
--operation mode is normal

FE2L026 = FE2L267 & FE2_ring_data[12] & !FE2L367 # !FE2L267 & FE2_ring_data[10];


--FE2L126 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1041
--operation mode is normal

FE2L126 = FE2L816 # FE2L056 & (FE2L916 # FE2L026);


--FE2L956 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1229
--operation mode is normal

FE2L956 = FE2L757 & (FE2L716 # FE2L846 & FE2L126);


--FE2L066 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1230
--operation mode is normal

FE2L066 = FE2_ring_data[0] & FE2_i_dly[1] & FE2L079 & !FE2_i_dly[2];


--FE2L166 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1232
--operation mode is normal

FE2L166 = (FE2L657 & (FE2L956 # FE2L066) # !FE2L657 & FE2_ring_data[16]) & CASCADE(FE2L186);


--WD1_header_1.chargestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[15]
--operation mode is normal

WD1_header_1.chargestamp[15]_lut_out = EE1_fadc_peak[6];
WD1_header_1.chargestamp[15] = DFFE(WD1_header_1.chargestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[15]
--operation mode is normal

WD1_header_0.chargestamp[15]_lut_out = EE1_fadc_peak[6];
WD1_header_0.chargestamp[15] = DFFE(WD1_header_0.chargestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--WD1_header_1.chargestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[23]
--operation mode is normal

WD1_header_1.chargestamp[23]_lut_out = EE1_fadc_prepeak[5];
WD1_header_1.chargestamp[23] = DFFE(WD1_header_1.chargestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[23]
--operation mode is normal

WD1_header_0.chargestamp[23]_lut_out = EE1_fadc_prepeak[5];
WD1_header_0.chargestamp[23] = DFFE(WD1_header_0.chargestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--FE1L216 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1039
--operation mode is normal

FE1L216 = FE1L757 & FE1_ring_data[5] & !FE1L857 # !FE1L757 & FE1_ring_data[3];


--FE1L856 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1233
--operation mode is normal

FE1L856 = (FE1L657 & (FE1L616 # FE1L216) # !FE1L657 & FE1_ring_data[1]) & CASCADE(FE1L6301);


--WD2_header_1.chargestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[15]
--operation mode is normal

WD2_header_1.chargestamp[15]_lut_out = EE2_fadc_peak[6];
WD2_header_1.chargestamp[15] = DFFE(WD2_header_1.chargestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[15]
--operation mode is normal

WD2_header_0.chargestamp[15]_lut_out = EE2_fadc_peak[6];
WD2_header_0.chargestamp[15] = DFFE(WD2_header_0.chargestamp[15]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[23]
--operation mode is normal

WD2_header_1.chargestamp[23]_lut_out = EE2_fadc_prepeak[5];
WD2_header_1.chargestamp[23] = DFFE(WD2_header_1.chargestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[23]
--operation mode is normal

WD2_header_0.chargestamp[23]_lut_out = EE2_fadc_prepeak[5];
WD2_header_0.chargestamp[23] = DFFE(WD2_header_0.chargestamp[23]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD2_header_1.chargestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[31]
--operation mode is normal

WD2_header_1.chargestamp[31]_lut_out = EE2_peak_range;
WD2_header_1.chargestamp[31] = DFFE(WD2_header_1.chargestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[31]
--operation mode is normal

WD2_header_0.chargestamp[31]_lut_out = EE2_peak_range;
WD2_header_0.chargestamp[31] = DFFE(WD2_header_0.chargestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--FE2L216 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1039
--operation mode is normal

FE2L216 = FE2L857 & FE2_ring_data[5] & !FE2L957 # !FE2L857 & FE2_ring_data[3];


--FE2L856 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1233
--operation mode is normal

FE2L856 = (FE2L757 & (FE2L616 # FE2L216) # !FE2L757 & FE2_ring_data[1]) & CASCADE(FE2L6301);


--K1L39 is rate_meters:inst_rate_meters|i400~0
--operation mode is normal

K1L39 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[6] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1_i389 is rate_meters:inst_rate_meters|i389
--operation mode is normal

K1_i389 = K1_RM_daq_disc_old[0] # !SD1_discSPE_pulse & !SD1_discSPE_latch # !K1L68;


--K1L98 is rate_meters:inst_rate_meters|i392~14
--operation mode is normal

K1L98 = !M1_RM_ctrl_local.rm_rate_dead[9] & !K1L341 # !K1_i389 # !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L29 is rate_meters:inst_rate_meters|i399~0
--operation mode is normal

K1L29 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[7] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L19 is rate_meters:inst_rate_meters|i398~0
--operation mode is normal

K1L19 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[8] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L09 is rate_meters:inst_rate_meters|i397~0
--operation mode is normal

K1L09 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[9] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L58 is rate_meters:inst_rate_meters|i354~100
--operation mode is normal

K1L58 = !Q04_q[2] & !Q04_q[3] & !Q04_q[4] & !Q04_q[5];


--K1L78 is rate_meters:inst_rate_meters|i354~103
--operation mode is normal

K1L78 = (!Q04_q[0] & !Q04_q[1]) & CASCADE(K1L58);


--K1L77 is rate_meters:inst_rate_meters|i335~0
--operation mode is normal

K1L77 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[6] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1_i324 is rate_meters:inst_rate_meters|i324
--operation mode is normal

K1_i324 = K1_RM_daq_disc_old[1] # !SD1_discMPE_pulse & !SD1_discMPE_latch # !K1L07;


--K1L37 is rate_meters:inst_rate_meters|i327~14
--operation mode is normal

K1L37 = !M1_RM_ctrl_local.rm_rate_dead[9] & !K1L061 # !K1_i324 # !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L67 is rate_meters:inst_rate_meters|i334~0
--operation mode is normal

K1L67 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[7] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L57 is rate_meters:inst_rate_meters|i333~0
--operation mode is normal

K1L57 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[8] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L47 is rate_meters:inst_rate_meters|i332~0
--operation mode is normal

K1L47 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[9] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L96 is rate_meters:inst_rate_meters|i289~100
--operation mode is normal

K1L96 = !Q93_q[2] & !Q93_q[3] & !Q93_q[4] & !Q93_q[5];


--K1L17 is rate_meters:inst_rate_meters|i289~103
--operation mode is normal

K1L17 = (!Q93_q[0] & !Q93_q[1]) & CASCADE(K1L96);


--K1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19]
--operation mode is normal

K1_RM_sn_data_int[19]_lut_out = Q44_sload_path[19];
K1_RM_sn_data_int[19] = DFFE(K1_RM_sn_data_int[19]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , K1L192);


--K1L5 is rate_meters:inst_rate_meters|i192~0
--operation mode is normal

K1L5 = Q14_q[30] & !M1_RM_ctrl_local.rm_rate_enable[1];


--Y1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9]
--operation mode is normal

Y1_dpr_wadr[9]_lut_out = Q9_q[9];
Y1_dpr_wadr[9] = DFFE(Y1_dpr_wadr[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9]
--operation mode is normal

Y1_dpr_radr[9]_lut_out = M1_COMM_ctrl_local.rx_tail[9];
Y1_dpr_radr[9] = DFFE(Y1_dpr_radr[9]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10]
--operation mode is normal

Y1_dpr_wadr[10]_lut_out = Q9_q[10];
Y1_dpr_wadr[10] = DFFE(Y1_dpr_wadr[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10]
--operation mode is normal

Y1_dpr_radr[10]_lut_out = M1_COMM_ctrl_local.rx_tail[10];
Y1_dpr_radr[10] = DFFE(Y1_dpr_radr[10]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11]
--operation mode is normal

Y1_dpr_wadr[11]_lut_out = Q9_q[11];
Y1_dpr_wadr[11] = DFFE(Y1_dpr_wadr[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11]
--operation mode is normal

Y1_dpr_radr[11]_lut_out = M1_COMM_ctrl_local.rx_tail[11];
Y1_dpr_radr[11] = DFFE(Y1_dpr_radr[11]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12]
--operation mode is normal

Y1_dpr_wadr[12]_lut_out = Q9_q[12];
Y1_dpr_wadr[12] = DFFE(Y1_dpr_wadr[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12]
--operation mode is normal

Y1_dpr_radr[12]_lut_out = M1_COMM_ctrl_local.rx_tail[12];
Y1_dpr_radr[12] = DFFE(Y1_dpr_radr[12]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356
--operation mode is normal

Y1L911 = !Y1L39 & !Y1L59 & !Y1L79 & !Y1L99;


--Y1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364
--operation mode is normal

Y1L521 = (!Y1L101 & !Y1L301 & !Y1L501 & !Y1L701) & CASCADE(Y1L911);


--Y1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7]
--operation mode is normal

Y1_dpr_wadr[7]_lut_out = Q9_q[7];
Y1_dpr_wadr[7] = DFFE(Y1_dpr_wadr[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7]
--operation mode is normal

Y1_dpr_radr[7]_lut_out = M1_COMM_ctrl_local.rx_tail[7];
Y1_dpr_radr[7] = DFFE(Y1_dpr_radr[7]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--RC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89
--operation mode is normal

RC1L4 = RC1L71 & RC1L55Q & !RC1_loopcnt[4] & !RC1_loopcnt[3];


--RC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90
--operation mode is normal

RC1L5 = RC1L45Q & !RC1_last_byte & (!FD1L9Q # !WC1L15Q);


--RC1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20
--operation mode is normal

RC1L35Q_lut_out = !WC1_STF;
RC1L35Q = DFFE(RC1L35Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96
--operation mode is normal

RC1L6 = RC1L45Q & WC1L15Q & FD1L9Q & !RC1_last_byte;


--RC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1
--operation mode is normal

RC1L8 = RC1_loopcnt[4] # RC1_loopcnt[3] # !RC1L71;


--DC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37
--operation mode is normal

DC1L21Q_lut_out = DC1L7Q & WC1L311Q;
DC1L21Q = DFFE(DC1L21Q_lut_out, GLOBAL(TE1_outclock0), !AB1L42Q, , );


--GB1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4]
--operation mode is normal

GB1_srg[4]_lut_out = GB1L22 # GB1L24Q & RB1_dffs[4];
GB1_srg[4] = DFFE(GB1_srg[4]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719
--operation mode is normal

GB1L12 = GB1_srg[4] & (GB1L34Q # GB1_srg[5] & !GB1L14Q) # !GB1_srg[4] & GB1_srg[5] & !GB1L14Q;


--LC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14
--operation mode is normal

LC1L1 = DC1L61Q & (LC1_b_non_empty $ (LC1_b_full # !DC1L71Q)) # !DC1L61Q & (LC1_b_full # !DC1L71Q);


--RB3_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

RB3_dffs[3]_lut_out = M1_COMM_ctrl_local.id[3] & (RB3_dffs[4] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[3] & RB3_dffs[4] & !WC1_ID_LOAD;
RB3_dffs[3] = DFFE(RB3_dffs[3]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--WC1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~356
--operation mode is normal

WC1L39 = (WC1L601 & !WC1L6 & !WC1L71 & !WC1L1) & CASCADE(WC1L29);


--WC1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~355
--operation mode is normal

WC1L29 = WC1L14 & (WC1_SEND_IDLE # WC1L8 & !YC1L9Q);


--BC2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7]
--operation mode is normal

BC2_SRG[7]_lut_out = WC1_STF # RC1_crc32_en & BC2_i9 # !RC1_crc32_en & BC2_SRG[7];
BC2_SRG[7] = DFFE(BC2_SRG[7]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31]
--operation mode is normal

BC2_SRG[31]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[30] # !RC1_crc32_en & BC2_SRG[31];
BC2_SRG[31] = DFFE(BC2_SRG[31]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10
--operation mode is normal

BC2_i10 = BC2_SRG[7] $ BC2_SRG[31];


--RC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en
--operation mode is normal

RC1_crc32_en_lut_out = !WC1_STF & (RC1L55Q # RC1L65Q);
RC1_crc32_en = DFFE(RC1_crc32_en_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data
--operation mode is normal

RC1_crc32_data_lut_out = RC1_srg[7] & (WC1_STF # !RC1L65Q);
RC1_crc32_data = DFFE(RC1_crc32_data_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4
--operation mode is normal

BC2_i4 = RC1_crc32_data $ BC2_SRG[31];


--BC2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23]
--operation mode is normal

BC2_SRG[23]_lut_out = WC1_STF # RC1_crc32_en & BC2_i16 # !RC1_crc32_en & BC2_SRG[23];
BC2_SRG[23] = DFFE(BC2_SRG[23]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15]
--operation mode is normal

BC2_SRG[15]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[14] # !RC1_crc32_en & BC2_SRG[15];
BC2_SRG[15] = DFFE(BC2_SRG[15]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14
--operation mode is normal

BC2_i14 = BC2_SRG[15] $ BC2_SRG[31];


--RB2_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

RB2_dffs[1]_lut_out = Q44_sload_path[1] & (RB2_dffs[2] # V1L91Q) # !Q44_sload_path[1] & RB2_dffs[2] & !V1L91Q;
RB2_dffs[1] = DFFE(RB2_dffs[1]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--V1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg
--operation mode is normal

V1L91Q_lut_out = V1L5;
V1L91Q = DFFE(V1L91Q_lut_out, GLOBAL(TE1_outclock0), !S1L25, , );


--U1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36
--operation mode is normal

U1_inst36 = V1L91Q # WC1_TXSHR8;


--RB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

RB5_dffs[1]_lut_out = Q44_sload_path[1] & (RB5_dffs[2] # DC1L9Q) # !Q44_sload_path[1] & RB5_dffs[2] & !DC1L9Q;
RB5_dffs[1] = DFFE(RB5_dffs[1]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--U1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38
--operation mode is normal

U1_inst38 = WC1_RXSHR8 # DC1L9Q;


--BC2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9]
--operation mode is normal

BC2_SRG[9]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[8] # !RC1_crc32_en & BC2_SRG[9];
BC2_SRG[9] = DFFE(BC2_SRG[9]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1]
--operation mode is normal

BC2_SRG[1]_lut_out = WC1_STF # RC1_crc32_en & BC2_i5 # !RC1_crc32_en & BC2_SRG[1];
BC2_SRG[1] = DFFE(BC2_SRG[1]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD22L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD22L1 = WC1L97Q # WC1L27Q & BC2_SRG[9] # !WC1L27Q & BC2_SRG[1];


--BC2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25]
--operation mode is normal

BC2_SRG[25]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[24] # !RC1_crc32_en & BC2_SRG[25];
BC2_SRG[25] = DFFE(BC2_SRG[25]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17]
--operation mode is normal

BC2_SRG[17]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[16] # !RC1_crc32_en & BC2_SRG[17];
BC2_SRG[17] = DFFE(BC2_SRG[17]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD22L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD22L2 = (WC1L27Q & BC2_SRG[25] # !WC1L27Q & BC2_SRG[17] # !WC1L97Q) & CASCADE(DD22L1);


--DD12L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD12L1 = WC1L97Q # WC1L27Q & DF1_portadataout[9] # !WC1L27Q & DF1_portadataout[1];


--DD12L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD12L2 = (WC1L27Q & DF1_portadataout[25] # !WC1L27Q & DF1_portadataout[17] # !WC1L97Q) & CASCADE(DD12L1);


--DD42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

DD42L1 = WC1L97Q # !WC1L27Q;


--DD42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

DD42L2 = (WC1L27Q & RB2_dffs[1] # !WC1L27Q & RB5_dffs[1] # !WC1L97Q) & CASCADE(DD42L1);


--RB2_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

RB2_dffs[3]_lut_out = Q44_sload_path[3] & (RB2_dffs[4] # V1L91Q) # !Q44_sload_path[3] & RB2_dffs[4] & !V1L91Q;
RB2_dffs[3] = DFFE(RB2_dffs[3]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

RB5_dffs[3]_lut_out = Q44_sload_path[3] & (RB5_dffs[4] # DC1L9Q) # !Q44_sload_path[3] & RB5_dffs[4] & !DC1L9Q;
RB5_dffs[3] = DFFE(RB5_dffs[3]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--MC1_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
MC1_q[3]_data_in = COM_AD_D[5];
MC1_q[3]_write_enable = KC1_valid_wreq;
MC1_q[3]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[3]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[3]_clear_0 = !DC1L41Q;
MC1_q[3]_clock_enable_1 = KC1_valid_rreq;
MC1_q[3]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[3]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[3] = MEMORY_SEGMENT(MC1_q[3]_data_in, MC1_q[3]_write_enable, MC1_q[3]_clock_0, MC1_q[3]_clock_1, MC1_q[3]_clear_0, , , MC1_q[3]_clock_enable_1, VCC, MC1_q[3]_write_address, MC1_q[3]_read_address);


--DD44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD44L1 = WC1L97Q # MC1_q[3] & !WC1L27Q;


--DD44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD44L2 = (RB3_dffs[3] & !WC1L27Q # !WC1L97Q) & CASCADE(DD44L1);


--DD34L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD34L1 = WC1L49Q # WC1L68Q & DD04L2 # !WC1L68Q & DD93L2;


--DD34L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29
--operation mode is normal

DD34L2 = (WC1L68Q & DD24L2 # !WC1L68Q & DD14L2 # !WC1L49Q) & CASCADE(DD34L1);


--RC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~846
--operation mode is normal

RC1L02 = DD26L2 & (DD16L2 # WC1L79Q) # !DD26L2 & DD16L2 & !WC1L79Q;


--RB4_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

RB4_dffs[7]_lut_out = RC1L12 & (RB4_dffs[8] # FD1L9Q) # !RC1L12 & RB4_dffs[8] & !FD1L9Q;
RB4_dffs[7] = DFFE(RB4_dffs[7]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--KB1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6]
--operation mode is normal

KB1_inst10[6]_lut_out = COM_AD_D[8];
KB1_inst10[6] = DFFE(KB1_inst10[6]_lut_out, GLOBAL(TE1_outclock0), , , );


--RE1_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[5]
--operation mode is normal

RE1_B_srg[5]_lut_out = COINC_DOWN_B & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_B_srg[5] = DFFE(RE1_B_srg[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE1_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[5]
--operation mode is normal

RE1_A_srg[5]_lut_out = COINC_DOWN_A & M1_LC_ctrl_local.lc_rx_enable[0];
RE1_A_srg[5] = DFFE(RE1_A_srg[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[5]
--operation mode is normal

RE2_B_srg[5]_lut_out = COINC_UP_B & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_B_srg[5] = DFFE(RE2_B_srg[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--RE2_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[5]
--operation mode is normal

RE2_A_srg[5]_lut_out = COINC_UP_A & M1_LC_ctrl_local.lc_rx_enable[1];
RE2_A_srg[5] = DFFE(RE2_A_srg[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i219
--operation mode is normal

ME1_i219 = M1_LC_ctrl_local.lc_cable_length_up[3][0] $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~441
--operation mode is normal

ME1L26 = !ME1_i219 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] $ (ME1_i5 # !ME1L362));


--ME1L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~467
--operation mode is normal

ME1L383 = ME1L762 & (ME1_launch_old # !XD1L1Q);


--ME1L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~465
--operation mode is normal

ME1L96 = (ME1L26 & !ME1L942 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_up[3][3])) & CASCADE(ME1L37);


--ME1_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i146
--operation mode is normal

ME1_i146 = M1_LC_ctrl_local.lc_cable_length_up[1][0] $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~446
--operation mode is normal

ME1L36 = !ME1_i146 & (M1_LC_ctrl_local.lc_cable_length_up[1][1] $ (!ME1_i5 & ME1L362));


--ME1L07 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~466
--operation mode is normal

ME1L07 = (ME1L36 & !ME1L722 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(ME1L47);


--ME1_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][5]
--operation mode is normal

ME1_pre_timer_up[3][5]_lut_out = ME1L833 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][5] = DFFE(ME1_pre_timer_up[3][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][5]
--operation mode is normal

ME1_pre_timer_up[1][5]_lut_out = ME1L463 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][5] = DFFE(ME1_pre_timer_up[1][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i116
--operation mode is normal

ME1_i116 = M1_LC_ctrl_local.lc_cable_length_up[0][6] $ (ME1L372 & (ME1_launch_old # !XD1L1Q));


--ME1_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i115
--operation mode is normal

ME1_i115 = M1_LC_ctrl_local.lc_cable_length_up[0][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i113
--operation mode is normal

ME1_i113 = M1_LC_ctrl_local.lc_cable_length_up[0][3] $ (ME1L762 & (ME1_launch_old # !XD1L1Q));


--ME1L17 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~467
--operation mode is normal

ME1L17 = (!ME1_i116 & !ME1_i115 & !ME1L612 & !ME1_i113) & CASCADE(ME1L57);


--ME1_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i182
--operation mode is normal

ME1_i182 = M1_LC_ctrl_local.lc_cable_length_up[2][0] $ (!ME1_launch_old & XD1L1Q # !ME1L162);


--ME1L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~455
--operation mode is normal

ME1L46 = !ME1_i182 & (M1_LC_ctrl_local.lc_cable_length_up[2][1] $ (!ME1_i5 & ME1L362));


--ME1L27 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~468
--operation mode is normal

ME1L27 = (ME1L46 & !ME1L832 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(ME1L67);


--ME1_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][5]
--operation mode is normal

ME1_pre_timer_up[0][5]_lut_out = ME1L773 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][5] = DFFE(ME1_pre_timer_up[0][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][5]
--operation mode is normal

ME1_pre_timer_up[2][5]_lut_out = ME1L153 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][5] = DFFE(ME1_pre_timer_up[2][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~352
--operation mode is normal

ME2L433 = ME2L985 & !ME2L601 & M1_LC_ctrl_local.lc_cable_length_up[0][5] # !ME2L985 & (ME2L601 # M1_LC_ctrl_local.lc_cable_length_up[2][5]);


--ME2L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~353
--operation mode is normal

ME2L533 = ME2L433 & (M1_LC_ctrl_local.lc_cable_length_up[3][5] # !ME2L601) # !ME2L433 & M1_LC_ctrl_local.lc_cable_length_up[1][5] & ME2L601;


--ME2L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~340
--operation mode is normal

ME2L223 = ME2L095 & !ME2L701 & M1_LC_ctrl_local.lc_cable_length_down[0][5] # !ME2L095 & (ME2L701 # M1_LC_ctrl_local.lc_cable_length_down[2][5]);


--ME2L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~341
--operation mode is normal

ME2L323 = ME2L223 & (M1_LC_ctrl_local.lc_cable_length_down[3][5] # !ME2L701) # !ME2L223 & M1_LC_ctrl_local.lc_cable_length_down[1][5] & ME2L701;


--ME1_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i363
--operation mode is normal

ME1_i363 = M1_LC_ctrl_local.lc_cable_length_down[3][0] $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L08 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~441
--operation mode is normal

ME1L08 = !ME1_i363 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] $ (ME1_i5 # !ME1L362));


--ME1L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~465
--operation mode is normal

ME1L78 = (ME1L08 & !ME1L771 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_down[3][3])) & CASCADE(ME1L19);


--ME1_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i290
--operation mode is normal

ME1_i290 = M1_LC_ctrl_local.lc_cable_length_down[1][0] $ (ME1L162 & (ME1_launch_old # !XD1L1Q));


--ME1L18 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~446
--operation mode is normal

ME1L18 = !ME1_i290 & (M1_LC_ctrl_local.lc_cable_length_down[1][1] $ (!ME1_i5 & ME1L362));


--ME1L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~466
--operation mode is normal

ME1L88 = (ME1L18 & !ME1L551 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_down[1][3])) & CASCADE(ME1L29);


--ME1_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][5]
--operation mode is normal

ME1_pre_timer_down[3][5]_lut_out = ME1L682 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][5] = DFFE(ME1_pre_timer_down[3][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][5]
--operation mode is normal

ME1_pre_timer_down[1][5]_lut_out = ME1L213 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][5] = DFFE(ME1_pre_timer_down[1][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i260
--operation mode is normal

ME1_i260 = M1_LC_ctrl_local.lc_cable_length_down[0][6] $ (ME1L372 & (ME1_launch_old # !XD1L1Q));


--ME1_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i259
--operation mode is normal

ME1_i259 = M1_LC_ctrl_local.lc_cable_length_down[0][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i257
--operation mode is normal

ME1_i257 = M1_LC_ctrl_local.lc_cable_length_down[0][3] $ (ME1L762 & (ME1_launch_old # !XD1L1Q));


--ME1L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~467
--operation mode is normal

ME1L98 = (!ME1_i260 & !ME1_i259 & !ME1L441 & !ME1_i257) & CASCADE(ME1L39);


--ME1_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i326
--operation mode is normal

ME1_i326 = M1_LC_ctrl_local.lc_cable_length_down[2][0] $ (!ME1_launch_old & XD1L1Q # !ME1L162);


--ME1L28 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~455
--operation mode is normal

ME1L28 = !ME1_i326 & (M1_LC_ctrl_local.lc_cable_length_down[2][1] $ (!ME1_i5 & ME1L362));


--ME1L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~468
--operation mode is normal

ME1L09 = (ME1L28 & !ME1L661 & (ME1L383 $ !M1_LC_ctrl_local.lc_cable_length_down[2][3])) & CASCADE(ME1L49);


--ME1_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][5]
--operation mode is normal

ME1_pre_timer_down[0][5]_lut_out = ME1L523 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][5] = DFFE(ME1_pre_timer_down[0][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][5]
--operation mode is normal

ME1_pre_timer_down[2][5]_lut_out = ME1L992 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][5] = DFFE(ME1_pre_timer_down[2][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i395
--operation mode is normal

ME1_i395 = ME2L683 $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L44 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~107
--operation mode is normal

ME1L44 = (!ME1_i395 & (ME2L093 $ (ME1_i5 # !ME1L572))) & CASCADE(ME1L24);


--ME1_i394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i394
--operation mode is normal

ME1_i394 = ME2L483 $ (ME1L962 & (ME1_launch_old # !XD1L1Q));


--ME1L24 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~105
--operation mode is normal

ME1L24 = !ME1_i394 & (ME2L883 $ (ME1_i5 # !ME1L372));


--ME1_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[3]
--operation mode is normal

ME1_launch_timer[3]_lut_out = ME1L762 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[3] = DFFE(ME1_launch_timer[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~318
--operation mode is normal

ME2L003 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_up[2][3]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[0][3];


--ME2L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~319
--operation mode is normal

ME2L103 = ME2L003 & (M1_LC_ctrl_local.lc_cable_length_up[3][3] # !M1_LC_ctrl_local.lc_length[0]) # !ME2L003 & M1_LC_ctrl_local.lc_cable_length_up[1][3] & M1_LC_ctrl_local.lc_length[0];


--ME2L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~312
--operation mode is normal

ME2L492 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_up[1][0]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_cable_length_up[0][0];


--ME2L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~313
--operation mode is normal

ME2L592 = ME2L492 & (M1_LC_ctrl_local.lc_cable_length_up[3][0] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L492 & !M1_LC_ctrl_local.lc_cable_length_up[2][0] & M1_LC_ctrl_local.lc_length[1];


--ME1_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[0]
--operation mode is normal

ME1_launch_timer[0]_lut_out = ME1L162 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[0] = DFFE(ME1_launch_timer[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[5]
--operation mode is normal

ME1_launch_timer[5]_lut_out = ME1L172 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[5] = DFFE(ME1_launch_timer[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L444 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3227
--operation mode is normal

ME1L444 = ME1_launch_timer[5] # ME1_launch_timer[7];


--ME1_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[2]
--operation mode is normal

ME1_launch_timer[2]_lut_out = ME1L562 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[2] = DFFE(ME1_launch_timer[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[1]
--operation mode is normal

ME1_launch_timer[1]_lut_out = ME1L362 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[1] = DFFE(ME1_launch_timer[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L544 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3228
--operation mode is normal

ME1L544 = ME1_launch_timer[0] # ME1_launch_timer[3] # ME1_launch_timer[2] # ME1_launch_timer[1];


--ME1_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[4]
--operation mode is normal

ME1_launch_timer[4]_lut_out = ME1L962 & (ME1_launch_old # !XD1L1Q);
ME1_launch_timer[4] = DFFE(ME1_launch_timer[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~0
--operation mode is normal

ME1L79 = ME1L444 # ME1L544 # ME1_launch_timer[4] # ME1_launch_timer[6];


--ME2L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~308
--operation mode is normal

ME2L092 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_up[1][6]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][6];


--ME2L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~309
--operation mode is normal

ME2L192 = ME2L092 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L092 & M1_LC_ctrl_local.lc_cable_length_up[2][6] & M1_LC_ctrl_local.lc_length[1];


--ME2L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~310
--operation mode is normal

ME2L292 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_down[1][6]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][6];


--ME2L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~311
--operation mode is normal

ME2L392 = ME2L292 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L292 & M1_LC_ctrl_local.lc_cable_length_down[2][6] & M1_LC_ctrl_local.lc_length[1];


--ME2L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~314
--operation mode is normal

ME2L692 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # !M1_LC_ctrl_local.lc_cable_length_up[1][1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][1];


--ME2L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~315
--operation mode is normal

ME2L792 = ME2L692 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L692 & !M1_LC_ctrl_local.lc_cable_length_up[2][1] & M1_LC_ctrl_local.lc_length[1];


--ME2L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~316
--operation mode is normal

ME2L892 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_up[1][2]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][2];


--ME2L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~317
--operation mode is normal

ME2L992 = ME2L892 & (!M1_LC_ctrl_local.lc_cable_length_up[3][2] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L892 & M1_LC_ctrl_local.lc_cable_length_up[2][2] & M1_LC_ctrl_local.lc_length[1];


--ME1_i429 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i429
--operation mode is normal

ME1_i429 = ME2L104 $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~107
--operation mode is normal

ME1L35 = (!ME1_i429 & (ME2L504 $ (ME1_i5 # !ME1L572))) & CASCADE(ME1L15);


--ME1_i428 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i428
--operation mode is normal

ME1_i428 = ME2L993 $ (ME1L962 & (ME1_launch_old # !XD1L1Q));


--ME1L15 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~105
--operation mode is normal

ME1L15 = !ME1_i428 & (ME2L304 $ (ME1_i5 # !ME1L372));


--ME2L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~330
--operation mode is normal

ME2L213 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_down[2][3]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_down[0][3];


--ME2L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~331
--operation mode is normal

ME2L313 = ME2L213 & (M1_LC_ctrl_local.lc_cable_length_down[3][3] # !M1_LC_ctrl_local.lc_length[0]) # !ME2L213 & M1_LC_ctrl_local.lc_cable_length_down[1][3] & M1_LC_ctrl_local.lc_length[0];


--ME2L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~324
--operation mode is normal

ME2L603 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_down[1][0]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_cable_length_down[0][0];


--ME2L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~325
--operation mode is normal

ME2L703 = ME2L603 & (M1_LC_ctrl_local.lc_cable_length_down[3][0] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L603 & !M1_LC_ctrl_local.lc_cable_length_down[2][0] & M1_LC_ctrl_local.lc_length[1];


--ME2L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~326
--operation mode is normal

ME2L803 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # !M1_LC_ctrl_local.lc_cable_length_down[2][1]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_down[0][1];


--ME2L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~327
--operation mode is normal

ME2L903 = ME2L803 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] # !M1_LC_ctrl_local.lc_length[0]) # !ME2L803 & !M1_LC_ctrl_local.lc_cable_length_down[1][1] & M1_LC_ctrl_local.lc_length[0];


--ME2L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~328
--operation mode is normal

ME2L013 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_down[1][2]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][2];


--ME2L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~329
--operation mode is normal

ME2L113 = ME2L013 & (!M1_LC_ctrl_local.lc_cable_length_down[3][2] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L013 & M1_LC_ctrl_local.lc_cable_length_down[2][2] & M1_LC_ctrl_local.lc_length[1];


--ME1L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~468
--operation mode is normal

ME1L483 = ME1L962 & (ME1_launch_old # !XD1L1Q);


--ME2_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i219
--operation mode is normal

ME2_i219 = M1_LC_ctrl_local.lc_cable_length_up[3][0] $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~441
--operation mode is normal

ME2L26 = !ME2_i219 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] $ (ME2_i5 # !ME2L804));


--ME2L825 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~611
--operation mode is normal

ME2L825 = ME2L214 & (ME2_launch_old # !XD2L1Q);


--ME2L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~465
--operation mode is normal

ME2L96 = (ME2L26 & !ME2L772 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_up[3][3])) & CASCADE(ME2L37);


--ME2_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i146
--operation mode is normal

ME2_i146 = M1_LC_ctrl_local.lc_cable_length_up[1][0] $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~446
--operation mode is normal

ME2L36 = !ME2_i146 & (M1_LC_ctrl_local.lc_cable_length_up[1][1] $ (!ME2_i5 & ME2L804));


--ME2L07 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~466
--operation mode is normal

ME2L07 = (ME2L36 & !ME2L552 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(ME2L47);


--ME2_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][5]
--operation mode is normal

ME2_pre_timer_up[3][5]_lut_out = ME2L384 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][5] = DFFE(ME2_pre_timer_up[3][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][5]
--operation mode is normal

ME2_pre_timer_up[1][5]_lut_out = ME2L905 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][5] = DFFE(ME2_pre_timer_up[1][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i116
--operation mode is normal

ME2_i116 = M1_LC_ctrl_local.lc_cable_length_up[0][6] $ (ME2L814 & (ME2_launch_old # !XD2L1Q));


--ME2_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i115
--operation mode is normal

ME2_i115 = M1_LC_ctrl_local.lc_cable_length_up[0][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i113
--operation mode is normal

ME2_i113 = M1_LC_ctrl_local.lc_cable_length_up[0][3] $ (ME2L214 & (ME2_launch_old # !XD2L1Q));


--ME2L17 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~467
--operation mode is normal

ME2L17 = (!ME2_i116 & !ME2_i115 & !ME2L442 & !ME2_i113) & CASCADE(ME2L57);


--ME2_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i182
--operation mode is normal

ME2_i182 = M1_LC_ctrl_local.lc_cable_length_up[2][0] $ (!ME2_launch_old & XD2L1Q # !ME2L604);


--ME2L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~455
--operation mode is normal

ME2L46 = !ME2_i182 & (M1_LC_ctrl_local.lc_cable_length_up[2][1] $ (!ME2_i5 & ME2L804));


--ME2L27 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~468
--operation mode is normal

ME2L27 = (ME2L46 & !ME2L662 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(ME2L67);


--ME2_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][5]
--operation mode is normal

ME2_pre_timer_up[0][5]_lut_out = ME2L225 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][5] = DFFE(ME2_pre_timer_up[0][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][5]
--operation mode is normal

ME2_pre_timer_up[2][5]_lut_out = ME2L694 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][5] = DFFE(ME2_pre_timer_up[2][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[6]
--operation mode is normal

ME2_launch_timer[6]_lut_out = !ME2_launch_old & XD2L1Q # !ME2L814;
ME2_launch_timer[6] = DFFE(ME2_launch_timer[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L035 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~613
--operation mode is normal

ME2L035 = ME2L614 & (ME2_launch_old # !XD2L1Q);


--ME2_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i363
--operation mode is normal

ME2_i363 = M1_LC_ctrl_local.lc_cable_length_down[3][0] $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L08 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~441
--operation mode is normal

ME2L08 = !ME2_i363 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] $ (ME2_i5 # !ME2L804));


--ME2L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~465
--operation mode is normal

ME2L78 = (ME2L08 & !ME2L502 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_down[3][3])) & CASCADE(ME2L19);


--ME2_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i290
--operation mode is normal

ME2_i290 = M1_LC_ctrl_local.lc_cable_length_down[1][0] $ (ME2L604 & (ME2_launch_old # !XD2L1Q));


--ME2L18 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~446
--operation mode is normal

ME2L18 = !ME2_i290 & (M1_LC_ctrl_local.lc_cable_length_down[1][1] $ (!ME2_i5 & ME2L804));


--ME2L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~466
--operation mode is normal

ME2L88 = (ME2L18 & !ME2L381 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_down[1][3])) & CASCADE(ME2L29);


--ME2_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][5]
--operation mode is normal

ME2_pre_timer_down[3][5]_lut_out = ME2L134 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][5] = DFFE(ME2_pre_timer_down[3][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][5]
--operation mode is normal

ME2_pre_timer_down[1][5]_lut_out = ME2L754 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][5] = DFFE(ME2_pre_timer_down[1][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i260
--operation mode is normal

ME2_i260 = M1_LC_ctrl_local.lc_cable_length_down[0][6] $ (ME2L814 & (ME2_launch_old # !XD2L1Q));


--ME2_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i259
--operation mode is normal

ME2_i259 = M1_LC_ctrl_local.lc_cable_length_down[0][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i257
--operation mode is normal

ME2_i257 = M1_LC_ctrl_local.lc_cable_length_down[0][3] $ (ME2L214 & (ME2_launch_old # !XD2L1Q));


--ME2L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~467
--operation mode is normal

ME2L98 = (!ME2_i260 & !ME2_i259 & !ME2L271 & !ME2_i257) & CASCADE(ME2L39);


--ME2_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i326
--operation mode is normal

ME2_i326 = M1_LC_ctrl_local.lc_cable_length_down[2][0] $ (!ME2_launch_old & XD2L1Q # !ME2L604);


--ME2L28 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~455
--operation mode is normal

ME2L28 = !ME2_i326 & (M1_LC_ctrl_local.lc_cable_length_down[2][1] $ (!ME2_i5 & ME2L804));


--ME2L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~468
--operation mode is normal

ME2L09 = (ME2L28 & !ME2L491 & (ME2L825 $ !M1_LC_ctrl_local.lc_cable_length_down[2][3])) & CASCADE(ME2L49);


--ME2_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][5]
--operation mode is normal

ME2_pre_timer_down[0][5]_lut_out = ME2L074 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][5] = DFFE(ME2_pre_timer_down[0][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][5]
--operation mode is normal

ME2_pre_timer_down[2][5]_lut_out = ME2L444 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][5] = DFFE(ME2_pre_timer_down[2][5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i395
--operation mode is normal

ME2_i395 = ME2L683 $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L44 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~107
--operation mode is normal

ME2L44 = (!ME2_i395 & (ME2L093 $ (ME2_i5 # !ME2L024))) & CASCADE(ME2L24);


--ME2_i394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i394
--operation mode is normal

ME2_i394 = ME2L483 $ (ME2L414 & (ME2_launch_old # !XD2L1Q));


--ME2L24 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~105
--operation mode is normal

ME2L24 = !ME2_i394 & (ME2L883 $ (ME2_i5 # !ME2L814));


--ME2_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[3]
--operation mode is normal

ME2_launch_timer[3]_lut_out = ME2L214 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[3] = DFFE(ME2_launch_timer[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[0]
--operation mode is normal

ME2_launch_timer[0]_lut_out = ME2L604 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[0] = DFFE(ME2_launch_timer[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[5]
--operation mode is normal

ME2_launch_timer[5]_lut_out = ME2L614 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[5] = DFFE(ME2_launch_timer[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3413
--operation mode is normal

ME2L295 = ME2_launch_timer[5] # ME2_launch_timer[7];


--ME2_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[2]
--operation mode is normal

ME2_launch_timer[2]_lut_out = ME2L014 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[2] = DFFE(ME2_launch_timer[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[1]
--operation mode is normal

ME2_launch_timer[1]_lut_out = ME2L804 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[1] = DFFE(ME2_launch_timer[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3414
--operation mode is normal

ME2L395 = ME2_launch_timer[0] # ME2_launch_timer[3] # ME2_launch_timer[2] # ME2_launch_timer[1];


--ME2_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[4]
--operation mode is normal

ME2_launch_timer[4]_lut_out = ME2L414 & (ME2_launch_old # !XD2L1Q);
ME2_launch_timer[4] = DFFE(ME2_launch_timer[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~0
--operation mode is normal

ME2L79 = ME2L295 # ME2L395 # ME2_launch_timer[4] # ME2_launch_timer[6];


--ME2_i429 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i429
--operation mode is normal

ME2_i429 = ME2L104 $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~107
--operation mode is normal

ME2L35 = (!ME2_i429 & (ME2L504 $ (ME2_i5 # !ME2L024))) & CASCADE(ME2L15);


--ME2_i428 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i428
--operation mode is normal

ME2_i428 = ME2L993 $ (ME2L414 & (ME2_launch_old # !XD2L1Q));


--ME2L15 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~105
--operation mode is normal

ME2L15 = !ME2_i428 & (ME2L304 $ (ME2_i5 # !ME2L814));


--ME2L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i467~98
--operation mode is normal

ME2L59 = XD2L1Q & (!ME2L814 & !ME2L024 # !ME2_launch_old) # !XD2L1Q & !ME2L814 & !ME2L024;


--ME2L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i467~100
--operation mode is normal

ME2L69 = (ME2_got_selfLC # ME2L195 & ME2L59 & !ME2L882) & CASCADE(ME2L206);


--C1L85 is calibration_sources:inst_calibration_sources|delay_bit~20
--operation mode is normal

C1L85 = M1_CS_ctrl_local.CS_mode[0] & !M1_CS_ctrl_local.CS_mode[2] & !M1_CS_ctrl_local.CS_mode[1] & !L1L4Q;


--M1L3131 is slaveregister:inst_slaveregister|i14781~77
--operation mode is normal

M1L3131 = CF1_MASTERHWDATA[0] & CF1_MASTERHWDATA[2] & !CF1_MASTERHWDATA[1] & !CF1_MASTERHWDATA[3];


--M1L4131 is slaveregister:inst_slaveregister|i14781~79
--operation mode is normal

M1L4131 = (CF1_MASTERHWDATA[5] & CF1_MASTERHWDATA[7] & !CF1_MASTERHWDATA[4] & !CF1_MASTERHWDATA[6]) & CASCADE(M1L3131);


--DB1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[9]
--operation mode is normal

DB1_inb[9]_lut_out = DB1_ina[9];
DB1_inb[9] = DFFE(DB1_inb[9]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[8]
--operation mode is normal

DB1_inb[8]_lut_out = DB1_ina[8];
DB1_inb[8] = DFFE(DB1_inb[8]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[7]
--operation mode is normal

DB1_inb[7]_lut_out = DB1_ina[7];
DB1_inb[7] = DFFE(DB1_inb[7]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[6]
--operation mode is normal

DB1_inb[6]_lut_out = DB1_ina[6];
DB1_inb[6] = DFFE(DB1_inb[6]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[0]
--operation mode is normal

DB1_inb[0]_lut_out = DB1_ina[0];
DB1_inb[0] = DFFE(DB1_inb[0]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[1]
--operation mode is normal

DB1_inb[1]_lut_out = DB1_ina[1];
DB1_inb[1] = DFFE(DB1_inb[1]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[2]
--operation mode is normal

DB1_inb[2]_lut_out = DB1_ina[2];
DB1_inb[2] = DFFE(DB1_inb[2]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[3]
--operation mode is normal

DB1_inb[3]_lut_out = DB1_ina[3];
DB1_inb[3] = DFFE(DB1_inb[3]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[4]
--operation mode is normal

DB1_inb[4]_lut_out = DB1_ina[4];
DB1_inb[4] = DFFE(DB1_inb[4]_lut_out, GLOBAL(TE1_outclock0), , , );


--DB1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[5]
--operation mode is normal

DB1_inb[5]_lut_out = DB1_ina[5];
DB1_inb[5] = DFFE(DB1_inb[5]_lut_out, GLOBAL(TE1_outclock0), , , );


--FE2_read_idle_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_idle_en
--operation mode is normal

FE2_read_idle_en_lut_out = FE2_st_mach_init & (FE2L012 # FE2L112 & FE2_read_idle_en);
FE2_read_idle_en = DFFE(FE2_read_idle_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1482~30
--operation mode is normal

FE2L913 = FE2L1801Q & !FE2_read_idle_en & !FE2_flagged_rl_compr[0];


--FE2L0801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20
--operation mode is normal

FE2L0801Q_lut_out = !FE2L113 & FE2_st_mach_init & (FE2L19 # FE2L0801Q);
FE2L0801Q = DFFE(FE2L0801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~393
--operation mode is normal

FE2L672 = FE2L1801Q & FE2_l[3] # !FE2L0801Q;


--FE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~394
--operation mode is normal

FE2L772 = FE2L672 # FE2L2801Q & (FE2L612 $ FE2_l[3]);


--FE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~395
--operation mode is normal

FE2L872 = FE2L772 # FE2L4801Q & (FE2L152 $ FE2_l[3]);


--FE2L689 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7871
--operation mode is normal

FE2L689 = FE2_p[4] & (FE2_p[1] # FE2_p[2] # FE2_p[3]);


--FE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~120
--operation mode is normal

FE2L822 = FE2_l[4] & (FE2_l[2] # FE2_l[3] # FE2_l[1]);


--FE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~121
--operation mode is normal

FE2L922 = FE2L689 & (FE2L822 # FE2_l[5]) # !FE2L689 & FE2_p[5] & (FE2L822 # FE2_l[5]);


--FE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~636
--operation mode is normal

FE2L042 = !FE2_i1219 & (FE2L922 & FE2L498 # !FE2L922 & FE2_l[3]);


--FE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1232~104
--operation mode is normal

FE2L322 = !FE2_l[4] & (!FE2_l[2] & !FE2_l[1] # !FE2_l[3]);


--FE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1232~105
--operation mode is normal

FE2L422 = FE2_l[5] & (FE2L689 # FE2_p[5]) # !FE2_l[5] & !FE2L322 & (FE2L689 # FE2_p[5]);


--FE2L077 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~997
--operation mode is normal

FE2L077 = FE2_l[2] # FE2_l[1];


--FE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~637
--operation mode is normal

FE2L142 = FE2_i1219 & (FE2_l[3] $ (FE2L077 # !FE2L422));


--FE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~638
--operation mode is normal

FE2L242 = FE2_i1216 & (FE2L042 # FE2L142) # !FE2_i1216 & FE2_l[3];


--FE2L789 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7872
--operation mode is normal

FE2L789 = FE2_p[1] # FE2_p[2];


--FE2L889 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7873
--operation mode is normal

FE2L889 = FE2_p[5] # FE2_p[4] & (FE2L789 # FE2_p[3]);


--FE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~122
--operation mode is normal

FE2L032 = !FE2_l[2] & !FE2_l[3] & !FE2_l[1];


--FE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~296
--operation mode is normal

FE2L332 = FE2_l[4] & (FE2L7311Q # !FE2L032 # !FE2L788);


--FE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~297
--operation mode is normal

FE2L432 = FE2L077 & FE2_l[3] & (FE2L7311Q # !FE2L788);


--FE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~298
--operation mode is normal

FE2L532 = FE2L889 & (FE2L332 # FE2L432 # FE2_l[5]);

--FE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~300
--operation mode is normal

FE2L632 = FE2L889 & (FE2L332 # FE2L432 # FE2_l[5]);


--FE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~389
--operation mode is normal

FE2L182 = FE2L788 & (FE2L7311Q & !FE2_l[1] # !FE2L7311Q & FE2L098) # !FE2L788 & !FE2_l[1];


--FE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~390
--operation mode is normal

FE2L282 = FE2_i1216 & FE2L532 & FE2L3801Q & FE2L182;


--FE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~391
--operation mode is normal

FE2L382 = FE2L1801Q # FE2L2801Q # FE2L4801Q;


--FE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~392
--operation mode is normal

FE2L482 = FE2L382 # FE2L3801Q & (!FE2L532 # !FE2_i1216);


--FE2_data_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero
--operation mode is normal

FE2_data_exceeds_zero_lut_out = FE2L4211Q & (FE2L9101 # FE2L0201 # FE2L1201);
FE2_data_exceeds_zero = DFFE(FE2_data_exceeds_zero_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L4411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25
--operation mode is normal

FE2L4411Q_lut_out = FE2_st_mach_init & (FE2L3411Q # FE2L312 & !FE2_old_equals_new_data);
FE2L4411Q = DFFE(FE2L4411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L2411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23
--operation mode is normal

FE2L2411Q_lut_out = FE2_st_mach_init & (FE2L1411Q # FE2_old_equals_new_data & FE2L2411Q);
FE2L2411Q = DFFE(FE2L2411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L0411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21
--operation mode is normal

FE2L0411Q_lut_out = FE2_st_mach_init & (FE2L212 # FE2L9211Q & !FE2L9311Q);
FE2L0411Q = DFFE(FE2L0411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L5411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26
--operation mode is normal

FE2L5411Q_lut_out = FE2L4411Q & FE2_st_mach_init & FE2L7211Q;
FE2L5411Q = DFFE(FE2L5411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L989 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7874
--operation mode is normal

FE2L989 = !FE2L4411Q & !FE2L2411Q & !FE2L0411Q & !FE2L5411Q;


--FE2L9311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20
--operation mode is normal

FE2L9311Q_lut_out = FE2_st_mach_init & (FE2L9311Q # FE2L9211Q);
FE2L9311Q = DFFE(FE2L9311Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1079~330
--operation mode is normal

FE2L591 = FE2_z[1] & (FE2_data_exceeds_zero & !FE2L9311Q # !FE2L989) # !FE2_z[1] & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L099 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7875
--operation mode is normal

FE2L099 = FE2_z[3] # FE2_z[2] & FE2_z[0] & FE2_z[1];


--FE2L199 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7876
--operation mode is normal

FE2L199 = FE2L099 & FE2L109 # !FE2L099 & (FE2_z[4] & FE2L109 # !FE2_z[4] & FE2L019);


--FE2L299 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7877
--operation mode is normal

FE2L299 = FE2_flagged_rl_compr[0] & FE2L199 # !FE2_flagged_rl_compr[0] & (FE2_z[0] $ FE2_z[1]);


--FE2L1411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22
--operation mode is normal

FE2L1411Q_lut_out = (FE2_old_equals_new_data & FE2_st_mach_init) & CASCADE(FE2L412);
FE2L1411Q = DFFE(FE2L1411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L3411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24
--operation mode is normal

FE2L3411Q_lut_out = !FE2_old_equals_new_data & FE2L2411Q & FE2_st_mach_init;
FE2L3411Q = DFFE(FE2L3411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i991~1
--operation mode is normal

FE2L951 = !FE2L1411Q & !FE2L3411Q;


--FE2L399 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7878
--operation mode is normal

FE2L399 = FE2L099 & FE2L509 # !FE2L099 & (FE2_z[4] & FE2L509 # !FE2_z[4] & FE2L419);


--FE2L377 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1031
--operation mode is normal

FE2L377 = FE2_z[3] $ (FE2_z[2] & FE2_z[0] & FE2_z[1]);


--FE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1077~289
--operation mode is normal

FE2L391 = !FE2L951 & (FE2_flagged_rl_compr[0] & FE2L399 # !FE2_flagged_rl_compr[0] & FE2L377);


--FE2L967 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~996
--operation mode is normal

FE2L967 = FE2_l[2] $ FE2_l[1];


--FE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1468~388
--operation mode is normal

FE2L972 = FE2L788 & (FE2L7311Q & !FE2L967 # !FE2L7311Q & FE2L298) # !FE2L788 & !FE2L967;


--FE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1468~389
--operation mode is normal

FE2L082 = FE2_i1216 & FE2L532 & FE2L3801Q & FE2L972;


--FE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1042
--operation mode is normal

FE2L682 = FE2L3801Q & (FE2L7311Q # !FE2_ring_write_clk1);


--FE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~871
--operation mode is normal

FE2L272 = FE2L788 & FE2L922 & FE2L698 & !FE2L7311Q;


--FE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1238~4
--operation mode is normal

FE2L722 = FE2_l[4] $ (FE2L422 & FE2_l[3] & FE2L077 # !FE2L422 & !FE2_l[3]);


--FE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~872
--operation mode is normal

FE2L372 = FE2L682 & (FE2L272 # FE2_i1219 & !FE2L722);


--FE2L577 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1046
--operation mode is normal

FE2L577 = FE2_l[4] $ FE2_l[3];


--FE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~51
--operation mode is normal

FE2L013 = FE2L2801Q & FE2L612;


--FE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~873
--operation mode is normal

FE2L472 = FE2L372 # FE2L577 & (FE2L582 # FE2L013);


--FE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~874
--operation mode is normal

FE2L572 = FE2L3801Q & (!FE2_i1219 & !FE2L922 # !FE2_i1216);


--FE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1019
--operation mode is normal

FE2L862 = FE2L572 # FE2L2801Q & !FE2L612 # !FE2L762;


--FE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1076~251
--operation mode is normal

FE2L191 = !FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L499 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7879
--operation mode is normal

FE2L499 = !FE2L4411Q & !FE2L2411Q & !FE2L0411Q;


--FE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1076~252
--operation mode is normal

FE2L291 = FE2L191 # FE2_z[4] & (FE2L5411Q # !FE2L499);


--FE2L599 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7880
--operation mode is normal

FE2L599 = FE2L099 & FE2L709 # !FE2L099 & (FE2_z[4] & FE2L709 # !FE2_z[4] & FE2L619);


--FE2L477 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1033
--operation mode is normal

FE2L477 = FE2_z[2] & FE2_z[0] & FE2_z[3] & FE2_z[1];


--FE2L699 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7881
--operation mode is normal

FE2L699 = FE2_flagged_rl_compr[0] & FE2L599 # !FE2_flagged_rl_compr[0] & (FE2L477 $ FE2_z[4]);


--FE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1078~331
--operation mode is normal

FE2L491 = FE2_z[2] & (FE2_data_exceeds_zero & !FE2L9311Q # !FE2L989) # !FE2_z[2] & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L799 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7882
--operation mode is normal

FE2L799 = FE2L099 & FE2L309 # !FE2L099 & (FE2_z[4] & FE2L309 # !FE2_z[4] & FE2L219);


--FE2L277 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1026
--operation mode is normal

FE2L277 = FE2_z[2] $ (FE2_z[0] & FE2_z[1]);


--FE2L899 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7883
--operation mode is normal

FE2L899 = FE2L799 & (FE2L277 # FE2_flagged_rl_compr[0]) # !FE2L799 & FE2L277 & !FE2_flagged_rl_compr[0];


--FE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1080~472
--operation mode is normal

FE2L691 = FE2_z[0] & (FE2L5411Q # !FE2L499) # !FE2L9311Q;


--FE2L999 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7884
--operation mode is normal

FE2L999 = FE2L099 & FE2L998 # !FE2L099 & (FE2_z[4] & FE2L998 # !FE2_z[4] & FE2L809);


--FE2L0001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7885
--operation mode is normal

FE2L0001 = FE2L999 & (FE2_flagged_rl_compr[0] # !FE2_z[0]) # !FE2L999 & !FE2_flagged_rl_compr[0] & !FE2_z[0];


--FE2L1001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7886
--operation mode is normal

FE2L1001 = FE2_z[2] & FE2_z[0] & FE2_z[1];


--FE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1072~247
--operation mode is normal

FE2L781 = FE2L5411Q & !FE2_flagged_rl_compr[0] & (FE2L1001 $ FE2_z[3]);


--FE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~282
--operation mode is normal

FE2L481 = FE2L5411Q & FE2_flagged_rl_compr[0] # !FE2L951 # !FE2L499;


--FE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~283
--operation mode is normal

FE2L581 = FE2L5411Q & !FE2_flagged_rl_compr[0];


--FE2L177 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1021
--operation mode is normal

FE2L177 = FE2_z[0] $ FE2_z[1];


--FE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1074~257
--operation mode is normal

FE2L981 = FE2L581 & (FE2L177 # FE2_data_exceeds_zero & !FE2L9311Q) # !FE2L581 & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1073~268
--operation mode is normal

FE2L881 = FE2L277 & (FE2L581 # FE2_data_exceeds_zero & !FE2L9311Q) # !FE2L277 & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~284
--operation mode is normal

FE2L681 = FE2L191 # FE2L581 & (FE2L477 $ FE2_z[4]);


--FE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1075~201
--operation mode is normal

FE2L091 = FE2L5411Q & (FE2_flagged_rl_compr[0] $ !FE2_z[0]) # !FE2L9311Q;


--FE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1093~18
--operation mode is normal

FE2L902 = !FE2L4411Q & !FE2L2411Q;


--FE2L937 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~104
--operation mode is normal

FE2L937 = FE2L0411Q # FE2L1411Q # FE2L3411Q # !FE2L902;


--FE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1020
--operation mode is normal

FE2L962 = FE2L788 & FE2L922 & FE2L898 & !FE2L7311Q;


--FE2L677 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1048
--operation mode is normal

FE2L677 = FE2_l[4] & FE2_l[3];


--FE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1237~4
--operation mode is normal

FE2L622 = FE2_l[5] & (FE2L889 & FE2L322 # !FE2L889 & FE2L677) # !FE2_l[5] & (!FE2L322 & FE2L889 # !FE2L677);


--FE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1021
--operation mode is normal

FE2L072 = FE2L682 & (FE2L962 # FE2_i1219 & !FE2L622);


--FE2L777 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1051
--operation mode is normal

FE2L777 = FE2_l[5] $ (FE2_l[4] & FE2_l[3]);


--FE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1022
--operation mode is normal

FE2L172 = FE2L072 # FE2L777 & (FE2L582 # FE2L013);


--FE2_ring_write_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk
--operation mode is normal

FE2_ring_write_clk_lut_out = FE2_st_mach_init & (FE2L0411Q & FE2_ring_write_clk # !FE2L902);
FE2_ring_write_clk = DFFE(FE2_ring_write_clk_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_m[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[5]
--operation mode is normal

FE2_m[5]_lut_out = FE2_st_mach_init & (FE2L982 # FE2L192 & FE2_m[5]);
FE2_m[5] = DFFE(FE2_m[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1481~26
--operation mode is normal

FE2L713 = FE2L3801Q & !FE2L7311Q;


--FE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~140
--operation mode is normal

FE2L413 = FE2_flagged_rl_compr[0] & !FE2_read_idle_en;


--FE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~141
--operation mode is normal

FE2L513 = FE2L3801Q & (FE2L4801Q & !FE2L6311Q # !FE2L7311Q) # !FE2L3801Q & FE2L4801Q & !FE2L6311Q;


--FE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~142
--operation mode is normal

FE2L613 = FE2L413 & (FE2L1801Q # FE2L513 & !FE2_ring_write_clk1);


--FE2_k[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[5]
--operation mode is normal

FE2_k[5]_lut_out = FE2_st_mach_init & (FE2L661 # FE2_k[5] & !FE2L989);
FE2_k[5] = DFFE(FE2_k[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_k[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[4]
--operation mode is normal

FE2_k[4]_lut_out = FE2_st_mach_init & (FE2L861 # FE2L961 & FE2_flagged_rl_compr[0]);
FE2_k[4] = DFFE(FE2_k[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_k[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[1]
--operation mode is normal

FE2_k[1]_lut_out = FE2L081 & FE2_st_mach_init;
FE2_k[1] = DFFE(FE2_k[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_k[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[2]
--operation mode is normal

FE2_k[2]_lut_out = FE2_st_mach_init & (FE2L671 # FE2L571 & FE2_flagged_rl_compr[0]);
FE2_k[2] = DFFE(FE2_k[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_k[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[3]
--operation mode is normal

FE2_k[3]_lut_out = FE2L271 & FE2_st_mach_init;
FE2_k[3] = DFFE(FE2_k[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_read_idle_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_idle_en
--operation mode is normal

FE1_read_idle_en_lut_out = FE1_st_mach_init & (FE1L012 # FE1L112 & FE1_read_idle_en);
FE1_read_idle_en = DFFE(FE1_read_idle_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1482~30
--operation mode is normal

FE1L813 = FE1L1801Q & !FE1_read_idle_en & !FE1_flagged_rl_compr[0];


--FE1L0801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20
--operation mode is normal

FE1L0801Q_lut_out = !FE1L013 & FE1_st_mach_init & (FE1L19 # FE1L0801Q);
FE1L0801Q = DFFE(FE1L0801Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~393
--operation mode is normal

FE1L572 = FE1L1801Q & FE1_l[3] # !FE1L0801Q;


--FE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~394
--operation mode is normal

FE1L672 = FE1L572 # FE1L2801Q & (FE1L612 $ FE1_l[3]);


--FE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~395
--operation mode is normal

FE1L772 = FE1L672 # FE1L4801Q & (FE1L052 $ FE1_l[3]);


--FE1L889 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7846
--operation mode is normal

FE1L889 = FE1_p[4] & (FE1_p[1] # FE1_p[2] # FE1_p[3]);


--FE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~120
--operation mode is normal

FE1L722 = FE1_l[4] & (FE1_l[2] # FE1_l[3] # FE1_l[1]);


--FE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~121
--operation mode is normal

FE1L822 = FE1L889 & (FE1L722 # FE1_l[5]) # !FE1L889 & FE1_p[5] & (FE1L722 # FE1_l[5]);


--FE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~628
--operation mode is normal

FE1L932 = !FE1_i1219 & (FE1L822 & FE1L398 # !FE1L822 & FE1_l[3]);


--FE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1232~104
--operation mode is normal

FE1L322 = !FE1_l[4] & (!FE1_l[2] & !FE1_l[1] # !FE1_l[3]);


--FE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1232~105
--operation mode is normal

FE1L422 = FE1_l[5] & (FE1L889 # FE1_p[5]) # !FE1_l[5] & !FE1L322 & (FE1L889 # FE1_p[5]);


--FE1L967 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1005
--operation mode is normal

FE1L967 = FE1_l[2] # FE1_l[1];


--FE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~629
--operation mode is normal

FE1L042 = FE1_i1219 & (FE1_l[3] $ (FE1L967 # !FE1L422));


--FE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~630
--operation mode is normal

FE1L142 = FE1_i1216 & (FE1L932 # FE1L042) # !FE1_i1216 & FE1_l[3];


--FE1L989 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7847
--operation mode is normal

FE1L989 = FE1_p[1] # FE1_p[2];


--FE1L099 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7848
--operation mode is normal

FE1L099 = FE1_p[5] # FE1_p[4] & (FE1L989 # FE1_p[3]);


--FE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~122
--operation mode is normal

FE1L922 = !FE1_l[2] & !FE1_l[3] & !FE1_l[1];


--FE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~296
--operation mode is normal

FE1L232 = FE1_l[4] & (FE1L7311Q # !FE1L922 # !FE1L688);


--FE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~297
--operation mode is normal

FE1L332 = FE1L967 & FE1_l[3] & (FE1L7311Q # !FE1L688);


--FE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~298
--operation mode is normal

FE1L432 = FE1L099 & (FE1L232 # FE1L332 # FE1_l[5]);

--FE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~300
--operation mode is normal

FE1L532 = FE1L099 & (FE1L232 # FE1L332 # FE1_l[5]);


--FE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~389
--operation mode is normal

FE1L082 = FE1L688 & (FE1L7311Q & !FE1_l[1] # !FE1L7311Q & FE1L988) # !FE1L688 & !FE1_l[1];


--FE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~390
--operation mode is normal

FE1L182 = FE1_i1216 & FE1L432 & FE1L3801Q & FE1L082;


--FE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~391
--operation mode is normal

FE1L282 = FE1L1801Q # FE1L2801Q # FE1L4801Q;


--FE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~392
--operation mode is normal

FE1L382 = FE1L282 # FE1L3801Q & (!FE1L432 # !FE1_i1216);


--FE1_data_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero
--operation mode is normal

FE1_data_exceeds_zero_lut_out = FE1L4211Q & (FE1L0201 # FE1L1201 # FE1L2201);
FE1_data_exceeds_zero = DFFE(FE1_data_exceeds_zero_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L4411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25
--operation mode is normal

FE1L4411Q_lut_out = FE1_st_mach_init & (FE1L3411Q # FE1L312 & !FE1_old_equals_new_data);
FE1L4411Q = DFFE(FE1L4411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L2411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23
--operation mode is normal

FE1L2411Q_lut_out = FE1_st_mach_init & (FE1L1411Q # FE1_old_equals_new_data & FE1L2411Q);
FE1L2411Q = DFFE(FE1L2411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L0411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21
--operation mode is normal

FE1L0411Q_lut_out = FE1_st_mach_init & (FE1L212 # FE1L9211Q & !FE1L9311Q);
FE1L0411Q = DFFE(FE1L0411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L5411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26
--operation mode is normal

FE1L5411Q_lut_out = FE1L4411Q & FE1_st_mach_init & FE1L7211Q;
FE1L5411Q = DFFE(FE1L5411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L199 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7849
--operation mode is normal

FE1L199 = !FE1L4411Q & !FE1L2411Q & !FE1L0411Q & !FE1L5411Q;


--FE1L9311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20
--operation mode is normal

FE1L9311Q_lut_out = FE1_st_mach_init & (FE1L9311Q # FE1L9211Q);
FE1L9311Q = DFFE(FE1L9311Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1079~321
--operation mode is normal

FE1L591 = FE1_z[1] & (FE1_data_exceeds_zero & !FE1L9311Q # !FE1L199) # !FE1_z[1] & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L299 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7850
--operation mode is normal

FE1L299 = FE1_z[3] # FE1_z[2] & FE1_z[0] & FE1_z[1];


--FE1L399 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7851
--operation mode is normal

FE1L399 = FE1L299 & FE1L009 # !FE1L299 & (FE1_z[4] & FE1L009 # !FE1_z[4] & FE1L909);


--FE1L499 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7852
--operation mode is normal

FE1L499 = FE1_flagged_rl_compr[0] & FE1L399 # !FE1_flagged_rl_compr[0] & (FE1_z[0] $ FE1_z[1]);


--FE1L1411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22
--operation mode is normal

FE1L1411Q_lut_out = (FE1_old_equals_new_data & FE1_st_mach_init) & CASCADE(FE1L412);
FE1L1411Q = DFFE(FE1L1411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L3411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24
--operation mode is normal

FE1L3411Q_lut_out = !FE1_old_equals_new_data & FE1L2411Q & FE1_st_mach_init;
FE1L3411Q = DFFE(FE1L3411Q_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i991~1
--operation mode is normal

FE1L951 = !FE1L1411Q & !FE1L3411Q;


--FE1L599 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7853
--operation mode is normal

FE1L599 = FE1L299 & FE1L409 # !FE1L299 & (FE1_z[4] & FE1L409 # !FE1_z[4] & FE1L319);


--FE1L277 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1039
--operation mode is normal

FE1L277 = FE1_z[3] $ (FE1_z[2] & FE1_z[0] & FE1_z[1]);


--FE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1077~309
--operation mode is normal

FE1L391 = !FE1L951 & (FE1_flagged_rl_compr[0] & FE1L599 # !FE1_flagged_rl_compr[0] & FE1L277);


--FE1L867 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1004
--operation mode is normal

FE1L867 = FE1_l[2] $ FE1_l[1];


--FE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1468~388
--operation mode is normal

FE1L872 = FE1L688 & (FE1L7311Q & !FE1L867 # !FE1L7311Q & FE1L198) # !FE1L688 & !FE1L867;


--FE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1468~389
--operation mode is normal

FE1L972 = FE1_i1216 & FE1L432 & FE1L3801Q & FE1L872;


--FE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1042
--operation mode is normal

FE1L582 = FE1L3801Q & (FE1L7311Q # !FE1_ring_write_clk1);


--FE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~899
--operation mode is normal

FE1L172 = FE1L688 & FE1L822 & FE1L598 & !FE1L7311Q;


--FE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1238~4
--operation mode is normal

FE1L622 = FE1_l[4] $ (FE1L422 & FE1_l[3] & FE1L967 # !FE1L422 & !FE1_l[3]);


--FE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~900
--operation mode is normal

FE1L272 = FE1L582 & (FE1L172 # FE1_i1219 & !FE1L622);


--FE1L477 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1054
--operation mode is normal

FE1L477 = FE1_l[4] $ FE1_l[3];


--FE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~51
--operation mode is normal

FE1L903 = FE1L2801Q & FE1L612;


--FE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~901
--operation mode is normal

FE1L372 = FE1L272 # FE1L477 & (FE1L482 # FE1L903);


--FE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~902
--operation mode is normal

FE1L472 = FE1L3801Q & (!FE1_i1219 & !FE1L822 # !FE1_i1216);


--FE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1007
--operation mode is normal

FE1L762 = FE1L472 # FE1L2801Q & !FE1L612 # !FE1L662;


--FE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1076~281
--operation mode is normal

FE1L191 = !FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L699 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7854
--operation mode is normal

FE1L699 = !FE1L4411Q & !FE1L2411Q & !FE1L0411Q;


--FE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1076~282
--operation mode is normal

FE1L291 = FE1L191 # FE1_z[4] & (FE1L5411Q # !FE1L699);


--FE1L799 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7855
--operation mode is normal

FE1L799 = FE1L299 & FE1L609 # !FE1L299 & (FE1_z[4] & FE1L609 # !FE1_z[4] & FE1L519);


--FE1L377 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1041
--operation mode is normal

FE1L377 = FE1_z[2] & FE1_z[0] & FE1_z[3] & FE1_z[1];


--FE1L899 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7856
--operation mode is normal

FE1L899 = FE1_flagged_rl_compr[0] & FE1L799 # !FE1_flagged_rl_compr[0] & (FE1L377 $ FE1_z[4]);


--FE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1078~342
--operation mode is normal

FE1L491 = FE1_z[2] & (FE1_data_exceeds_zero & !FE1L9311Q # !FE1L199) # !FE1_z[2] & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L999 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7857
--operation mode is normal

FE1L999 = FE1L299 & FE1L209 # !FE1L299 & (FE1_z[4] & FE1L209 # !FE1_z[4] & FE1L119);


--FE1L177 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1034
--operation mode is normal

FE1L177 = FE1_z[2] $ (FE1_z[0] & FE1_z[1]);


--FE1L0001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7858
--operation mode is normal

FE1L0001 = FE1L999 & (FE1L177 # FE1_flagged_rl_compr[0]) # !FE1L999 & FE1L177 & !FE1_flagged_rl_compr[0];


--FE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1080~502
--operation mode is normal

FE1L691 = FE1_z[0] & (FE1L5411Q # !FE1L699) # !FE1L9311Q;


--FE1L1001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7859
--operation mode is normal

FE1L1001 = FE1L299 & FE1L898 # !FE1L299 & (FE1_z[4] & FE1L898 # !FE1_z[4] & FE1L709);


--FE1L2001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7860
--operation mode is normal

FE1L2001 = FE1L1001 & (FE1_flagged_rl_compr[0] # !FE1_z[0]) # !FE1L1001 & !FE1_flagged_rl_compr[0] & !FE1_z[0];


--FE1L3001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7861
--operation mode is normal

FE1L3001 = FE1_z[2] & FE1_z[0] & FE1_z[1];


--FE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1072~247
--operation mode is normal

FE1L781 = FE1L5411Q & !FE1_flagged_rl_compr[0] & (FE1L3001 $ FE1_z[3]);


--FE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~282
--operation mode is normal

FE1L481 = FE1L5411Q & FE1_flagged_rl_compr[0] # !FE1L951 # !FE1L699;


--FE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~283
--operation mode is normal

FE1L581 = FE1L5411Q & !FE1_flagged_rl_compr[0];


--FE1L077 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1029
--operation mode is normal

FE1L077 = FE1_z[0] $ FE1_z[1];


--FE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1074~257
--operation mode is normal

FE1L981 = FE1L581 & (FE1L077 # FE1_data_exceeds_zero & !FE1L9311Q) # !FE1L581 & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1073~268
--operation mode is normal

FE1L881 = FE1L177 & (FE1L581 # FE1_data_exceeds_zero & !FE1L9311Q) # !FE1L177 & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~284
--operation mode is normal

FE1L681 = FE1L191 # FE1L581 & (FE1L377 $ FE1_z[4]);


--FE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1075~201
--operation mode is normal

FE1L091 = FE1L5411Q & (FE1_flagged_rl_compr[0] $ !FE1_z[0]) # !FE1L9311Q;


--FE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1093~18
--operation mode is normal

FE1L902 = !FE1L4411Q & !FE1L2411Q;


--FE1L937 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~104
--operation mode is normal

FE1L937 = FE1L0411Q # FE1L1411Q # FE1L3411Q # !FE1L902;


--FE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1008
--operation mode is normal

FE1L862 = FE1L688 & FE1L822 & FE1L798 & !FE1L7311Q;


--FE1L577 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1056
--operation mode is normal

FE1L577 = FE1_l[4] & FE1_l[3];


--FE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1237~4
--operation mode is normal

FE1L522 = FE1_l[5] & (FE1L099 & FE1L322 # !FE1L099 & FE1L577) # !FE1_l[5] & (!FE1L322 & FE1L099 # !FE1L577);


--FE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1009
--operation mode is normal

FE1L962 = FE1L582 & (FE1L862 # FE1_i1219 & !FE1L522);


--FE1L677 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1059
--operation mode is normal

FE1L677 = FE1_l[5] $ (FE1_l[4] & FE1_l[3]);


--FE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1010
--operation mode is normal

FE1L072 = FE1L962 # FE1L677 & (FE1L482 # FE1L903);


--FE1_ring_write_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk
--operation mode is normal

FE1_ring_write_clk_lut_out = FE1_st_mach_init & (FE1L0411Q & FE1_ring_write_clk # !FE1L902);
FE1_ring_write_clk = DFFE(FE1_ring_write_clk_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_m[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[5]
--operation mode is normal

FE1_m[5]_lut_out = FE1_st_mach_init & (FE1L882 # FE1L092 & FE1_m[5]);
FE1_m[5] = DFFE(FE1_m[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1481~26
--operation mode is normal

FE1L613 = FE1L3801Q & !FE1L7311Q;


--FE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~140
--operation mode is normal

FE1L313 = FE1_flagged_rl_compr[0] & !FE1_read_idle_en;


--FE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~141
--operation mode is normal

FE1L413 = FE1L3801Q & (FE1L4801Q & !FE1L6311Q # !FE1L7311Q) # !FE1L3801Q & FE1L4801Q & !FE1L6311Q;


--FE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~142
--operation mode is normal

FE1L513 = FE1L313 & (FE1L1801Q # FE1L413 & !FE1_ring_write_clk1);


--FE1_k[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[5]
--operation mode is normal

FE1_k[5]_lut_out = FE1_st_mach_init & (FE1L661 # FE1_k[5] & !FE1L199);
FE1_k[5] = DFFE(FE1_k[5]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_k[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[4]
--operation mode is normal

FE1_k[4]_lut_out = FE1_st_mach_init & (FE1L861 # FE1L961 & FE1_flagged_rl_compr[0]);
FE1_k[4] = DFFE(FE1_k[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_k[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[1]
--operation mode is normal

FE1_k[1]_lut_out = FE1L081 & FE1_st_mach_init;
FE1_k[1] = DFFE(FE1_k[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_k[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[2]
--operation mode is normal

FE1_k[2]_lut_out = FE1_st_mach_init & (FE1L671 # FE1L571 & FE1_flagged_rl_compr[0]);
FE1_k[2] = DFFE(FE1_k[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_k[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[3]
--operation mode is normal

FE1_k[3]_lut_out = FE1L271 & FE1_st_mach_init;
FE1_k[3] = DFFE(FE1_k[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_atwd_ch_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2]
--operation mode is normal

FE1_atwd_ch_count[2]_lut_out = FE1L4211Q & (FE1_atwd_ch_count[2] $ (!FE1L807 & FE1L567));
FE1_atwd_ch_count[2] = DFFE(FE1_atwd_ch_count[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_atwd_ch_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1]
--operation mode is normal

FE1_atwd_ch_count[1]_lut_out = FE1L4211Q & (FE1_atwd_ch_count[1] $ (!FE1L807 & FE1L467));
FE1_atwd_ch_count[1] = DFFE(FE1_atwd_ch_count[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L707 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2517~170
--operation mode is normal

FE1L707 = WD1L782 & (WD1L882 & FE1_atwd_ch_count[2] & !FE1_atwd_ch_count[1] # !WD1L882 & !FE1_atwd_ch_count[2] & FE1_atwd_ch_count[1]) # !WD1L782 & !FE1_atwd_ch_count[2] & (WD1L882 $ !FE1_atwd_ch_count[1]);


--FE1_atwd_ch_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0]
--operation mode is normal

FE1_atwd_ch_count[0]_lut_out = FE1L4211Q & (FE1_atwd_ch_count[0] $ (!FE1L807 & FE1_i2506));
FE1_atwd_ch_count[0] = DFFE(FE1_atwd_ch_count[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L807 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2517~172
--operation mode is normal

FE1L807 = (FE1_atwd_start & (WD1L882 $ FE1_atwd_ch_count[0])) & CASCADE(FE1L707);


--FE2_atwd_ch_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2]
--operation mode is normal

FE2_atwd_ch_count[2]_lut_out = FE2L4211Q & (FE2_atwd_ch_count[2] $ (!FE2L807 & FE2L667));
FE2_atwd_ch_count[2] = DFFE(FE2_atwd_ch_count[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_atwd_ch_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1]
--operation mode is normal

FE2_atwd_ch_count[1]_lut_out = FE2L4211Q & (FE2_atwd_ch_count[1] $ (!FE2L807 & FE2L567));
FE2_atwd_ch_count[1] = DFFE(FE2_atwd_ch_count[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L707 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2517~170
--operation mode is normal

FE2L707 = WD2L682 & (WD2L782 & FE2_atwd_ch_count[2] & !FE2_atwd_ch_count[1] # !WD2L782 & !FE2_atwd_ch_count[2] & FE2_atwd_ch_count[1]) # !WD2L682 & !FE2_atwd_ch_count[2] & (WD2L782 $ !FE2_atwd_ch_count[1]);


--FE2_atwd_ch_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0]
--operation mode is normal

FE2_atwd_ch_count[0]_lut_out = FE2L4211Q & (FE2_atwd_ch_count[0] $ (!FE2L807 & FE2_i2506));
FE2_atwd_ch_count[0] = DFFE(FE2_atwd_ch_count[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L807 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2517~172
--operation mode is normal

FE2L807 = (FE2_atwd_start & (WD2L782 $ FE2_atwd_ch_count[0])) & CASCADE(FE2L707);


--EE1_fadc_postpeak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[8]
--operation mode is normal

EE1_fadc_postpeak[8]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[9] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[8]);
EE1_fadc_postpeak[8] = DFFE(EE1_fadc_postpeak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_peak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[7]
--operation mode is normal

EE1_fadc_peak[7]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[8] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[7]);
EE1_fadc_peak[7] = DFFE(EE1_fadc_peak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~640
--operation mode is normal

GE1L102 = (GE1L612 & GE1L812 & GE1L912 & GE1L712) & CASCADE(GE1L714);

--GE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~641
--operation mode is normal

GE1L202 = (GE1L612 & GE1L812 & GE1L912 & GE1L712) & CASCADE(GE1L714);


--EE1_fadc_postpeak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[0]
--operation mode is normal

EE1_fadc_postpeak[0]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[1] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[0]);
EE1_fadc_postpeak[0] = DFFE(EE1_fadc_postpeak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1L604 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11127
--operation mode is normal

GE1L604 = GE1_ram_address_header[1] # GE1_ram_address_header[2];


--GE1L114 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11135
--operation mode is normal

GE1L114 = (GE1L604 # GE1_ram_address_header[0] # GE1_ram_address_header[3] # !GE1L014) & CASCADE(GE1L814);


--EE1_fadc_prepeak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[6]
--operation mode is normal

EE1_fadc_prepeak[6]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[7] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[6]);
EE1_fadc_prepeak[6] = DFFE(EE1_fadc_prepeak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--FE1_data_t0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[7]
--operation mode is normal

FE1_data_t0[7]_lut_out = FE1_data_supr0[7];
FE1_data_t0[7] = DFFE(FE1_data_t0[7]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_i954 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i954
--operation mode is normal

FE1_i954 = FE1L1411Q # !FE1L9311Q;


--FE1_same_value_count[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7]
--operation mode is normal

FE1_same_value_count[7]_lut_out = FE1L4211Q & Q13_counter_cell[7];
FE1_same_value_count[7] = DFFE(FE1_same_value_count[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1084~135
--operation mode is normal

FE1L002 = FE1_data_t0[7] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[7]) # !FE1_data_t0[7] & FE1L3411Q & !FE1_same_value_count[7];


--FE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1058~332
--operation mode is normal

FE1L461 = FE1_j[0] & (FE1L5411Q # !FE1L699) # !FE1L9311Q;


--FE1L4001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7863
--operation mode is normal

FE1L4001 = FE1_j[4] # FE1_j[0] & FE1_j[1] & FE1_j[2];


--FE1L5001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7864
--operation mode is normal

FE1L5001 = FE1L4001 & FE1L259 # !FE1L4001 & (FE1_j[3] & FE1L259 # !FE1_j[3] & FE1L349);


--FE1L6001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7865
--operation mode is normal

FE1L6001 = FE1_j[3] # FE1_j[0] # FE1_j[1] # FE1_j[2];


--FE1L7001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7866
--operation mode is normal

FE1L7001 = FE1L6001 & (FE1_j[4] & FE1L439 # !FE1_j[4] & FE1L529) # !FE1L6001 & FE1L529;


--FE1L8001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7867
--operation mode is normal

FE1L8001 = FE1L5001 & (FE1L7001 # FE1_flagged_rl_compr[0]) # !FE1L5001 & FE1L7001 & !FE1_flagged_rl_compr[0];


--FE1L361 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1057~311
--operation mode is normal

FE1L361 = FE1_j[1] & (FE1_data_exceeds_zero & !FE1L9311Q # !FE1L199) # !FE1_j[1] & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L9001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7868
--operation mode is normal

FE1L9001 = FE1L4001 & FE1L459 # !FE1L4001 & (FE1_j[3] & FE1L459 # !FE1_j[3] & FE1L549);


--FE1L0101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7869
--operation mode is normal

FE1L0101 = FE1L6001 & (FE1_j[4] & FE1L639 # !FE1_j[4] & FE1L729) # !FE1L6001 & FE1L729;


--FE1L1101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7870
--operation mode is normal

FE1L1101 = FE1L9001 & (FE1L0101 # FE1_flagged_rl_compr[0]) # !FE1L9001 & FE1L0101 & !FE1_flagged_rl_compr[0];


--FE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1056~331
--operation mode is normal

FE1L261 = FE1_j[2] & (FE1_data_exceeds_zero & !FE1L9311Q # !FE1L199) # !FE1_j[2] & FE1_data_exceeds_zero & !FE1L9311Q;


--FE1L2101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7871
--operation mode is normal

FE1L2101 = FE1L4001 & FE1L659 # !FE1L4001 & (FE1_j[3] & FE1L659 # !FE1_j[3] & FE1L749);


--FE1L3101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7872
--operation mode is normal

FE1L3101 = FE1L6001 & (FE1_j[4] & FE1L839 # !FE1_j[4] & FE1L929) # !FE1L6001 & FE1L929;


--FE1L4101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7873
--operation mode is normal

FE1L4101 = FE1L2101 & (FE1L3101 # FE1_flagged_rl_compr[0]) # !FE1L2101 & FE1L3101 & !FE1_flagged_rl_compr[0];


--FE1L5101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7874
--operation mode is normal

FE1L5101 = FE1L4001 & FE1L859 # !FE1L4001 & (FE1_j[3] & FE1L859 # !FE1_j[3] & FE1L949);


--FE1L6101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7875
--operation mode is normal

FE1L6101 = FE1L6001 & (FE1_j[4] & FE1L049 # !FE1_j[4] & FE1L139) # !FE1L6001 & FE1L139;


--FE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1055~311
--operation mode is normal

FE1L161 = !FE1L951 & (FE1_flagged_rl_compr[0] & FE1L5101 # !FE1_flagged_rl_compr[0] & FE1L6101);


--FE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1054~341
--operation mode is normal

FE1L061 = FE1L191 # FE1_j[4] & (FE1L5411Q # !FE1L699);


--FE1L7101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7876
--operation mode is normal

FE1L7101 = FE1L4001 & FE1L069 # !FE1L4001 & (FE1_j[3] & FE1L069 # !FE1_j[3] & FE1L159);


--FE1L8101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7877
--operation mode is normal

FE1L8101 = FE1L6001 & (FE1_j[4] & FE1L249 # !FE1_j[4] & FE1L339) # !FE1L6001 & FE1L339;


--FE1L9101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7878
--operation mode is normal

FE1L9101 = FE1L7101 & (FE1L8101 # FE1_flagged_rl_compr[0]) # !FE1L7101 & FE1L8101 & !FE1_flagged_rl_compr[0];


--FE1_data_t0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[6]
--operation mode is normal

FE1_data_t0[6]_lut_out = FE1_data_supr0[6];
FE1_data_t0[6] = DFFE(FE1_data_t0[6]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6]
--operation mode is normal

FE1_same_value_count[6]_lut_out = FE1L4211Q & Q13_counter_cell[6];
FE1_same_value_count[6] = DFFE(FE1_same_value_count[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1085~135
--operation mode is normal

FE1L102 = FE1_data_t0[6] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[6]) # !FE1_data_t0[6] & FE1L3411Q & !FE1_same_value_count[6];


--FE1_data_t0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[8]
--operation mode is normal

FE1_data_t0[8]_lut_out = FE1_data_supr0[8];
FE1_data_t0[8] = DFFE(FE1_data_t0[8]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8]
--operation mode is normal

FE1_same_value_count[8]_lut_out = FE1L4211Q & Q13_counter_cell[8];
FE1_same_value_count[8] = DFFE(FE1_same_value_count[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1083~135
--operation mode is normal

FE1L991 = FE1_data_t0[8] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[8]) # !FE1_data_t0[8] & FE1L3411Q & !FE1_same_value_count[8];


--FE1_data_t0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[3]
--operation mode is normal

FE1_data_t0[3]_lut_out = FE1_data_supr0[3];
FE1_data_t0[3] = DFFE(FE1_data_t0[3]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3]
--operation mode is normal

FE1_same_value_count[3]_lut_out = FE1L4211Q & Q13_counter_cell[3];
FE1_same_value_count[3] = DFFE(FE1_same_value_count[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L402 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1088~135
--operation mode is normal

FE1L402 = FE1_data_t0[3] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[3]) # !FE1_data_t0[3] & FE1L3411Q & !FE1_same_value_count[3];


--FE1_data_t0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[2]
--operation mode is normal

FE1_data_t0[2]_lut_out = FE1_data_supr0[2];
FE1_data_t0[2] = DFFE(FE1_data_t0[2]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2]
--operation mode is normal

FE1_same_value_count[2]_lut_out = FE1L4211Q & Q13_counter_cell[2];
FE1_same_value_count[2] = DFFE(FE1_same_value_count[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1089~135
--operation mode is normal

FE1L502 = FE1_data_t0[2] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[2]) # !FE1_data_t0[2] & FE1L3411Q & !FE1_same_value_count[2];


--FE1_data_t0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]
--operation mode is normal

FE1_data_t0[0]_lut_out = FE1_data_supr0[0];
FE1_data_t0[0] = DFFE(FE1_data_t0[0]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0]
--operation mode is normal

FE1_same_value_count[0]_lut_out = FE1L4211Q & Q13_counter_cell[0];
FE1_same_value_count[0] = DFFE(FE1_same_value_count[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1091~135
--operation mode is normal

FE1L702 = FE1_data_t0[0] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[0]) # !FE1_data_t0[0] & FE1L3411Q & !FE1_same_value_count[0];


--FE1_data_t0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[1]
--operation mode is normal

FE1_data_t0[1]_lut_out = FE1_data_supr0[1];
FE1_data_t0[1] = DFFE(FE1_data_t0[1]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1]
--operation mode is normal

FE1_same_value_count[1]_lut_out = FE1L4211Q & Q13_counter_cell[1];
FE1_same_value_count[1] = DFFE(FE1_same_value_count[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1090~135
--operation mode is normal

FE1L602 = FE1_data_t0[1] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[1]) # !FE1_data_t0[1] & FE1L3411Q & !FE1_same_value_count[1];


--FE1_count_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero
--operation mode is normal

FE1_count_exceeds_zero_lut_out = FE1L4211Q & (FE1L3201 # FE1L4201 # FE1L5201);
FE1_count_exceeds_zero = DFFE(FE1_count_exceeds_zero_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1092~135
--operation mode is normal

FE1L802 = FE1_count_exceeds_zero & (FE1L3411Q # FE1_data_exceeds_zero & FE1_i954) # !FE1_count_exceeds_zero & FE1_data_exceeds_zero & FE1_i954;


--FE1_data_t0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[5]
--operation mode is normal

FE1_data_t0[5]_lut_out = FE1_data_supr0[5];
FE1_data_t0[5] = DFFE(FE1_data_t0[5]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5]
--operation mode is normal

FE1_same_value_count[5]_lut_out = FE1L4211Q & Q13_counter_cell[5];
FE1_same_value_count[5] = DFFE(FE1_same_value_count[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1086~135
--operation mode is normal

FE1L202 = FE1_data_t0[5] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[5]) # !FE1_data_t0[5] & FE1L3411Q & !FE1_same_value_count[5];


--FE1_data_t0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[4]
--operation mode is normal

FE1_data_t0[4]_lut_out = FE1_data_supr0[4];
FE1_data_t0[4] = DFFE(FE1_data_t0[4]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4]
--operation mode is normal

FE1_same_value_count[4]_lut_out = FE1L4211Q & Q13_counter_cell[4];
FE1_same_value_count[4] = DFFE(FE1_same_value_count[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1087~135
--operation mode is normal

FE1L302 = FE1_data_t0[4] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[4]) # !FE1_data_t0[4] & FE1L3411Q & !FE1_same_value_count[4];


--FE1_data_t0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[9]
--operation mode is normal

FE1_data_t0[9]_lut_out = FE1_data_supr0[9];
FE1_data_t0[9] = DFFE(FE1_data_t0[9]_lut_out, GLOBAL(TE1_outclock0), , , FE1L93);


--FE1_same_value_count[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9]
--operation mode is normal

FE1_same_value_count[9]_lut_out = FE1L4211Q & Q13_counter_cell[9];
FE1_same_value_count[9] = DFFE(FE1_same_value_count[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1082~135
--operation mode is normal

FE1L891 = FE1_data_t0[9] & (FE1_i954 # FE1L3411Q & !FE1_same_value_count[9]) # !FE1_data_t0[9] & FE1L3411Q & !FE1_same_value_count[9];


--FE1_ring_write_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en
--operation mode is normal

FE1_ring_write_en_lut_out = FE1L1411Q # FE1L3411Q;
FE1_ring_write_en = DFFE(FE1_ring_write_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE1_st_mach_init);


--FE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1479~172
--operation mode is normal

FE1L113 = FE1_fadc_bfr_en & FE1_fadc_bfr_clk & !FE1L0801Q;


--FE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1479~173
--operation mode is normal

FE1L213 = FE1L113 # FE1L413 & !FE1L313 & !FE1_ring_write_clk1;


--FE1L264 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1146
--operation mode is normal

FE1L264 = FE1_flagged_rl_compr_dly[1] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L679;


--FE1L364 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1147
--operation mode is normal

FE1L364 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[2] & FE1L679 & !FE1_j_dly[0];


--FE1L464 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1148
--operation mode is normal

FE1L464 = FE1L879 & (FE1L189 & FE1_flagged_rl_compr_dly[0] # !FE1L189 & FE1_ring_data[14]) # !FE1L879 & FE1_ring_data[14];


--FE1L664 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1151
--operation mode is normal

FE1L664 = (FE1L264 # FE1L364 # FE1L734 & FE1L464) & CASCADE(FE1L564);


--FE1L564 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1150
--operation mode is normal

FE1L564 = FE1_j_dly[2] # FE1L863 # !FE1_j_dly[0] & !FE1_j_dly[1];


--FE1L253 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1111
--operation mode is normal

FE1L253 = FE1_flagged_rl_compr_dly[5] & FE1_j_dly[0] & FE1L879 & !FE1_j_dly[2];


--FE1L353 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1112
--operation mode is normal

FE1L353 = FE1L253 # FE1_flagged_rl_compr_dly[6] & FE1L779 & FE1L879;


--FE1L453 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1113
--operation mode is normal

FE1L453 = FE1L157 & FE1_flagged_rl_compr_dly[3] & !FE1L257 # !FE1L157 & FE1_flagged_rl_compr_dly[4];


--FE1L015 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~517
--operation mode is normal

FE1L015 = (FE1L353 # FE1L053 & (FE1L853 # FE1L453)) & CASCADE(FE1L905);


--FE1L905 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~514
--operation mode is normal

FE1L905 = FE1L747 & (FE1_j_dly[2] # !FE1L679);


--FE1L115 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~518
--operation mode is normal

FE1L115 = (FE1_flagged_rl_compr_dly[7] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2]) & CASCADE(FE1L7301);


--FE1L804 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~935
--operation mode is normal

FE1L804 = FE1L289 & (FE1_j_dly[0] & FE1_flagged_rl_compr_dly[9] # !FE1_j_dly[0] & FE1_flagged_rl_compr_dly[10]);


--FE1L014 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~940
--operation mode is normal

FE1L014 = (FE1_ring_data[8] & (FE1_j_dly[0] # FE1_j_dly[2] # !FE1L679)) & CASCADE(FE1L104);


--FE1L675 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~746
--operation mode is normal

FE1L675 = FE1_flagged_rl_compr_dly[1] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L775 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~747
--operation mode is normal

FE1L775 = FE1_flagged_rl_compr_dly[2] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L875 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~748
--operation mode is normal

FE1L875 = FE1L675 # FE1L775 # FE1_flagged_rl_compr_dly[0] & FE1L275;


--FE1L044 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~941
--operation mode is normal

FE1L044 = FE1L479 & !FE1L579 & (!FE1L089 # !FE1L879) # !FE1L479 & (!FE1L089 # !FE1L879);


--FE1L634 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~0
--operation mode is normal

FE1L634 = FE1L847 & FE1L983 & FE1L004 & FE1L044;


--FE1L144 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~942
--operation mode is normal

FE1L144 = FE1L157 & FE1_flagged_rl_compr_dly[9] & !FE1L257 # !FE1L157 & FE1_flagged_rl_compr_dly[10];


--FE1L244 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~943
--operation mode is normal

FE1L244 = FE1_flagged_rl_compr_dly[7] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L344 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~944
--operation mode is normal

FE1L344 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[2] & FE1L879 & !FE1_j_dly[0];


--FE1L444 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~945
--operation mode is normal

FE1L444 = FE1L289 & (FE1_j_dly[0] & FE1_flagged_rl_compr_dly[5] # !FE1_j_dly[0] & FE1_flagged_rl_compr_dly[6]);


--FE1L544 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~946
--operation mode is normal

FE1L544 = FE1L244 # FE1L344 # FE1L153 & FE1L444;


--FE1L644 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~947
--operation mode is normal

FE1L644 = FE1L634 & (FE1L144 # FE1L734 & FE1L544);


--FE1L744 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~948
--operation mode is normal

FE1L744 = !FE1L289 & (!FE1L879 # !FE1_j_dly[2] # !FE1_j_dly[0]);


--FE1L844 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~949
--operation mode is normal

FE1L844 = FE1L257 & FE1L744 & (!FE1L189 # !FE1L879);


--FE1L944 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~950
--operation mode is normal

FE1L944 = FE1_ring_data[4] & (FE1L157 & FE1L844 # !FE1L634);


--FE1L975 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~750
--operation mode is normal

FE1L975 = (FE1L875 # FE1L684 & (FE1L644 # FE1L944)) & CASCADE(FE1L085);


--FE1L773 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~160
--operation mode is normal

FE1L773 = (FE1L863 # FE1_j_dly[1] & FE1_j_dly[2] # !FE1_j_dly[1] & !FE1_j_dly[2] & !FE1_j_dly[0]) & CASCADE(FE1L873);

--FE1L973 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~162
--operation mode is normal

FE1L973 = (FE1L863 # FE1_j_dly[1] & FE1_j_dly[2] # !FE1_j_dly[1] & !FE1_j_dly[2] & !FE1_j_dly[0]) & CASCADE(FE1L873);


--FE1L673 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~159
--operation mode is normal

FE1L673 = FE1L779 & !FE1L679 & (!FE1L479 # !FE1L194) # !FE1L779 & (!FE1L479 # !FE1L194);

--FE1L873 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~161
--operation mode is normal

FE1L873 = FE1L779 & !FE1L679 & (!FE1L479 # !FE1L194) # !FE1L779 & (!FE1L479 # !FE1L194);


--FE1L457 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~177
--operation mode is normal

FE1L457 = FE1_j_dly[4] # !FE1L389 # !FE1_j_dly[1] # !FE1_j_dly[3];


--FE1L724 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~983
--operation mode is normal

FE1L724 = (FE1L289 & (FE1_j_dly[0] & FE1_flagged_rl_compr_dly[7] # !FE1_j_dly[0] & FE1_flagged_rl_compr_dly[8])) & CASCADE(FE1L457);


--FE1L824 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~984
--operation mode is normal

FE1L824 = (FE1_j_dly[2] & FE1_flagged_rl_compr_dly[10] & FE1L879 & !FE1_j_dly[0]) & CASCADE(FE1L973);


--FE1L035 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~828
--operation mode is normal

FE1L035 = FE1_j_dly[0] & FE1_j_dly[2] & FE1L915 & !FE1_j_dly[1];


--FE1L135 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~829
--operation mode is normal

FE1L135 = FE1_flagged_rl_compr_dly[7] & (FE1L035 # FE1_flagged_rl_compr_dly[8] & FE1L275) # !FE1_flagged_rl_compr_dly[7] & FE1_flagged_rl_compr_dly[8] & FE1L275;


--FE1L235 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~830
--operation mode is normal

FE1L235 = FE1L135 # FE1_flagged_rl_compr_dly[9] & FE1L479 & FE1L379;


--FE1L083 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1102
--operation mode is normal

FE1L083 = FE1L647 & FE1_flagged_rl_compr_dly[5] & !FE1L747 # !FE1L647 & FE1_flagged_rl_compr_dly[6];


--FE1L335 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~832
--operation mode is normal

FE1L335 = (FE1L235 # FE1L284 & (FE1L483 # FE1L083)) & CASCADE(FE1L494);


--EE2_fadc_postpeak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[8]
--operation mode is normal

EE2_fadc_postpeak[8]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[9] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[8]);
EE2_fadc_postpeak[8] = DFFE(EE2_fadc_postpeak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_peak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[7]
--operation mode is normal

EE2_fadc_peak[7]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[8] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[7]);
EE2_fadc_peak[7] = DFFE(EE2_fadc_peak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~652
--operation mode is normal

GE2L902 = (GE2L322 & GE2L522 & GE2L622 & GE2L422) & CASCADE(GE2L414);

--GE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~654
--operation mode is normal

GE2L112 = (GE2L322 & GE2L522 & GE2L622 & GE2L422) & CASCADE(GE2L414);


--EE2_fadc_postpeak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[0]
--operation mode is normal

EE2_fadc_postpeak[0]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[1] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[0]);
EE2_fadc_postpeak[0] = DFFE(EE2_fadc_postpeak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~653
--operation mode is normal

GE2L012 = (GE2_ram_address_header[3] # GE2_ram_address_header[2] # !GE2L853) & CASCADE(GE2L514);


--EE2_fadc_prepeak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[6]
--operation mode is normal

EE2_fadc_prepeak[6]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[7] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[6]);
EE2_fadc_prepeak[6] = DFFE(EE2_fadc_prepeak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--FE2_data_t0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[7]
--operation mode is normal

FE2_data_t0[7]_lut_out = FE2_data_supr0[7];
FE2_data_t0[7] = DFFE(FE2_data_t0[7]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_i954 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i954
--operation mode is normal

FE2_i954 = FE2L1411Q # !FE2L9311Q;


--FE2_same_value_count[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7]
--operation mode is normal

FE2_same_value_count[7]_lut_out = FE2L4211Q & Q73_counter_cell[7];
FE2_same_value_count[7] = DFFE(FE2_same_value_count[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1084~135
--operation mode is normal

FE2L002 = FE2_data_t0[7] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[7]) # !FE2_data_t0[7] & FE2L3411Q & !FE2_same_value_count[7];


--FE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1058~312
--operation mode is normal

FE2L461 = FE2_j[0] & (FE2L5411Q # !FE2L499) # !FE2L9311Q;


--FE2L2001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7888
--operation mode is normal

FE2L2001 = FE2_j[4] # FE2_j[0] & FE2_j[1] & FE2_j[2];


--FE2L3001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7889
--operation mode is normal

FE2L3001 = FE2L2001 & FE2L359 # !FE2L2001 & (FE2_j[3] & FE2L359 # !FE2_j[3] & FE2L449);


--FE2L4001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7890
--operation mode is normal

FE2L4001 = FE2_j[3] # FE2_j[0] # FE2_j[1] # FE2_j[2];


--FE2L5001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7891
--operation mode is normal

FE2L5001 = FE2L4001 & (FE2_j[4] & FE2L539 # !FE2_j[4] & FE2L629) # !FE2L4001 & FE2L629;


--FE2L6001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7892
--operation mode is normal

FE2L6001 = FE2L3001 & (FE2L5001 # FE2_flagged_rl_compr[0]) # !FE2L3001 & FE2L5001 & !FE2_flagged_rl_compr[0];


--FE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1057~311
--operation mode is normal

FE2L361 = FE2_j[1] & (FE2_data_exceeds_zero & !FE2L9311Q # !FE2L989) # !FE2_j[1] & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L7001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7893
--operation mode is normal

FE2L7001 = FE2L2001 & FE2L559 # !FE2L2001 & (FE2_j[3] & FE2L559 # !FE2_j[3] & FE2L649);


--FE2L8001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7894
--operation mode is normal

FE2L8001 = FE2L4001 & (FE2_j[4] & FE2L739 # !FE2_j[4] & FE2L829) # !FE2L4001 & FE2L829;


--FE2L9001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7895
--operation mode is normal

FE2L9001 = FE2L7001 & (FE2L8001 # FE2_flagged_rl_compr[0]) # !FE2L7001 & FE2L8001 & !FE2_flagged_rl_compr[0];


--FE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1056~311
--operation mode is normal

FE2L261 = FE2_j[2] & (FE2_data_exceeds_zero & !FE2L9311Q # !FE2L989) # !FE2_j[2] & FE2_data_exceeds_zero & !FE2L9311Q;


--FE2L0101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7896
--operation mode is normal

FE2L0101 = FE2L2001 & FE2L759 # !FE2L2001 & (FE2_j[3] & FE2L759 # !FE2_j[3] & FE2L849);


--FE2L1101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7897
--operation mode is normal

FE2L1101 = FE2L4001 & (FE2_j[4] & FE2L939 # !FE2_j[4] & FE2L039) # !FE2L4001 & FE2L039;


--FE2L2101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7898
--operation mode is normal

FE2L2101 = FE2L0101 & (FE2L1101 # FE2_flagged_rl_compr[0]) # !FE2L0101 & FE2L1101 & !FE2_flagged_rl_compr[0];


--FE2L3101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7899
--operation mode is normal

FE2L3101 = FE2L2001 & FE2L959 # !FE2L2001 & (FE2_j[3] & FE2L959 # !FE2_j[3] & FE2L059);


--FE2L4101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7900
--operation mode is normal

FE2L4101 = FE2L4001 & (FE2_j[4] & FE2L149 # !FE2_j[4] & FE2L239) # !FE2L4001 & FE2L239;


--FE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1055~291
--operation mode is normal

FE2L161 = !FE2L951 & (FE2_flagged_rl_compr[0] & FE2L3101 # !FE2_flagged_rl_compr[0] & FE2L4101);


--FE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1054~311
--operation mode is normal

FE2L061 = FE2L191 # FE2_j[4] & (FE2L5411Q # !FE2L499);


--FE2L5101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7901
--operation mode is normal

FE2L5101 = FE2L2001 & FE2L169 # !FE2L2001 & (FE2_j[3] & FE2L169 # !FE2_j[3] & FE2L259);


--FE2L6101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7902
--operation mode is normal

FE2L6101 = FE2L4001 & (FE2_j[4] & FE2L349 # !FE2_j[4] & FE2L439) # !FE2L4001 & FE2L439;


--FE2L7101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7903
--operation mode is normal

FE2L7101 = FE2L5101 & (FE2L6101 # FE2_flagged_rl_compr[0]) # !FE2L5101 & FE2L6101 & !FE2_flagged_rl_compr[0];


--FE2_data_t0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[6]
--operation mode is normal

FE2_data_t0[6]_lut_out = FE2_data_supr0[6];
FE2_data_t0[6] = DFFE(FE2_data_t0[6]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6]
--operation mode is normal

FE2_same_value_count[6]_lut_out = FE2L4211Q & Q73_counter_cell[6];
FE2_same_value_count[6] = DFFE(FE2_same_value_count[6]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1085~135
--operation mode is normal

FE2L102 = FE2_data_t0[6] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[6]) # !FE2_data_t0[6] & FE2L3411Q & !FE2_same_value_count[6];


--FE2_data_t0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[8]
--operation mode is normal

FE2_data_t0[8]_lut_out = FE2_data_supr0[8];
FE2_data_t0[8] = DFFE(FE2_data_t0[8]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8]
--operation mode is normal

FE2_same_value_count[8]_lut_out = FE2L4211Q & Q73_counter_cell[8];
FE2_same_value_count[8] = DFFE(FE2_same_value_count[8]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1083~135
--operation mode is normal

FE2L991 = FE2_data_t0[8] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[8]) # !FE2_data_t0[8] & FE2L3411Q & !FE2_same_value_count[8];


--FE2_data_t0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[3]
--operation mode is normal

FE2_data_t0[3]_lut_out = FE2_data_supr0[3];
FE2_data_t0[3] = DFFE(FE2_data_t0[3]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3]
--operation mode is normal

FE2_same_value_count[3]_lut_out = FE2L4211Q & Q73_counter_cell[3];
FE2_same_value_count[3] = DFFE(FE2_same_value_count[3]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1088~135
--operation mode is normal

FE2L402 = FE2_data_t0[3] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[3]) # !FE2_data_t0[3] & FE2L3411Q & !FE2_same_value_count[3];


--FE2_data_t0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[2]
--operation mode is normal

FE2_data_t0[2]_lut_out = FE2_data_supr0[2];
FE2_data_t0[2] = DFFE(FE2_data_t0[2]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2]
--operation mode is normal

FE2_same_value_count[2]_lut_out = FE2L4211Q & Q73_counter_cell[2];
FE2_same_value_count[2] = DFFE(FE2_same_value_count[2]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1089~135
--operation mode is normal

FE2L502 = FE2_data_t0[2] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[2]) # !FE2_data_t0[2] & FE2L3411Q & !FE2_same_value_count[2];


--FE2_data_t0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]
--operation mode is normal

FE2_data_t0[0]_lut_out = FE2_data_supr0[0];
FE2_data_t0[0] = DFFE(FE2_data_t0[0]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0]
--operation mode is normal

FE2_same_value_count[0]_lut_out = FE2L4211Q & Q73_counter_cell[0];
FE2_same_value_count[0] = DFFE(FE2_same_value_count[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1091~135
--operation mode is normal

FE2L702 = FE2_data_t0[0] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[0]) # !FE2_data_t0[0] & FE2L3411Q & !FE2_same_value_count[0];


--FE2_data_t0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[1]
--operation mode is normal

FE2_data_t0[1]_lut_out = FE2_data_supr0[1];
FE2_data_t0[1] = DFFE(FE2_data_t0[1]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1]
--operation mode is normal

FE2_same_value_count[1]_lut_out = FE2L4211Q & Q73_counter_cell[1];
FE2_same_value_count[1] = DFFE(FE2_same_value_count[1]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1090~135
--operation mode is normal

FE2L602 = FE2_data_t0[1] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[1]) # !FE2_data_t0[1] & FE2L3411Q & !FE2_same_value_count[1];


--FE2_count_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero
--operation mode is normal

FE2_count_exceeds_zero_lut_out = FE2L4211Q & (FE2L2201 # FE2L3201 # FE2L4201);
FE2_count_exceeds_zero = DFFE(FE2_count_exceeds_zero_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1092~135
--operation mode is normal

FE2L802 = FE2_count_exceeds_zero & (FE2L3411Q # FE2_data_exceeds_zero & FE2_i954) # !FE2_count_exceeds_zero & FE2_data_exceeds_zero & FE2_i954;


--FE2_data_t0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[5]
--operation mode is normal

FE2_data_t0[5]_lut_out = FE2_data_supr0[5];
FE2_data_t0[5] = DFFE(FE2_data_t0[5]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5]
--operation mode is normal

FE2_same_value_count[5]_lut_out = FE2L4211Q & Q73_counter_cell[5];
FE2_same_value_count[5] = DFFE(FE2_same_value_count[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1086~135
--operation mode is normal

FE2L202 = FE2_data_t0[5] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[5]) # !FE2_data_t0[5] & FE2L3411Q & !FE2_same_value_count[5];


--FE2_data_t0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[4]
--operation mode is normal

FE2_data_t0[4]_lut_out = FE2_data_supr0[4];
FE2_data_t0[4] = DFFE(FE2_data_t0[4]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4]
--operation mode is normal

FE2_same_value_count[4]_lut_out = FE2L4211Q & Q73_counter_cell[4];
FE2_same_value_count[4] = DFFE(FE2_same_value_count[4]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1087~135
--operation mode is normal

FE2L302 = FE2_data_t0[4] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[4]) # !FE2_data_t0[4] & FE2L3411Q & !FE2_same_value_count[4];


--FE2_data_t0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[9]
--operation mode is normal

FE2_data_t0[9]_lut_out = FE2_data_supr0[9];
FE2_data_t0[9] = DFFE(FE2_data_t0[9]_lut_out, GLOBAL(TE1_outclock0), , , FE2L93);


--FE2_same_value_count[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9]
--operation mode is normal

FE2_same_value_count[9]_lut_out = FE2L4211Q & Q73_counter_cell[9];
FE2_same_value_count[9] = DFFE(FE2_same_value_count[9]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1082~135
--operation mode is normal

FE2L891 = FE2_data_t0[9] & (FE2_i954 # FE2L3411Q & !FE2_same_value_count[9]) # !FE2_data_t0[9] & FE2L3411Q & !FE2_same_value_count[9];


--FE2_ring_write_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en
--operation mode is normal

FE2_ring_write_en_lut_out = FE2L1411Q # FE2L3411Q;
FE2_ring_write_en = DFFE(FE2_ring_write_en_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , FE2_st_mach_init);


--FE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1479~172
--operation mode is normal

FE2L213 = FE2_fadc_bfr_en & FE2_fadc_bfr_clk & !FE2L0801Q;


--FE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1479~173
--operation mode is normal

FE2L313 = FE2L213 # FE2L513 & !FE2L413 & !FE2_ring_write_clk1;


--FE2L164 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1150
--operation mode is normal

FE2L164 = FE2_flagged_rl_compr_dly[1] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L679;


--FE2L264 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1151
--operation mode is normal

FE2L264 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[2] & FE2L679 & !FE2_j_dly[0];


--FE2L364 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1152
--operation mode is normal

FE2L364 = FE2L879 & (FE2L979 & FE2_flagged_rl_compr_dly[0] # !FE2L979 & FE2_ring_data[14]) # !FE2L879 & FE2_ring_data[14];


--FE2L564 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1155
--operation mode is normal

FE2L564 = (FE2L164 # FE2L264 # FE2L534 & FE2L364) & CASCADE(FE2L464);


--FE2L464 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1154
--operation mode is normal

FE2L464 = FE2_j_dly[2] # FE2L863 # !FE2_j_dly[0] & !FE2_j_dly[1];


--FE2L353 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1127
--operation mode is normal

FE2L353 = FE2L057 & FE2_flagged_rl_compr_dly[5] & !FE2L157 # !FE2L057 & FE2_flagged_rl_compr_dly[6];


--FE2L453 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1128
--operation mode is normal

FE2L453 = FE2L257 & FE2_flagged_rl_compr_dly[3] & !FE2L357 # !FE2L257 & FE2_flagged_rl_compr_dly[4];


--FE2L905 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~517
--operation mode is normal

FE2L905 = (FE2L353 # FE2L153 & (FE2L853 # FE2L453)) & CASCADE(FE2L805);


--FE2L805 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~514
--operation mode is normal

FE2L805 = FE2L747 & (FE2_j_dly[2] # !FE2L679);


--FE2L015 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~518
--operation mode is normal

FE2L015 = (FE2_flagged_rl_compr_dly[7] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2]) & CASCADE(FE2L7301);


--FE2L704 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~931
--operation mode is normal

FE2L704 = FE2L089 & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[9] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[10]);


--FE2L904 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~936
--operation mode is normal

FE2L904 = (FE2_ring_data[8] & (FE2_j_dly[0] # FE2_j_dly[2] # !FE2L679)) & CASCADE(FE2L004);


--FE2L675 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~746
--operation mode is normal

FE2L675 = FE2_flagged_rl_compr_dly[1] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L775 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~747
--operation mode is normal

FE2L775 = FE2_flagged_rl_compr_dly[2] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L875 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~748
--operation mode is normal

FE2L875 = FE2L675 # FE2L775 # FE2_flagged_rl_compr_dly[0] & FE2L275;


--FE2L8101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7904
--operation mode is normal

FE2L8101 = FE2_j_dly[0] & !FE2_j_dly[2];


--FE2L044 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~944
--operation mode is normal

FE2L044 = FE2L257 & FE2_flagged_rl_compr_dly[9] & !FE2L357 # !FE2L257 & FE2_flagged_rl_compr_dly[10];


--FE2L144 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~945
--operation mode is normal

FE2L144 = FE2_flagged_rl_compr_dly[7] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L244 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~946
--operation mode is normal

FE2L244 = FE2_flagged_rl_compr_dly[8] & FE2_j_dly[2] & FE2L879 & !FE2_j_dly[0];


--FE2L344 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~947
--operation mode is normal

FE2L344 = FE2L089 & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[5] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[6]);


--FE2L444 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~948
--operation mode is normal

FE2L444 = FE2L144 # FE2L244 # FE2L253 & FE2L344;


--FE2L544 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~949
--operation mode is normal

FE2L544 = FE2L634 & (FE2L044 # FE2L534 & FE2L444);


--FE2L644 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~950
--operation mode is normal

FE2L644 = !FE2L089 & (!FE2L879 # !FE2_j_dly[2] # !FE2_j_dly[0]);


--FE2L744 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~951
--operation mode is normal

FE2L744 = FE2L357 & FE2L644 & (!FE2L979 # !FE2L879);


--FE2L844 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~952
--operation mode is normal

FE2L844 = FE2_ring_data[4] & (FE2L257 & FE2L744 # !FE2L634);


--FE2L975 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~750
--operation mode is normal

FE2L975 = (FE2L875 # FE2L584 & (FE2L544 # FE2L844)) & CASCADE(FE2L085);


--FE2L773 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~160
--operation mode is normal

FE2L773 = (FE2L863 # FE2_j_dly[1] & FE2_j_dly[2] # !FE2_j_dly[1] & !FE2_j_dly[2] & !FE2_j_dly[0]) & CASCADE(FE2L873);

--FE2L973 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~162
--operation mode is normal

FE2L973 = (FE2L863 # FE2_j_dly[1] & FE2_j_dly[2] # !FE2_j_dly[1] & !FE2_j_dly[2] & !FE2_j_dly[0]) & CASCADE(FE2L873);


--FE2L673 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~159
--operation mode is normal

FE2L673 = FE2L779 & !FE2L679 & (!FE2L579 # !FE2L094) # !FE2L779 & (!FE2L579 # !FE2L094);

--FE2L873 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~161
--operation mode is normal

FE2L873 = FE2L779 & !FE2L679 & (!FE2L579 # !FE2L094) # !FE2L779 & (!FE2L579 # !FE2L094);


--FE2L557 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~177
--operation mode is normal

FE2L557 = FE2L863 # !FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[0];


--FE2L624 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~983
--operation mode is normal

FE2L624 = (FE2L089 & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[7] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[8])) & CASCADE(FE2L557);


--FE2L724 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~984
--operation mode is normal

FE2L724 = (FE2_j_dly[2] & FE2_flagged_rl_compr_dly[10] & FE2L879 & !FE2_j_dly[0]) & CASCADE(FE2L973);


--FE2L035 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~828
--operation mode is normal

FE2L035 = FE2_j_dly[0] & FE2_j_dly[2] & FE2L815 & !FE2_j_dly[1];


--FE2L135 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~829
--operation mode is normal

FE2L135 = FE2_flagged_rl_compr_dly[7] & (FE2L035 # FE2_flagged_rl_compr_dly[8] & FE2L275) # !FE2_flagged_rl_compr_dly[7] & FE2_flagged_rl_compr_dly[8] & FE2L275;


--FE2L235 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~830
--operation mode is normal

FE2L235 = FE2L135 # FE2_flagged_rl_compr_dly[9] & !FE2L347;


--FE2L083 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1102
--operation mode is normal

FE2L083 = FE2L647 & FE2_flagged_rl_compr_dly[5] & !FE2L747 # !FE2L647 & FE2_flagged_rl_compr_dly[6];


--FE2L335 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~832
--operation mode is normal

FE2L335 = (FE2L235 # FE2L184 & (FE2L383 # FE2L083)) & CASCADE(FE2L394);


--EE1_fadc_peak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[0]
--operation mode is normal

EE1_fadc_peak[0]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[1] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[0]);
EE1_fadc_peak[0] = DFFE(EE1_fadc_peak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_peak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[8]
--operation mode is normal

EE1_fadc_peak[8]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[8] # EE1_fadc_peak0[9]);
EE1_fadc_peak[8] = DFFE(EE1_fadc_peak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[7]
--operation mode is normal

EE1_fadc_prepeak[7]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[8] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[7]);
EE1_fadc_prepeak[7] = DFFE(EE1_fadc_prepeak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1_header_compr[89] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[89]
--operation mode is normal

GE1_header_compr[89]_lut_out = WD1_header_1.trigger_word[7] & (WD1_header_0.trigger_word[7] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[7] & WD1_header_0.trigger_word[7] & !WD1_rd_ptr[0];
GE1_header_compr[89] = DFFE(GE1_header_compr[89]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1]
--operation mode is normal

GE1_header_compr[1]_lut_out = WD1_header_1.chargestamp[1] & (WD1_header_0.chargestamp[1] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[1] & WD1_header_0.chargestamp[1] & !WD1_rd_ptr[0];
GE1_header_compr[1] = DFFE(GE1_header_compr[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~606
--operation mode is normal

GE1L981 = GE1_header_compr[1] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[97] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[97]
--operation mode is normal

GE1_header_compr[97]_lut_out = WD1_header_1.timestamp[33] & (WD1_header_0.timestamp[33] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[33] & WD1_header_0.timestamp[33] & !WD1_rd_ptr[0];
GE1_header_compr[97] = DFFE(GE1_header_compr[97]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[105] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[105]
--operation mode is normal

GE1_header_compr[105]_lut_out = WD1_header_1.timestamp[41] & (WD1_header_0.timestamp[41] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[41] & WD1_header_0.timestamp[41] & !WD1_rd_ptr[0];
GE1_header_compr[105] = DFFE(GE1_header_compr[105]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~607
--operation mode is normal

GE1L091 = GE1L222 & GE1_header_compr[105] & !GE1L322 # !GE1L222 & GE1_header_compr[97];


--GE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~609
--operation mode is normal

GE1L191 = (GE1L122 & (GE1L981 # GE1L091) # !GE1L122 & GE1_header_compr[89]) & CASCADE(GE1L202);


--FE1L593 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1009
--operation mode is normal

FE1L593 = FE1L747 & FE1_flagged_rl_compr_dly[3] & !FE1L847 # !FE1L747 & FE1_flagged_rl_compr_dly[4];


--FE1L693 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1010
--operation mode is normal

FE1L693 = FE1L879 & (FE1L089 & FE1_flagged_rl_compr_dly[0] # !FE1L089 & FE1_ring_data[11]) # !FE1L879 & FE1_ring_data[11];


--FE1L793 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1011
--operation mode is normal

FE1L793 = FE1_flagged_rl_compr_dly[1] & (FE1L163 # FE1L983 & FE1L693) # !FE1_flagged_rl_compr_dly[1] & FE1L983 & FE1L693;


--FE1L893 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1012
--operation mode is normal

FE1L893 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[0] & FE1L679 & !FE1_j_dly[2];


--FE1L993 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1014
--operation mode is normal

FE1L993 = (FE1L593 # FE1L673 & (FE1L793 # FE1L893)) & CASCADE(FE1L924);


--FE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1079
--operation mode is normal

FE1L913 = FE1L057 & FE1_flagged_rl_compr_dly[5] & !FE1L157 # !FE1L057 & FE1_flagged_rl_compr_dly[6];


--FE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1080
--operation mode is normal

FE1L023 = FE1L257 & FE1_flagged_rl_compr_dly[3] & !FE1L357 # !FE1L257 & FE1_flagged_rl_compr_dly[4];


--FE1L205 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~679
--operation mode is normal

FE1L205 = (FE1L913 # FE1L883 & (FE1L223 # FE1L023)) & CASCADE(FE1L116);


--FE1L645 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~731
--operation mode is normal

FE1L645 = FE1_j_dly[0] & FE1_j_dly[1] & FE1L915 & !FE1_j_dly[2];


--FE1L745 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~732
--operation mode is normal

FE1L745 = FE1_flagged_rl_compr_dly[6] & (FE1L645 # FE1L045 & !FE1L247) # !FE1_flagged_rl_compr_dly[6] & FE1L045 & !FE1L247;


--FE1L845 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~733
--operation mode is normal

FE1L845 = FE1L745 # FE1_flagged_rl_compr_dly[8] & FE1L479 & FE1L884;


--FE1L474 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1137
--operation mode is normal

FE1L474 = FE1L447 & FE1_flagged_rl_compr_dly[4] & !FE1L547 # !FE1L447 & FE1_flagged_rl_compr_dly[5];


--FE1L945 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~735
--operation mode is normal

FE1L945 = (FE1L845 # FE1L445 & (FE1L774 # FE1L474)) & CASCADE(FE1L8301);


--FE1L683 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~0
--operation mode is normal

FE1L683 = FE1L847 & FE1L983 & FE1L883 & FE1L004;

--FE1L093 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~185
--operation mode is normal

FE1L093 = FE1L847 & FE1L983 & FE1L883 & FE1L004;


--FE1L034 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~972
--operation mode is normal

FE1L034 = FE1L434 # FE1_ring_data[5] & (FE1L844 # !FE1L683);


--FE1L134 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~973
--operation mode is normal

FE1L134 = FE1_flagged_rl_compr_dly[8] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L234 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~974
--operation mode is normal

FE1L234 = FE1L134 # FE1_flagged_rl_compr_dly[9] & FE1L879 & FE1L189;


--FE1L334 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~975
--operation mode is normal

FE1L334 = FE1L257 & FE1L683 & (FE1L534 # FE1L234);


--FE1L075 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~716
--operation mode is normal

FE1L075 = (FE1L547 & (FE1L034 # FE1L334) # !FE1L547 & FE1_flagged_rl_compr_dly[0]) & CASCADE(FE1L784);


--FE1L755 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~922
--operation mode is normal

FE1L755 = FE1_flagged_rl_compr_dly[4] & FE1_j_dly[0] & FE1L915 & FE1L379;


--FE1L855 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~923
--operation mode is normal

FE1L855 = FE1_flagged_rl_compr_dly[5] & FE1L915 & FE1L379 & !FE1_j_dly[0];


--FE1L955 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~924
--operation mode is normal

FE1L955 = FE1L755 # FE1L855 # FE1_flagged_rl_compr_dly[3] & FE1L275;


--FE1L314 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1008
--operation mode is normal

FE1L314 = FE1_flagged_rl_compr_dly[1] & (FE1L393 # FE1_flagged_rl_compr_dly[0] & FE1L504) # !FE1_flagged_rl_compr_dly[1] & FE1_flagged_rl_compr_dly[0] & FE1L504;


--FE1L414 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1009
--operation mode is normal

FE1L414 = FE1L314 # FE1_flagged_rl_compr_dly[2] & !FE1L547;


--FE1L065 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~926
--operation mode is normal

FE1L065 = (FE1L955 # FE1L684 & (FE1L914 # FE1L414)) & CASCADE(FE1L694);


--FE1L173 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1026
--operation mode is normal

FE1L173 = FE1L747 & FE1_flagged_rl_compr_dly[5] & !FE1L847 # !FE1L747 & FE1_flagged_rl_compr_dly[6];


--FE1L273 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1027
--operation mode is normal

FE1L273 = FE1_flagged_rl_compr_dly[3] & (FE1L163 # FE1_flagged_rl_compr_dly[4] & !FE1L947) # !FE1_flagged_rl_compr_dly[3] & FE1_flagged_rl_compr_dly[4] & !FE1L947;


--FE1L825 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~850
--operation mode is normal

FE1L825 = (FE1L173 # FE1L673 & (FE1L473 # FE1L273)) & CASCADE(FE1L725);


--FE1L725 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~849
--operation mode is normal

FE1L725 = FE1_j_dly[0] & FE1_j_dly[1] # !FE1L915 # !FE1_j_dly[2];


--EE2_fadc_peak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[0]
--operation mode is normal

EE2_fadc_peak[0]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[1] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[0]);
EE2_fadc_peak[0] = DFFE(EE2_fadc_peak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_peak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[8]
--operation mode is normal

EE2_fadc_peak[8]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[8] # EE2_fadc_peak0[9]);
EE2_fadc_peak[8] = DFFE(EE2_fadc_peak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[7]
--operation mode is normal

EE2_fadc_prepeak[7]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[8] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[7]);
EE2_fadc_prepeak[7] = DFFE(EE2_fadc_prepeak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE2_header_compr[89] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[89]
--operation mode is normal

GE2_header_compr[89]_lut_out = WD2_header_1.trigger_word[7] & (WD2_header_0.trigger_word[7] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[7] & WD2_header_0.trigger_word[7] & !WD2_rd_ptr[0];
GE2_header_compr[89] = DFFE(GE2_header_compr[89]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1]
--operation mode is normal

GE2_header_compr[1]_lut_out = WD2_header_1.chargestamp[1] & (WD2_header_0.chargestamp[1] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[1] & WD2_header_0.chargestamp[1] & !WD2_rd_ptr[0];
GE2_header_compr[1] = DFFE(GE2_header_compr[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[97] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[97]
--operation mode is normal

GE2_header_compr[97]_lut_out = WD2_header_1.timestamp[33] & (WD2_header_0.timestamp[33] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[33] & WD2_header_0.timestamp[33] & !WD2_rd_ptr[0];
GE2_header_compr[97] = DFFE(GE2_header_compr[97]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~605
--operation mode is normal

GE2L791 = GE2_header_compr[1] & (GE2L012 # GE2_header_compr[97] & !GE2L922) # !GE2_header_compr[1] & GE2_header_compr[97] & !GE2L922;


--GE2_header_compr[105] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[105]
--operation mode is normal

GE2_header_compr[105]_lut_out = WD2_header_1.timestamp[41] & (WD2_header_0.timestamp[41] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[41] & WD2_header_0.timestamp[41] & !WD2_rd_ptr[0];
GE2_header_compr[105] = DFFE(GE2_header_compr[105]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~606
--operation mode is normal

GE2L891 = GE2_header_compr[105] & GE2L922 & !GE2L032;


--GE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~608
--operation mode is normal

GE2L991 = (GE2L822 & (GE2L791 # GE2L891) # !GE2L822 & GE2_header_compr[89]) & CASCADE(GE2L112);


--FE2L493 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1009
--operation mode is normal

FE2L493 = FE2L747 & FE2_flagged_rl_compr_dly[3] & !FE2L847 # !FE2L747 & FE2_flagged_rl_compr_dly[4];


--FE2L593 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1010
--operation mode is normal

FE2L593 = FE2L879 & (FE2L8101 & FE2_flagged_rl_compr_dly[0] # !FE2L8101 & FE2_ring_data[11]) # !FE2L879 & FE2_ring_data[11];


--FE2L693 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1011
--operation mode is normal

FE2L693 = FE2L947 & (FE2L057 & FE2L593 # !FE2L057 & FE2_flagged_rl_compr_dly[1]);


--FE2L793 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1012
--operation mode is normal

FE2L793 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[0] & FE2L679 & !FE2_j_dly[2];


--FE2L893 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1014
--operation mode is normal

FE2L893 = (FE2L493 # FE2L673 & (FE2L693 # FE2L793)) & CASCADE(FE2L824);


--FE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1079
--operation mode is normal

FE2L023 = FE2L157 & FE2_flagged_rl_compr_dly[5] & !FE2L257 # !FE2L157 & FE2_flagged_rl_compr_dly[6];


--FE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1080
--operation mode is normal

FE2L123 = FE2L357 & FE2_flagged_rl_compr_dly[3] & !FE2L457 # !FE2L357 & FE2_flagged_rl_compr_dly[4];


--FE2L105 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~679
--operation mode is normal

FE2L105 = (FE2L023 # FE2L783 & (FE2L323 # FE2L123)) & CASCADE(FE2L116);


--FE2L645 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~731
--operation mode is normal

FE2L645 = FE2_j_dly[0] & FE2_j_dly[1] & FE2L815 & !FE2_j_dly[2];


--FE2L745 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~732
--operation mode is normal

FE2L745 = FE2_flagged_rl_compr_dly[6] & (FE2L645 # FE2L345 & !FE2L247) # !FE2_flagged_rl_compr_dly[6] & FE2L345 & !FE2L247;


--FE2L845 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~733
--operation mode is normal

FE2L845 = FE2L745 # FE2_flagged_rl_compr_dly[8] & FE2L579 & FE2L784;


--FE2L374 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1137
--operation mode is normal

FE2L374 = FE2L447 & FE2_flagged_rl_compr_dly[4] & !FE2L547 # !FE2L447 & FE2_flagged_rl_compr_dly[5];


--FE2L945 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~735
--operation mode is normal

FE2L945 = (FE2L845 # FE2L445 & (FE2L674 # FE2L374)) & CASCADE(FE2L8301);


--FE2L583 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~0
--operation mode is normal

FE2L583 = FE2L847 & FE2L883 & FE2L783 & FE2L993;

--FE2L983 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~182
--operation mode is normal

FE2L983 = FE2L847 & FE2L883 & FE2L783 & FE2L993;


--FE2L924 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~972
--operation mode is normal

FE2L924 = FE2L334 # FE2_ring_data[5] & (FE2L744 # !FE2L583);


--FE2L034 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~973
--operation mode is normal

FE2L034 = FE2_flagged_rl_compr_dly[8] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L134 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~974
--operation mode is normal

FE2L134 = FE2L034 # FE2_flagged_rl_compr_dly[9] & FE2L879 & FE2L979;


--FE2L234 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~975
--operation mode is normal

FE2L234 = FE2L357 & FE2L583 & (FE2L434 # FE2L134);


--FE2L075 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~716
--operation mode is normal

FE2L075 = (FE2L547 & (FE2L924 # FE2L234) # !FE2L547 & FE2_flagged_rl_compr_dly[0]) & CASCADE(FE2L684);


--FE2L755 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~922
--operation mode is normal

FE2L755 = FE2_flagged_rl_compr_dly[4] & FE2_j_dly[0] & FE2L815 & FE2L479;


--FE2L855 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~923
--operation mode is normal

FE2L855 = FE2_flagged_rl_compr_dly[5] & FE2L815 & FE2L479 & !FE2_j_dly[0];


--FE2L955 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~924
--operation mode is normal

FE2L955 = FE2L755 # FE2L855 # FE2_flagged_rl_compr_dly[3] & FE2L275;


--FE2L214 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1008
--operation mode is normal

FE2L214 = FE2_flagged_rl_compr_dly[1] & (FE2L293 # FE2_flagged_rl_compr_dly[0] & FE2L404) # !FE2_flagged_rl_compr_dly[1] & FE2_flagged_rl_compr_dly[0] & FE2L404;


--FE2L314 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1009
--operation mode is normal

FE2L314 = FE2L214 # FE2_flagged_rl_compr_dly[2] & !FE2L547;


--FE2L065 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~926
--operation mode is normal

FE2L065 = (FE2L955 # FE2L584 & (FE2L814 # FE2L314)) & CASCADE(FE2L594);


--FE2L173 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1026
--operation mode is normal

FE2L173 = FE2L747 & FE2_flagged_rl_compr_dly[5] & !FE2L847 # !FE2L747 & FE2_flagged_rl_compr_dly[6];


--FE2L273 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1027
--operation mode is normal

FE2L273 = FE2L947 & FE2_flagged_rl_compr_dly[3] & !FE2L057 # !FE2L947 & FE2_flagged_rl_compr_dly[4];


--FE2L825 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~858
--operation mode is normal

FE2L825 = (FE2L173 # FE2L673 & (FE2L473 # FE2L273)) & CASCADE(FE2L725);


--FE2L725 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~857
--operation mode is normal

FE2L725 = FE2_j_dly[0] & FE2_j_dly[1] # !FE2L815 # !FE2_j_dly[2];


--EE1_fadc_peak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[1]
--operation mode is normal

EE1_fadc_peak[1]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[2] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[1]);
EE1_fadc_peak[1] = DFFE(EE1_fadc_peak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[0]
--operation mode is normal

EE1_fadc_prepeak[0]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[1] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[0]);
EE1_fadc_prepeak[0] = DFFE(EE1_fadc_prepeak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_postpeak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[2]
--operation mode is normal

EE1_fadc_postpeak[2]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[3] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[2]);
EE1_fadc_postpeak[2] = DFFE(EE1_fadc_postpeak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[8]
--operation mode is normal

EE1_fadc_prepeak[8]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[9] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[8]);
EE1_fadc_prepeak[8] = DFFE(EE1_fadc_prepeak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_peak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[1]
--operation mode is normal

EE2_fadc_peak[1]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[2] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[1]);
EE2_fadc_peak[1] = DFFE(EE2_fadc_peak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[0]
--operation mode is normal

EE2_fadc_prepeak[0]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[1] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[0]);
EE2_fadc_prepeak[0] = DFFE(EE2_fadc_prepeak[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_postpeak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[2]
--operation mode is normal

EE2_fadc_postpeak[2]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[3] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[2]);
EE2_fadc_postpeak[2] = DFFE(EE2_fadc_postpeak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[8]
--operation mode is normal

EE2_fadc_prepeak[8]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[9] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[8]);
EE2_fadc_prepeak[8] = DFFE(EE2_fadc_prepeak[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE1_header_compr[51] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51]
--operation mode is normal

GE1_header_compr[51]_lut_out = WD1_header_1.timestamp[19] & (WD1_header_0.timestamp[19] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[19] & WD1_header_0.timestamp[19] & !WD1_rd_ptr[0];
GE1_header_compr[51] = DFFE(GE1_header_compr[51]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L214 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11136
--operation mode is normal

GE1L214 = (GE1_header_compr[51] & GE1L212 & GE1L112 & GE1L91Q) & CASCADE(GE1L914);


--EE1_fadc_prepeak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[1]
--operation mode is normal

EE1_fadc_prepeak[1]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[2] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[1]);
EE1_fadc_prepeak[1] = DFFE(EE1_fadc_prepeak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_peak_sample_number[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[0]
--operation mode is normal

EE1_peak_sample_number[0]_lut_out = EE1_charge_stamp_generator_state & Q72_sload_path[0];
EE1_peak_sample_number[0] = DFFE(EE1_peak_sample_number[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_peak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[2]
--operation mode is normal

EE1_fadc_peak[2]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[3] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[2]);
EE1_fadc_peak[2] = DFFE(EE1_fadc_peak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1_header_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3]
--operation mode is normal

GE1_header_compr[3]_lut_out = WD1_header_1.chargestamp[3] & (WD1_header_0.chargestamp[3] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[3] & WD1_header_0.chargestamp[3] & !WD1_rd_ptr[0];
GE1_header_compr[3] = DFFE(GE1_header_compr[3]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[107] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[107]
--operation mode is normal

GE1_header_compr[107]_lut_out = WD1_header_1.timestamp[43] & (WD1_header_0.timestamp[43] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[43] & WD1_header_0.timestamp[43] & !WD1_rd_ptr[0];
GE1_header_compr[107] = DFFE(GE1_header_compr[107]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L314 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11137
--operation mode is normal

GE1L314 = (GE1_header_compr[3] & (GE1L114 # GE1_header_compr[107] & !GE1L322) # !GE1_header_compr[3] & GE1_header_compr[107] & !GE1L322) & CASCADE(GE1L024);


--EE2_fadc_peak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[2]
--operation mode is normal

EE2_fadc_peak[2]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[3] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[2]);
EE2_fadc_peak[2] = DFFE(EE2_fadc_peak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[1]
--operation mode is normal

EE2_fadc_prepeak[1]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[2] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[1]);
EE2_fadc_prepeak[1] = DFFE(EE2_fadc_prepeak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_postpeak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[3]
--operation mode is normal

EE2_fadc_postpeak[3]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[4] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[3]);
EE2_fadc_postpeak[3] = DFFE(EE2_fadc_postpeak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_peak_sample_number[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[0]
--operation mode is normal

EE2_peak_sample_number[0]_lut_out = EE2_charge_stamp_generator_state & Q33_sload_path[0];
EE2_peak_sample_number[0] = DFFE(EE2_peak_sample_number[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE1_fadc_peak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[3]
--operation mode is normal

EE1_fadc_peak[3]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[4] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[3]);
EE1_fadc_peak[3] = DFFE(EE1_fadc_peak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[2]
--operation mode is normal

EE1_fadc_prepeak[2]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[3] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[2]);
EE1_fadc_prepeak[2] = DFFE(EE1_fadc_prepeak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_peak_sample_number[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[1]
--operation mode is normal

EE1_peak_sample_number[1]_lut_out = EE1_charge_stamp_generator_state & Q72_sload_path[1];
EE1_peak_sample_number[1] = DFFE(EE1_peak_sample_number[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[4]
--operation mode is normal

EE1_fadc_postpeak[4]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[5] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[4]);
EE1_fadc_postpeak[4] = DFFE(EE1_fadc_postpeak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_peak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[3]
--operation mode is normal

EE2_fadc_peak[3]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[4] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[3]);
EE2_fadc_peak[3] = DFFE(EE2_fadc_peak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[2]
--operation mode is normal

EE2_fadc_prepeak[2]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[3] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[2]);
EE2_fadc_prepeak[2] = DFFE(EE2_fadc_prepeak[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_peak_sample_number[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[1]
--operation mode is normal

EE2_peak_sample_number[1]_lut_out = EE2_charge_stamp_generator_state & Q33_sload_path[1];
EE2_peak_sample_number[1] = DFFE(EE2_peak_sample_number[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[4]
--operation mode is normal

EE2_fadc_postpeak[4]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[5] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[4]);
EE2_fadc_postpeak[4] = DFFE(EE2_fadc_postpeak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE1_fadc_peak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[4]
--operation mode is normal

EE1_fadc_peak[4]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[5] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[4]);
EE1_fadc_peak[4] = DFFE(EE1_fadc_peak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[3]
--operation mode is normal

EE1_fadc_prepeak[3]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[4] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[3]);
EE1_fadc_prepeak[3] = DFFE(EE1_fadc_prepeak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_peak_sample_number[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[2]
--operation mode is normal

EE1_peak_sample_number[2]_lut_out = EE1_charge_stamp_generator_state & Q72_sload_path[2];
EE1_peak_sample_number[2] = DFFE(EE1_peak_sample_number[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[5]
--operation mode is normal

EE1_fadc_postpeak[5]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[6] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[5]);
EE1_fadc_postpeak[5] = DFFE(EE1_fadc_postpeak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_peak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[4]
--operation mode is normal

EE2_fadc_peak[4]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[5] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[4]);
EE2_fadc_peak[4] = DFFE(EE2_fadc_peak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[3]
--operation mode is normal

EE2_fadc_prepeak[3]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[4] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[3]);
EE2_fadc_prepeak[3] = DFFE(EE2_fadc_prepeak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_peak_sample_number[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[2]
--operation mode is normal

EE2_peak_sample_number[2]_lut_out = EE2_charge_stamp_generator_state & Q33_sload_path[2];
EE2_peak_sample_number[2] = DFFE(EE2_peak_sample_number[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[5]
--operation mode is normal

EE2_fadc_postpeak[5]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[6] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[5]);
EE2_fadc_postpeak[5] = DFFE(EE2_fadc_postpeak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE1_fadc_peak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[5]
--operation mode is normal

EE1_fadc_peak[5]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[6] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[5]);
EE1_fadc_peak[5] = DFFE(EE1_fadc_peak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[4]
--operation mode is normal

EE1_fadc_prepeak[4]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[5] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[4]);
EE1_fadc_prepeak[4] = DFFE(EE1_fadc_prepeak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1_header_compr[54] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54]
--operation mode is normal

GE1_header_compr[54]_lut_out = WD1_header_1.timestamp[22] & (WD1_header_0.timestamp[22] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[22] & WD1_header_0.timestamp[22] & !WD1_rd_ptr[0];
GE1_header_compr[54] = DFFE(GE1_header_compr[54]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[62] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[62]
--operation mode is normal

GE1_header_compr[62]_lut_out = WD1_header_1.timestamp[30] & (WD1_header_0.timestamp[30] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[30] & WD1_header_0.timestamp[30] & !WD1_rd_ptr[0];
GE1_header_compr[62] = DFFE(GE1_header_compr[62]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~524
--operation mode is normal

GE1L561 = GE1L612 & GE1_header_compr[62] & !GE1L712 # !GE1L612 & GE1_header_compr[54];


--GE1_header_compr[86] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[86]
--operation mode is normal

GE1_header_compr[86]_lut_out = WD1_header_1.trigger_word[4] & (WD1_header_0.trigger_word[4] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[4] & WD1_header_0.trigger_word[4] & !WD1_rd_ptr[0];
GE1_header_compr[86] = DFFE(GE1_header_compr[86]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~525
--operation mode is normal

GE1L661 = GE1_header_compr[86] & GE1L812 & GE1L912 & !GE1L022;


--GE1_header_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6]
--operation mode is normal

GE1_header_compr[6]_lut_out = WD1_header_1.chargestamp[6] & (WD1_header_0.chargestamp[6] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[6] & WD1_header_0.chargestamp[6] & !WD1_rd_ptr[0];
GE1_header_compr[6] = DFFE(GE1_header_compr[6]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~526
--operation mode is normal

GE1L761 = GE1_header_compr[6] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[102] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[102]
--operation mode is normal

GE1_header_compr[102]_lut_out = WD1_header_1.timestamp[38] & (WD1_header_0.timestamp[38] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[38] & WD1_header_0.timestamp[38] & !WD1_rd_ptr[0];
GE1_header_compr[102] = DFFE(GE1_header_compr[102]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[110] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[110]
--operation mode is normal

GE1_header_compr[110]_lut_out = WD1_header_1.timestamp[46] & (WD1_header_0.timestamp[46] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[46] & WD1_header_0.timestamp[46] & !WD1_rd_ptr[0];
GE1_header_compr[110] = DFFE(GE1_header_compr[110]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~527
--operation mode is normal

GE1L861 = GE1L222 & GE1_header_compr[110] & !GE1L322 # !GE1L222 & GE1_header_compr[102];


--GE1L961 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~528
--operation mode is normal

GE1L961 = GE1L661 # GE1L081 & (GE1L761 # GE1L861);


--GE1_header_compr[70] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70]
--operation mode is normal

GE1_header_compr[70]_lut_out = GE1_hit_size_in_header[6];
GE1_header_compr[70] = DFFE(GE1_header_compr[70]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[78] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78]
--operation mode is normal

GE1_header_compr[78]_lut_out = WD1_header_1.ATWDavail & (WD1_header_0.ATWDavail # WD1_rd_ptr[0]) # !WD1_header_1.ATWDavail & WD1_header_0.ATWDavail & !WD1_rd_ptr[0];
GE1_header_compr[78] = DFFE(GE1_header_compr[78]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~529
--operation mode is normal

GE1L071 = GE1L812 & GE1_header_compr[78] & !GE1L912 # !GE1L812 & GE1_header_compr[70];


--GE1L414 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11138
--operation mode is normal

GE1L414 = (GE1L561 # GE1L291 & (GE1L961 # GE1L071)) & CASCADE(GE1L124);


--EE1_peak_sample_number[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[3]
--operation mode is normal

EE1_peak_sample_number[3]_lut_out = EE1_charge_stamp_generator_state & Q72_sload_path[3];
EE1_peak_sample_number[3] = DFFE(EE1_peak_sample_number[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE2_fadc_peak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[5]
--operation mode is normal

EE2_fadc_peak[5]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[6] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[5]);
EE2_fadc_peak[5] = DFFE(EE2_fadc_peak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[4]
--operation mode is normal

EE2_fadc_prepeak[4]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[5] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[4]);
EE2_fadc_prepeak[4] = DFFE(EE2_fadc_prepeak[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE2_header_compr[54] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54]
--operation mode is normal

GE2_header_compr[54]_lut_out = WD2_header_1.timestamp[22] & (WD2_header_0.timestamp[22] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[22] & WD2_header_0.timestamp[22] & !WD2_rd_ptr[0];
GE2_header_compr[54] = DFFE(GE2_header_compr[54]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[62] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[62]
--operation mode is normal

GE2_header_compr[62]_lut_out = WD2_header_1.timestamp[30] & (WD2_header_0.timestamp[30] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[30] & WD2_header_0.timestamp[30] & !WD2_rd_ptr[0];
GE2_header_compr[62] = DFFE(GE2_header_compr[62]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~523
--operation mode is normal

GE2L171 = GE2L322 & GE2_header_compr[62] & !GE2L422 # !GE2L322 & GE2_header_compr[54];


--GE2_header_compr[86] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[86]
--operation mode is normal

GE2_header_compr[86]_lut_out = WD2_header_1.trigger_word[4] & (WD2_header_0.trigger_word[4] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[4] & WD2_header_0.trigger_word[4] & !WD2_rd_ptr[0];
GE2_header_compr[86] = DFFE(GE2_header_compr[86]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~524
--operation mode is normal

GE2L271 = GE2_header_compr[86] & GE2L522 & GE2L622 & !GE2L722;


--GE2_header_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6]
--operation mode is normal

GE2_header_compr[6]_lut_out = WD2_header_1.chargestamp[6] & (WD2_header_0.chargestamp[6] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[6] & WD2_header_0.chargestamp[6] & !WD2_rd_ptr[0];
GE2_header_compr[6] = DFFE(GE2_header_compr[6]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[102] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[102]
--operation mode is normal

GE2_header_compr[102]_lut_out = WD2_header_1.timestamp[38] & (WD2_header_0.timestamp[38] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[38] & WD2_header_0.timestamp[38] & !WD2_rd_ptr[0];
GE2_header_compr[102] = DFFE(GE2_header_compr[102]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L371 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~525
--operation mode is normal

GE2L371 = GE2_header_compr[6] & (GE2L012 # GE2_header_compr[102] & !GE2L922) # !GE2_header_compr[6] & GE2_header_compr[102] & !GE2L922;


--GE2_header_compr[110] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[110]
--operation mode is normal

GE2_header_compr[110]_lut_out = WD2_header_1.timestamp[46] & (WD2_header_0.timestamp[46] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[46] & WD2_header_0.timestamp[46] & !WD2_rd_ptr[0];
GE2_header_compr[110] = DFFE(GE2_header_compr[110]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~526
--operation mode is normal

GE2L471 = GE2_header_compr[110] & GE2L922 & !GE2L032;


--GE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~527
--operation mode is normal

GE2L571 = GE2L271 # GE2L581 & (GE2L371 # GE2L471);


--GE2_header_compr[70] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70]
--operation mode is normal

GE2_header_compr[70]_lut_out = GE2_hit_size_in_header[6];
GE2_header_compr[70] = DFFE(GE2_header_compr[70]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[78] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78]
--operation mode is normal

GE2_header_compr[78]_lut_out = WD2_header_1.ATWDavail & (WD2_header_0.ATWDavail # WD2_rd_ptr[0]) # !WD2_header_1.ATWDavail & WD2_header_0.ATWDavail & !WD2_rd_ptr[0];
GE2_header_compr[78] = DFFE(GE2_header_compr[78]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~528
--operation mode is normal

GE2L671 = GE2L522 & GE2_header_compr[78] & !GE2L622 # !GE2L522 & GE2_header_compr[70];


--GE2L114 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11054
--operation mode is normal

GE2L114 = (GE2L171 # GE2L002 & (GE2L571 # GE2L671)) & CASCADE(GE2L614);


--EE2_peak_sample_number[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[3]
--operation mode is normal

EE2_peak_sample_number[3]_lut_out = EE2_charge_stamp_generator_state & Q33_sload_path[3];
EE2_peak_sample_number[3] = DFFE(EE2_peak_sample_number[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--GE1_header_compr[47] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47]
--operation mode is normal

GE1_header_compr[47]_lut_out = WD1_header_1.timestamp[15] & (WD1_header_0.timestamp[15] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[15] & WD1_header_0.timestamp[15] & !WD1_rd_ptr[0];
GE1_header_compr[47] = DFFE(GE1_header_compr[47]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L704 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11130
--operation mode is normal

GE1L704 = GE1_header_compr[47] & GE1L312 & GE1L412 & !GE1L512;


--GE1_header_compr[31] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31]
--operation mode is normal

GE1_header_compr[31]_lut_out = WD1_header_1.chargestamp[31] & (WD1_header_0.chargestamp[31] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[31] & WD1_header_0.chargestamp[31] & !WD1_rd_ptr[0];
GE1_header_compr[31] = DFFE(GE1_header_compr[31]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[39] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39]
--operation mode is normal

GE1_header_compr[39]_lut_out = WD1_header_1.timestamp[7] & (WD1_header_0.timestamp[7] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[7] & WD1_header_0.timestamp[7] & !WD1_rd_ptr[0];
GE1_header_compr[39] = DFFE(GE1_header_compr[39]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L804 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11131
--operation mode is normal

GE1L804 = GE1L312 & GE1_header_compr[39] & !GE1L412 # !GE1L312 & GE1_header_compr[31];


--GE1_header_compr[55] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55]
--operation mode is normal

GE1_header_compr[55]_lut_out = WD1_header_1.timestamp[23] & (WD1_header_0.timestamp[23] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[23] & WD1_header_0.timestamp[23] & !WD1_rd_ptr[0];
GE1_header_compr[55] = DFFE(GE1_header_compr[55]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L904 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11132
--operation mode is normal

GE1L904 = GE1L704 # GE1L804 # GE1_header_compr[55] & GE1L073;


--GE1_header_compr[63] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[63]
--operation mode is normal

GE1_header_compr[63]_lut_out = WD1_header_1.timestamp[31] & (WD1_header_0.timestamp[31] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[31] & WD1_header_0.timestamp[31] & !WD1_rd_ptr[0];
GE1_header_compr[63] = DFFE(GE1_header_compr[63]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[71] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71]
--operation mode is normal

GE1_header_compr[71]_lut_out = GE1_hit_size_in_header[7];
GE1_header_compr[71] = DFFE(GE1_header_compr[71]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~586
--operation mode is normal

GE1L051 = GE1L712 & GE1_header_compr[71] & !GE1L812 # !GE1L712 & GE1_header_compr[63];


--GE1_header_compr[79] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79]
--operation mode is normal

GE1_header_compr[79]_lut_out = WD1_header_1.FADCavail & (WD1_header_0.FADCavail # WD1_rd_ptr[0]) # !WD1_header_1.FADCavail & WD1_header_0.FADCavail & !WD1_rd_ptr[0];
GE1_header_compr[79] = DFFE(GE1_header_compr[79]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~587
--operation mode is normal

GE1L151 = GE1L051 # GE1_header_compr[79] & GE1L712 & GE1L002;


--GE1L514 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11139
--operation mode is normal

GE1L514 = (GE1L904 # GE1L663 & (GE1L551 # GE1L151)) & CASCADE(GE1L224);


--EE1_fadc_peak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[6]
--operation mode is normal

EE1_fadc_peak[6]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_peak0[7] # !EE1_fadc_peak0[9] & EE1_fadc_peak0[6]);
EE1_fadc_peak[6] = DFFE(EE1_fadc_peak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE1_fadc_prepeak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[5]
--operation mode is normal

EE1_fadc_prepeak[5]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_prepeak0[6] # !EE1_fadc_peak0[9] & EE1_fadc_prepeak0[5]);
EE1_fadc_prepeak[5] = DFFE(EE1_fadc_prepeak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_peak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[6]
--operation mode is normal

EE2_fadc_peak[6]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_peak0[7] # !EE2_fadc_peak0[9] & EE2_fadc_peak0[6]);
EE2_fadc_peak[6] = DFFE(EE2_fadc_peak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE2_fadc_prepeak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[5]
--operation mode is normal

EE2_fadc_prepeak[5]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_prepeak0[6] # !EE2_fadc_peak0[9] & EE2_fadc_prepeak0[5]);
EE2_fadc_prepeak[5] = DFFE(EE2_fadc_prepeak[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GE2_header_compr[63] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[63]
--operation mode is normal

GE2_header_compr[63]_lut_out = WD2_header_1.timestamp[31] & (WD2_header_0.timestamp[31] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[31] & WD2_header_0.timestamp[31] & !WD2_rd_ptr[0];
GE2_header_compr[63] = DFFE(GE2_header_compr[63]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2_header_compr[71] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71]
--operation mode is normal

GE2_header_compr[71]_lut_out = GE2_hit_size_in_header[7];
GE2_header_compr[71] = DFFE(GE2_header_compr[71]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~585
--operation mode is normal

GE2L051 = GE2L422 & GE2_header_compr[71] & !GE2L522 # !GE2L422 & GE2_header_compr[63];


--GE2_header_compr[79] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79]
--operation mode is normal

GE2_header_compr[79]_lut_out = WD2_header_1.FADCavail & (WD2_header_0.FADCavail # WD2_rd_ptr[0]) # !WD2_header_1.FADCavail & WD2_header_0.FADCavail & !WD2_rd_ptr[0];
GE2_header_compr[79] = DFFE(GE2_header_compr[79]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~586
--operation mode is normal

GE2L151 = GE2L051 # GE2_header_compr[79] & GE2L802;


--GE2_header_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7]
--operation mode is normal

GE2_header_compr[7]_lut_out = WD2_header_1.chargestamp[7] & (WD2_header_0.chargestamp[7] # WD2_rd_ptr[0]) # !WD2_header_1.chargestamp[7] & WD2_header_0.chargestamp[7] & !WD2_rd_ptr[0];
GE2_header_compr[7] = DFFE(GE2_header_compr[7]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~587
--operation mode is normal

GE2L251 = GE2_header_compr[7] & GE2L922 & GE2L132 & GE2L032;


--GE2_header_compr[103] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[103]
--operation mode is normal

GE2_header_compr[103]_lut_out = WD2_header_1.timestamp[39] & (WD2_header_0.timestamp[39] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[39] & WD2_header_0.timestamp[39] & !WD2_rd_ptr[0];
GE2_header_compr[103] = DFFE(GE2_header_compr[103]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~588
--operation mode is normal

GE2L351 = GE2_header_compr[103] & GE2L193 & GE2_ram_address_header[1] & !GE2_ram_address_header[2];


--GE2_header_compr[111] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[111]
--operation mode is normal

GE2_header_compr[111]_lut_out = WD2_header_1.timestamp[47] & (WD2_header_0.timestamp[47] # WD2_rd_ptr[0]) # !WD2_header_1.timestamp[47] & WD2_header_0.timestamp[47] & !WD2_rd_ptr[0];
GE2_header_compr[111] = DFFE(GE2_header_compr[111]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~589
--operation mode is normal

GE2L451 = GE2_header_compr[111] & GE2L922 & !GE2L032;


--GE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~590
--operation mode is normal

GE2L551 = GE2L761 & (GE2L251 # GE2L351 # GE2L451);


--GE2_header_compr[87] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[87]
--operation mode is normal

GE2_header_compr[87]_lut_out = WD2_header_1.trigger_word[5] & (WD2_header_0.trigger_word[5] # WD2_rd_ptr[0]) # !WD2_header_1.trigger_word[5] & WD2_header_0.trigger_word[5] & !WD2_rd_ptr[0];
GE2_header_compr[87] = DFFE(GE2_header_compr[87]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE2L03);


--GE2L651 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~591
--operation mode is normal

GE2L651 = GE2L722 & GE2_header_compr[75] & !GE2L822 # !GE2L722 & GE2_header_compr[87];


--GE2L214 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11055
--operation mode is normal

GE2L214 = (GE2L151 # GE2L561 & (GE2L551 # GE2L651)) & CASCADE(GE2L714);


--EE2_peak_range is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_range
--operation mode is normal

EE2_peak_range_lut_out = EE2_fadc_peak0[9] & EE2_charge_stamp_generator_state;
EE2_peak_range = DFFE(EE2_peak_range_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--K1L49 is rate_meters:inst_rate_meters|i401~0
--operation mode is normal

K1L49 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[5] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L79 is rate_meters:inst_rate_meters|i404~0
--operation mode is normal

K1L79 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[2] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L69 is rate_meters:inst_rate_meters|i403~0
--operation mode is normal

K1L69 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[3] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L59 is rate_meters:inst_rate_meters|i402~0
--operation mode is normal

K1L59 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[4] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L99 is rate_meters:inst_rate_meters|i406~0
--operation mode is normal

K1L99 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L89 is rate_meters:inst_rate_meters|i405~0
--operation mode is normal

K1L89 = M1_RM_ctrl_local.rm_rate_enable[0] & Q04_q[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L87 is rate_meters:inst_rate_meters|i336~0
--operation mode is normal

K1L87 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[5] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L18 is rate_meters:inst_rate_meters|i339~0
--operation mode is normal

K1L18 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[2] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L08 is rate_meters:inst_rate_meters|i338~0
--operation mode is normal

K1L08 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[3] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L97 is rate_meters:inst_rate_meters|i337~0
--operation mode is normal

K1L97 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[4] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L38 is rate_meters:inst_rate_meters|i341~0
--operation mode is normal

K1L38 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L28 is rate_meters:inst_rate_meters|i340~0
--operation mode is normal

K1L28 = M1_RM_ctrl_local.rm_rate_enable[1] & Q93_q[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--M1L875 is slaveregister:inst_slaveregister|i5055~941
--operation mode is normal

M1L875 = UE1L63Q & UE1L53Q & M1L093 & Q1_sload_path[5];


--M1_COMPR_ctrl_local.ATWDb2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[5]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out = CF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDb2thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L185 is slaveregister:inst_slaveregister|i5055~945
--operation mode is normal

M1L185 = (M1L875 # M1_i3457 & M1_COMPR_ctrl_local.ATWDb2thres[5] & !M1_i3759) & CASCADE(M1L955);


--M1_COMPR_ctrl_local.ATWDb2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[7]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out = CF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDb2thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--M1L925 is slaveregister:inst_slaveregister|i5053~840
--operation mode is normal

M1L925 = (M1_COMPR_ctrl_local.ATWDb2thres[7] & UE1L53Q) & CASCADE(M1L063);


--M1L283 is slaveregister:inst_slaveregister|i4726~700
--operation mode is normal

M1L283 = Q9_q[14] & (M1_COMM_ctrl_local.rx_tail[14] # UE1L53Q) # !Q9_q[14] & M1_COMM_ctrl_local.rx_tail[14] & !UE1L53Q;


--M1L383 is slaveregister:inst_slaveregister|i4726~701
--operation mode is normal

M1L383 = Q6_sload_path[14] & (Q8_pre_out[14] # UE1L53Q) # !Q6_sload_path[14] & Q8_pre_out[14] & !UE1L53Q;


--M1L483 is slaveregister:inst_slaveregister|i4726~702
--operation mode is normal

M1L483 = M1_i2901 & M1L383 & !M1_i3069 # !M1_i2901 & M1L283;


--M1L583 is slaveregister:inst_slaveregister|i4726~703
--operation mode is normal

M1L583 = M1_i3270 & M1L093 & (Q1_sload_path[14] # !UE1L53Q);


--M1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46]
--operation mode is normal

M1_COMM_ctrl_local.id[46]_lut_out = CF1_MASTERHWDATA[14];
M1_COMM_ctrl_local.id[46] = DFFE(M1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L83);


--M1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14]
--operation mode is normal

M1_COMM_ctrl_local.id[14]_lut_out = CF1_MASTERHWDATA[14];
M1_COMM_ctrl_local.id[14] = DFFE(M1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L2);


--M1L683 is slaveregister:inst_slaveregister|i4726~704
--operation mode is normal

M1L683 = !M1_i3270 & (UE1L53Q & M1_COMM_ctrl_local.id[46] # !UE1L53Q & M1_COMM_ctrl_local.id[14]);


--M1L154 is slaveregister:inst_slaveregister|i5046~367
--operation mode is normal

M1L154 = (M1L483 # M1L183 & (M1L583 # M1L683)) & CASCADE(M1L354);


--U1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14]
--operation mode is normal

U1_inst16[14]_lut_out = Q91_q[14];
U1_inst16[14] = DFFE(U1_inst16[14]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , U1_inst50);


--M1L254 is slaveregister:inst_slaveregister|i5046~368
--operation mode is normal

M1L254 = (U1_inst16[14] & (M1_COMM_ctrl_local.tx_head[14] # UE1L53Q) # !U1_inst16[14] & M1_COMM_ctrl_local.tx_head[14] & !UE1L53Q) & CASCADE(M1L454);


--Y1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358
--operation mode is normal

Y1L021 = !Y1L66 & !Y1L86 & !Y1L07 & !Y1L27;


--Y1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365
--operation mode is normal

Y1L621 = (!Y1L47 & !Y1L67 & !Y1L87 & !Y1L08) & CASCADE(Y1L021);


--Y1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0]
--operation mode is normal

Y1_dpr_wadr[0]_lut_out = Q9_q[0];
Y1_dpr_wadr[0] = DFFE(Y1_dpr_wadr[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0]
--operation mode is normal

Y1_dpr_radr[0]_lut_out = M1_COMM_ctrl_local.rx_tail[0];
Y1_dpr_radr[0] = DFFE(Y1_dpr_radr[0]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1]
--operation mode is normal

Y1_dpr_wadr[1]_lut_out = Q9_q[1];
Y1_dpr_wadr[1] = DFFE(Y1_dpr_wadr[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1]
--operation mode is normal

Y1_dpr_radr[1]_lut_out = M1_COMM_ctrl_local.rx_tail[1];
Y1_dpr_radr[1] = DFFE(Y1_dpr_radr[1]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2]
--operation mode is normal

Y1_dpr_wadr[2]_lut_out = Q9_q[2];
Y1_dpr_wadr[2] = DFFE(Y1_dpr_wadr[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2]
--operation mode is normal

Y1_dpr_radr[2]_lut_out = M1_COMM_ctrl_local.rx_tail[2];
Y1_dpr_radr[2] = DFFE(Y1_dpr_radr[2]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3]
--operation mode is normal

Y1_dpr_wadr[3]_lut_out = Q9_q[3];
Y1_dpr_wadr[3] = DFFE(Y1_dpr_wadr[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3]
--operation mode is normal

Y1_dpr_radr[3]_lut_out = M1_COMM_ctrl_local.rx_tail[3];
Y1_dpr_radr[3] = DFFE(Y1_dpr_radr[3]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4]
--operation mode is normal

Y1_dpr_wadr[4]_lut_out = Q9_q[4];
Y1_dpr_wadr[4] = DFFE(Y1_dpr_wadr[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4]
--operation mode is normal

Y1_dpr_radr[4]_lut_out = M1_COMM_ctrl_local.rx_tail[4];
Y1_dpr_radr[4] = DFFE(Y1_dpr_radr[4]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5]
--operation mode is normal

Y1_dpr_wadr[5]_lut_out = Q9_q[5];
Y1_dpr_wadr[5] = DFFE(Y1_dpr_wadr[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5]
--operation mode is normal

Y1_dpr_radr[5]_lut_out = M1_COMM_ctrl_local.rx_tail[5];
Y1_dpr_radr[5] = DFFE(Y1_dpr_radr[5]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Y1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6]
--operation mode is normal

Y1_dpr_wadr[6]_lut_out = Q9_q[6];
Y1_dpr_wadr[6] = DFFE(Y1_dpr_wadr[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--Y1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6]
--operation mode is normal

Y1_dpr_radr[6]_lut_out = M1_COMM_ctrl_local.rx_tail[6];
Y1_dpr_radr[6] = DFFE(Y1_dpr_radr[6]_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--GB1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3]
--operation mode is normal

GB1_srg[3]_lut_out = GB1L32 # GB1L24Q & RB1_dffs[3];
GB1_srg[3] = DFFE(GB1_srg[3]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720
--operation mode is normal

GB1L22 = GB1_srg[3] & (GB1L34Q # GB1_srg[4] & !GB1L14Q) # !GB1_srg[3] & GB1_srg[4] & !GB1L14Q;


--RB3_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

RB3_dffs[4]_lut_out = M1_COMM_ctrl_local.id[4] & (RB3_dffs[5] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[4] & RB3_dffs[5] & !WC1_ID_LOAD;
RB3_dffs[4] = DFFE(RB3_dffs[4]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--BC2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6]
--operation mode is normal

BC2_SRG[6]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[5] # !RC1_crc32_en & BC2_SRG[6];
BC2_SRG[6] = DFFE(BC2_SRG[6]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9
--operation mode is normal

BC2_i9 = BC2_SRG[6] $ BC2_SRG[31];


--BC2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30]
--operation mode is normal

BC2_SRG[30]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[29] # !RC1_crc32_en & BC2_SRG[30];
BC2_SRG[30] = DFFE(BC2_SRG[30]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]
--operation mode is normal

RC1_srg[7]_lut_out = RC1L22 # RC1L11 # RC1_srg[6] & RC1L55Q;
RC1_srg[7] = DFFE(RC1_srg[7]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--BC2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22]
--operation mode is normal

BC2_SRG[22]_lut_out = WC1_STF # RC1_crc32_en & BC2_i15 # !RC1_crc32_en & BC2_SRG[22];
BC2_SRG[22] = DFFE(BC2_SRG[22]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16
--operation mode is normal

BC2_i16 = BC2_SRG[22] $ BC2_SRG[31];


--BC2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14]
--operation mode is normal

BC2_SRG[14]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[13] # !RC1_crc32_en & BC2_SRG[14];
BC2_SRG[14] = DFFE(BC2_SRG[14]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5
--operation mode is normal

BC2_i5 = BC2_SRG[31] $ BC2_SRG[0];


--BC2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10]
--operation mode is normal

BC2_SRG[10]_lut_out = WC1_STF # RC1_crc32_en & BC2_i11 # !RC1_crc32_en & BC2_SRG[10];
BC2_SRG[10] = DFFE(BC2_SRG[10]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2]
--operation mode is normal

BC2_SRG[2]_lut_out = WC1_STF # RC1_crc32_en & BC2_i6 # !RC1_crc32_en & BC2_SRG[2];
BC2_SRG[2] = DFFE(BC2_SRG[2]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD13L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD13L1 = WC1L97Q # WC1L27Q & BC2_SRG[10] # !WC1L27Q & BC2_SRG[2];


--BC2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26]
--operation mode is normal

BC2_SRG[26]_lut_out = WC1_STF # RC1_crc32_en & BC2_i17 # !RC1_crc32_en & BC2_SRG[26];
BC2_SRG[26] = DFFE(BC2_SRG[26]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18]
--operation mode is normal

BC2_SRG[18]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[17] # !RC1_crc32_en & BC2_SRG[18];
BC2_SRG[18] = DFFE(BC2_SRG[18]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD13L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD13L2 = (WC1L27Q & BC2_SRG[26] # !WC1L27Q & BC2_SRG[18] # !WC1L97Q) & CASCADE(DD13L1);


--DD03L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD03L1 = WC1L97Q # WC1L27Q & DF1_portadataout[10] # !WC1L27Q & DF1_portadataout[2];


--DD03L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD03L2 = (WC1L27Q & DF1_portadataout[26] # !WC1L27Q & DF1_portadataout[18] # !WC1L97Q) & CASCADE(DD03L1);


--RB2_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

RB2_dffs[4]_lut_out = Q44_sload_path[4] & (RB2_dffs[5] # V1L91Q) # !Q44_sload_path[4] & RB2_dffs[5] & !V1L91Q;
RB2_dffs[4] = DFFE(RB2_dffs[4]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

RB5_dffs[4]_lut_out = Q44_sload_path[4] & (RB5_dffs[5] # DC1L9Q) # !Q44_sload_path[4] & RB5_dffs[5] & !DC1L9Q;
RB5_dffs[4] = DFFE(RB5_dffs[4]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DD23L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69
--operation mode is normal

DD23L2 = (WC1L27Q & DD32L2 # !WC1L27Q & Q51_pre_out[2] # !WC1L97Q) & CASCADE(DD23L1);


--MC1_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
MC1_q[4]_data_in = COM_AD_D[6];
MC1_q[4]_write_enable = KC1_valid_wreq;
MC1_q[4]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[4]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[4]_clear_0 = !DC1L41Q;
MC1_q[4]_clock_enable_1 = KC1_valid_rreq;
MC1_q[4]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[4]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[4] = MEMORY_SEGMENT(MC1_q[4]_data_in, MC1_q[4]_write_enable, MC1_q[4]_clock_0, MC1_q[4]_clock_1, MC1_q[4]_clear_0, , , MC1_q[4]_clock_enable_1, VCC, MC1_q[4]_write_address, MC1_q[4]_read_address);


--DD35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD35L1 = WC1L97Q # MC1_q[4] & !WC1L27Q;


--DD35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD35L2 = (RB3_dffs[4] & !WC1L27Q # !WC1L97Q) & CASCADE(DD35L1);


--DD25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD25L1 = WC1L49Q # WC1L68Q & DD94L2 # !WC1L68Q & DD84L2;


--DD25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

DD25L2 = (WC1L68Q & DD15L2 # !WC1L68Q & DD05L2 # !WC1L49Q) & CASCADE(DD25L1);


--RC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847
--operation mode is normal

RC1L12 = DD17L2 & (DD07L2 # WC1L79Q) # !DD17L2 & DD07L2 & !WC1L79Q;


--RB4_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

RB4_dffs[8]_lut_out = RC1L32 & (RB4_dffs[9] # FD1L9Q) # !RC1L32 & RB4_dffs[9] & !FD1L9Q;
RB4_dffs[8] = DFFE(RB4_dffs[8]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--KB1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5]
--operation mode is normal

KB1_inst10[5]_lut_out = COM_AD_D[7];
KB1_inst10[5] = DFFE(KB1_inst10[5]_lut_out, GLOBAL(TE1_outclock0), , , );


--ME1_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i224
--operation mode is normal

ME1_i224 = M1_LC_ctrl_local.lc_cable_length_up[3][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L37 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~469
--operation mode is normal

ME1L37 = (!ME1_i224 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L56);


--ME1_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i221
--operation mode is normal

ME1_i221 = M1_LC_ctrl_local.lc_cable_length_up[3][2] $ (!ME1_launch_old & XD1L1Q # !ME1L562);


--ME1L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~458
--operation mode is normal

ME1L56 = !ME1_i221 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] $ (ME1_i5 # !ME1L962));


--ME1L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~484
--operation mode is normal

ME1L004 = ME1L833 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i151
--operation mode is normal

ME1_i151 = M1_LC_ctrl_local.lc_cable_length_up[1][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L47 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~470
--operation mode is normal

ME1L47 = (!ME1_i151 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L66);


--ME1_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i148
--operation mode is normal

ME1_i148 = M1_LC_ctrl_local.lc_cable_length_up[1][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~460
--operation mode is normal

ME1L66 = !ME1_i148 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] $ (ME1_i5 # !ME1L962));


--ME1L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~486
--operation mode is normal

ME1L204 = ME1L463 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][4]
--operation mode is normal

ME1_pre_timer_up[3][4]_lut_out = ME1L633 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][4] = DFFE(ME1_pre_timer_up[3][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][4]
--operation mode is normal

ME1_pre_timer_up[1][4]_lut_out = ME1L263 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][4] = DFFE(ME1_pre_timer_up[1][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i110
--operation mode is normal

ME1_i110 = M1_LC_ctrl_local.lc_cable_length_up[0][0] $ (!ME1_launch_old & XD1L1Q # !ME1L162);


--ME1L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~461
--operation mode is normal

ME1L76 = !ME1_i110 & (M1_LC_ctrl_local.lc_cable_length_up[0][1] $ (ME1_i5 # !ME1L362));


--ME1_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i112
--operation mode is normal

ME1_i112 = M1_LC_ctrl_local.lc_cable_length_up[0][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~471
--operation mode is normal

ME1L57 = (!ME1_i112 & (M1_LC_ctrl_local.lc_cable_length_up[0][4] $ (ME1_i5 # !ME1L962))) & CASCADE(ME1L76);


--ME1L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~487
--operation mode is normal

ME1L304 = ME1L773 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i187
--operation mode is normal

ME1_i187 = M1_LC_ctrl_local.lc_cable_length_up[2][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~472
--operation mode is normal

ME1L67 = (!ME1_i187 & (M1_LC_ctrl_local.lc_cable_length_up[2][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L86);


--ME1_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i184
--operation mode is normal

ME1_i184 = M1_LC_ctrl_local.lc_cable_length_up[2][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~464
--operation mode is normal

ME1L86 = !ME1_i184 & (M1_LC_ctrl_local.lc_cable_length_up[2][4] $ (ME1_i5 # !ME1L962));


--ME1L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~485
--operation mode is normal

ME1L104 = ME1L153 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][4]
--operation mode is normal

ME1_pre_timer_up[0][4]_lut_out = ME1L573 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][4] = DFFE(ME1_pre_timer_up[0][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][4]
--operation mode is normal

ME1_pre_timer_up[2][4]_lut_out = ME1L943 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][4] = DFFE(ME1_pre_timer_up[2][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~354
--operation mode is normal

ME2L633 = ME2L601 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] # !ME2L985) # !ME2L601 & ME2L985 & M1_LC_ctrl_local.lc_cable_length_up[0][4];


--ME2L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~355
--operation mode is normal

ME2L733 = ME2L633 & (ME2L985 # M1_LC_ctrl_local.lc_cable_length_up[3][4]) # !ME2L633 & M1_LC_ctrl_local.lc_cable_length_up[2][4] & !ME2L985;


--ME2L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~342
--operation mode is normal

ME2L423 = ME2L701 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] # !ME2L095) # !ME2L701 & ME2L095 & M1_LC_ctrl_local.lc_cable_length_down[0][4];


--ME2L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~343
--operation mode is normal

ME2L523 = ME2L423 & (ME2L095 # M1_LC_ctrl_local.lc_cable_length_down[3][4]) # !ME2L423 & M1_LC_ctrl_local.lc_cable_length_down[2][4] & !ME2L095;


--ME1_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i368
--operation mode is normal

ME1_i368 = M1_LC_ctrl_local.lc_cable_length_down[3][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~469
--operation mode is normal

ME1L19 = (!ME1_i368 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L38);


--ME1_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i365
--operation mode is normal

ME1_i365 = M1_LC_ctrl_local.lc_cable_length_down[3][2] $ (!ME1_launch_old & XD1L1Q # !ME1L562);


--ME1L38 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~458
--operation mode is normal

ME1L38 = !ME1_i365 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] $ (ME1_i5 # !ME1L962));


--ME1L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~480
--operation mode is normal

ME1L693 = ME1L682 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i295
--operation mode is normal

ME1_i295 = M1_LC_ctrl_local.lc_cable_length_down[1][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~470
--operation mode is normal

ME1L29 = (!ME1_i295 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L48);


--ME1_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i292
--operation mode is normal

ME1_i292 = M1_LC_ctrl_local.lc_cable_length_down[1][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~460
--operation mode is normal

ME1L48 = !ME1_i292 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] $ (ME1_i5 # !ME1L962));


--ME1L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~482
--operation mode is normal

ME1L893 = ME1L213 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][4]
--operation mode is normal

ME1_pre_timer_down[3][4]_lut_out = ME1L482 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][4] = DFFE(ME1_pre_timer_down[3][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][4]
--operation mode is normal

ME1_pre_timer_down[1][4]_lut_out = ME1L013 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][4] = DFFE(ME1_pre_timer_down[1][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i254
--operation mode is normal

ME1_i254 = M1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!ME1_launch_old & XD1L1Q # !ME1L162);


--ME1L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~461
--operation mode is normal

ME1L58 = !ME1_i254 & (M1_LC_ctrl_local.lc_cable_length_down[0][1] $ (ME1_i5 # !ME1L362));


--ME1_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i256
--operation mode is normal

ME1_i256 = M1_LC_ctrl_local.lc_cable_length_down[0][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~471
--operation mode is normal

ME1L39 = (!ME1_i256 & (M1_LC_ctrl_local.lc_cable_length_down[0][4] $ (ME1_i5 # !ME1L962))) & CASCADE(ME1L58);


--ME1L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~483
--operation mode is normal

ME1L993 = ME1L523 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i331
--operation mode is normal

ME1_i331 = M1_LC_ctrl_local.lc_cable_length_down[2][5] $ (ME1L172 & (ME1_launch_old # !XD1L1Q));


--ME1L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~472
--operation mode is normal

ME1L49 = (!ME1_i331 & (M1_LC_ctrl_local.lc_cable_length_down[2][6] $ (ME1_i5 # !ME1L372))) & CASCADE(ME1L68);


--ME1_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i328
--operation mode is normal

ME1_i328 = M1_LC_ctrl_local.lc_cable_length_down[2][2] $ (ME1L562 & (ME1_launch_old # !XD1L1Q));


--ME1L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~464
--operation mode is normal

ME1L68 = !ME1_i328 & (M1_LC_ctrl_local.lc_cable_length_down[2][4] $ (ME1_i5 # !ME1L962));


--ME1L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~481
--operation mode is normal

ME1L793 = ME1L992 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][4]
--operation mode is normal

ME1_pre_timer_down[0][4]_lut_out = ME1L323 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][4] = DFFE(ME1_pre_timer_down[0][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][4]
--operation mode is normal

ME1_pre_timer_down[2][4]_lut_out = ME1L792 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][4] = DFFE(ME1_pre_timer_down[2][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~322
--operation mode is normal

ME2L403 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_up[2][5]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[0][5];


--ME2L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~323
--operation mode is normal

ME2L503 = ME2L403 & (M1_LC_ctrl_local.lc_cable_length_up[3][5] # !M1_LC_ctrl_local.lc_length[0]) # !ME2L403 & M1_LC_ctrl_local.lc_cable_length_up[1][5] & M1_LC_ctrl_local.lc_length[0];


--ME2L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~320
--operation mode is normal

ME2L203 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_up[1][4]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][4];


--ME2L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~321
--operation mode is normal

ME2L303 = ME2L203 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L203 & M1_LC_ctrl_local.lc_cable_length_up[2][4] & M1_LC_ctrl_local.lc_length[1];


--ME1L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~464
--operation mode is normal

ME1L083 = ME1L162 & (ME1_launch_old # !XD1L1Q);


--ME1L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~466
--operation mode is normal

ME1L283 = ME1L562 & (ME1_launch_old # !XD1L1Q);


--ME1L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~465
--operation mode is normal

ME1L183 = ME1L362 & (ME1_launch_old # !XD1L1Q);


--ME2L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~334
--operation mode is normal

ME2L613 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_down[2][5]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_down[0][5];


--ME2L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~335
--operation mode is normal

ME2L713 = ME2L613 & (M1_LC_ctrl_local.lc_cable_length_down[3][5] # !M1_LC_ctrl_local.lc_length[0]) # !ME2L613 & M1_LC_ctrl_local.lc_cable_length_down[1][5] & M1_LC_ctrl_local.lc_length[0];


--ME2L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~332
--operation mode is normal

ME2L413 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_down[1][4]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][4];


--ME2L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~333
--operation mode is normal

ME2L513 = ME2L413 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] # !M1_LC_ctrl_local.lc_length[1]) # !ME2L413 & M1_LC_ctrl_local.lc_cable_length_down[2][4] & M1_LC_ctrl_local.lc_length[1];


--ME2_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i224
--operation mode is normal

ME2_i224 = M1_LC_ctrl_local.lc_cable_length_up[3][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L37 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~469
--operation mode is normal

ME2L37 = (!ME2_i224 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L56);


--ME2_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i221
--operation mode is normal

ME2_i221 = M1_LC_ctrl_local.lc_cable_length_up[3][2] $ (!ME2_launch_old & XD2L1Q # !ME2L014);


--ME2L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~458
--operation mode is normal

ME2L56 = !ME2_i221 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] $ (ME2_i5 # !ME2L414));


--ME2L545 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~628
--operation mode is normal

ME2L545 = ME2L384 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i151
--operation mode is normal

ME2_i151 = M1_LC_ctrl_local.lc_cable_length_up[1][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L47 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~470
--operation mode is normal

ME2L47 = (!ME2_i151 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L66);


--ME2_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i148
--operation mode is normal

ME2_i148 = M1_LC_ctrl_local.lc_cable_length_up[1][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~460
--operation mode is normal

ME2L66 = !ME2_i148 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] $ (ME2_i5 # !ME2L414));


--ME2L745 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~630
--operation mode is normal

ME2L745 = ME2L905 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][4]
--operation mode is normal

ME2_pre_timer_up[3][4]_lut_out = ME2L184 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][4] = DFFE(ME2_pre_timer_up[3][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][4]
--operation mode is normal

ME2_pre_timer_up[1][4]_lut_out = ME2L705 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][4] = DFFE(ME2_pre_timer_up[1][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i110
--operation mode is normal

ME2_i110 = M1_LC_ctrl_local.lc_cable_length_up[0][0] $ (!ME2_launch_old & XD2L1Q # !ME2L604);


--ME2L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~461
--operation mode is normal

ME2L76 = !ME2_i110 & (M1_LC_ctrl_local.lc_cable_length_up[0][1] $ (ME2_i5 # !ME2L804));


--ME2_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i112
--operation mode is normal

ME2_i112 = M1_LC_ctrl_local.lc_cable_length_up[0][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~471
--operation mode is normal

ME2L57 = (!ME2_i112 & (M1_LC_ctrl_local.lc_cable_length_up[0][4] $ (ME2_i5 # !ME2L414))) & CASCADE(ME2L76);


--ME2L845 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~631
--operation mode is normal

ME2L845 = ME2L225 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i187
--operation mode is normal

ME2_i187 = M1_LC_ctrl_local.lc_cable_length_up[2][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~472
--operation mode is normal

ME2L67 = (!ME2_i187 & (M1_LC_ctrl_local.lc_cable_length_up[2][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L86);


--ME2_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i184
--operation mode is normal

ME2_i184 = M1_LC_ctrl_local.lc_cable_length_up[2][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~464
--operation mode is normal

ME2L86 = !ME2_i184 & (M1_LC_ctrl_local.lc_cable_length_up[2][4] $ (ME2_i5 # !ME2L414));


--ME2L645 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~629
--operation mode is normal

ME2L645 = ME2L694 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][4]
--operation mode is normal

ME2_pre_timer_up[0][4]_lut_out = ME2L025 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][4] = DFFE(ME2_pre_timer_up[0][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][4]
--operation mode is normal

ME2_pre_timer_up[2][4]_lut_out = ME2L494 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][4] = DFFE(ME2_pre_timer_up[2][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L925 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~612
--operation mode is normal

ME2L925 = ME2L414 & (ME2_launch_old # !XD2L1Q);


--ME2_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i368
--operation mode is normal

ME2_i368 = M1_LC_ctrl_local.lc_cable_length_down[3][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~469
--operation mode is normal

ME2L19 = (!ME2_i368 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L38);


--ME2_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i365
--operation mode is normal

ME2_i365 = M1_LC_ctrl_local.lc_cable_length_down[3][2] $ (!ME2_launch_old & XD2L1Q # !ME2L014);


--ME2L38 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~458
--operation mode is normal

ME2L38 = !ME2_i365 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] $ (ME2_i5 # !ME2L414));


--ME2L145 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~624
--operation mode is normal

ME2L145 = ME2L134 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i295
--operation mode is normal

ME2_i295 = M1_LC_ctrl_local.lc_cable_length_down[1][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~470
--operation mode is normal

ME2L29 = (!ME2_i295 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L48);


--ME2_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i292
--operation mode is normal

ME2_i292 = M1_LC_ctrl_local.lc_cable_length_down[1][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~460
--operation mode is normal

ME2L48 = !ME2_i292 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] $ (ME2_i5 # !ME2L414));


--ME2L345 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~626
--operation mode is normal

ME2L345 = ME2L754 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][4]
--operation mode is normal

ME2_pre_timer_down[3][4]_lut_out = ME2L924 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][4] = DFFE(ME2_pre_timer_down[3][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][4]
--operation mode is normal

ME2_pre_timer_down[1][4]_lut_out = ME2L554 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][4] = DFFE(ME2_pre_timer_down[1][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i254
--operation mode is normal

ME2_i254 = M1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!ME2_launch_old & XD2L1Q # !ME2L604);


--ME2L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~461
--operation mode is normal

ME2L58 = !ME2_i254 & (M1_LC_ctrl_local.lc_cable_length_down[0][1] $ (ME2_i5 # !ME2L804));


--ME2_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i256
--operation mode is normal

ME2_i256 = M1_LC_ctrl_local.lc_cable_length_down[0][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~471
--operation mode is normal

ME2L39 = (!ME2_i256 & (M1_LC_ctrl_local.lc_cable_length_down[0][4] $ (ME2_i5 # !ME2L414))) & CASCADE(ME2L58);


--ME2L445 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~627
--operation mode is normal

ME2L445 = ME2L074 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i331
--operation mode is normal

ME2_i331 = M1_LC_ctrl_local.lc_cable_length_down[2][5] $ (ME2L614 & (ME2_launch_old # !XD2L1Q));


--ME2L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~472
--operation mode is normal

ME2L49 = (!ME2_i331 & (M1_LC_ctrl_local.lc_cable_length_down[2][6] $ (ME2_i5 # !ME2L814))) & CASCADE(ME2L68);


--ME2_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i328
--operation mode is normal

ME2_i328 = M1_LC_ctrl_local.lc_cable_length_down[2][2] $ (ME2L014 & (ME2_launch_old # !XD2L1Q));


--ME2L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~464
--operation mode is normal

ME2L68 = !ME2_i328 & (M1_LC_ctrl_local.lc_cable_length_down[2][4] $ (ME2_i5 # !ME2L414));


--ME2L245 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~625
--operation mode is normal

ME2L245 = ME2L444 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][4]
--operation mode is normal

ME2_pre_timer_down[0][4]_lut_out = ME2L864 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][4] = DFFE(ME2_pre_timer_down[0][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][4]
--operation mode is normal

ME2_pre_timer_down[2][4]_lut_out = ME2L244 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][4] = DFFE(ME2_pre_timer_down[2][4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L525 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~608
--operation mode is normal

ME2L525 = ME2L604 & (ME2_launch_old # !XD2L1Q);


--ME2L725 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~610
--operation mode is normal

ME2L725 = ME2L014 & (ME2_launch_old # !XD2L1Q);


--ME2L625 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~609
--operation mode is normal

ME2L625 = ME2L804 & (ME2_launch_old # !XD2L1Q);


--C1L37 is calibration_sources:inst_calibration_sources|i56~480
--operation mode is normal

C1L37 = M1_CS_ctrl_local.CS_time[15] & Q44_sload_path[15] & (M1_CS_ctrl_local.CS_time[13] $ !Q44_sload_path[13]) # !M1_CS_ctrl_local.CS_time[15] & !Q44_sload_path[15] & (M1_CS_ctrl_local.CS_time[13] $ !Q44_sload_path[13]);


--C1L28 is calibration_sources:inst_calibration_sources|i56~497
--operation mode is normal

C1L28 = (M1_CS_ctrl_local.CS_time[23] & Q44_sload_path[23] & (M1_CS_ctrl_local.CS_time[2] $ !Q44_sload_path[2]) # !M1_CS_ctrl_local.CS_time[23] & !Q44_sload_path[23] & (M1_CS_ctrl_local.CS_time[2] $ !Q44_sload_path[2])) & CASCADE(C1L37);


--C1L47 is calibration_sources:inst_calibration_sources|i56~482
--operation mode is normal

C1L47 = M1_CS_ctrl_local.CS_time[31] & Q44_sload_path[31] & (M1_CS_ctrl_local.CS_time[28] $ !Q44_sload_path[28]) # !M1_CS_ctrl_local.CS_time[31] & !Q44_sload_path[31] & (M1_CS_ctrl_local.CS_time[28] $ !Q44_sload_path[28]);


--C1L38 is calibration_sources:inst_calibration_sources|i56~498
--operation mode is normal

C1L38 = (M1_CS_ctrl_local.CS_time[21] & Q44_sload_path[21] & (M1_CS_ctrl_local.CS_time[6] $ !Q44_sload_path[6]) # !M1_CS_ctrl_local.CS_time[21] & !Q44_sload_path[21] & (M1_CS_ctrl_local.CS_time[6] $ !Q44_sload_path[6])) & CASCADE(C1L47);


--C1L57 is calibration_sources:inst_calibration_sources|i56~484
--operation mode is normal

C1L57 = M1_CS_ctrl_local.CS_time[24] & Q44_sload_path[24] & (M1_CS_ctrl_local.CS_time[1] $ !Q44_sload_path[1]) # !M1_CS_ctrl_local.CS_time[24] & !Q44_sload_path[24] & (M1_CS_ctrl_local.CS_time[1] $ !Q44_sload_path[1]);


--C1L48 is calibration_sources:inst_calibration_sources|i56~499
--operation mode is normal

C1L48 = (M1_CS_ctrl_local.CS_time[25] & Q44_sload_path[25] & (M1_CS_ctrl_local.CS_time[16] $ !Q44_sload_path[16]) # !M1_CS_ctrl_local.CS_time[25] & !Q44_sload_path[25] & (M1_CS_ctrl_local.CS_time[16] $ !Q44_sload_path[16])) & CASCADE(C1L57);


--C1L67 is calibration_sources:inst_calibration_sources|i56~486
--operation mode is normal

C1L67 = M1_CS_ctrl_local.CS_time[8] & Q44_sload_path[8] & (M1_CS_ctrl_local.CS_time[7] $ !Q44_sload_path[7]) # !M1_CS_ctrl_local.CS_time[8] & !Q44_sload_path[8] & (M1_CS_ctrl_local.CS_time[7] $ !Q44_sload_path[7]);


--C1L58 is calibration_sources:inst_calibration_sources|i56~500
--operation mode is normal

C1L58 = (M1_CS_ctrl_local.CS_time[14] & Q44_sload_path[14] & (M1_CS_ctrl_local.CS_time[12] $ !Q44_sload_path[12]) # !M1_CS_ctrl_local.CS_time[14] & !Q44_sload_path[14] & (M1_CS_ctrl_local.CS_time[12] $ !Q44_sload_path[12])) & CASCADE(C1L67);


--C1L77 is calibration_sources:inst_calibration_sources|i56~488
--operation mode is normal

C1L77 = M1_CS_ctrl_local.CS_time[29] & Q44_sload_path[29] & (M1_CS_ctrl_local.CS_time[0] $ !Q44_sload_path[0]) # !M1_CS_ctrl_local.CS_time[29] & !Q44_sload_path[29] & (M1_CS_ctrl_local.CS_time[0] $ !Q44_sload_path[0]);


--C1L68 is calibration_sources:inst_calibration_sources|i56~501
--operation mode is normal

C1L68 = (M1_CS_ctrl_local.CS_time[4] & Q44_sload_path[4] & (M1_CS_ctrl_local.CS_time[3] $ !Q44_sload_path[3]) # !M1_CS_ctrl_local.CS_time[4] & !Q44_sload_path[4] & (M1_CS_ctrl_local.CS_time[3] $ !Q44_sload_path[3])) & CASCADE(C1L77);


--C1L87 is calibration_sources:inst_calibration_sources|i56~490
--operation mode is normal

C1L87 = M1_CS_ctrl_local.CS_time[19] & Q44_sload_path[19] & (M1_CS_ctrl_local.CS_time[11] $ !Q44_sload_path[11]) # !M1_CS_ctrl_local.CS_time[19] & !Q44_sload_path[19] & (M1_CS_ctrl_local.CS_time[11] $ !Q44_sload_path[11]);


--C1L78 is calibration_sources:inst_calibration_sources|i56~502
--operation mode is normal

C1L78 = (M1_CS_ctrl_local.CS_time[30] & Q44_sload_path[30] & (M1_CS_ctrl_local.CS_time[17] $ !Q44_sload_path[17]) # !M1_CS_ctrl_local.CS_time[30] & !Q44_sload_path[30] & (M1_CS_ctrl_local.CS_time[17] $ !Q44_sload_path[17])) & CASCADE(C1L87);


--C1L97 is calibration_sources:inst_calibration_sources|i56~492
--operation mode is normal

C1L97 = M1_CS_ctrl_local.CS_time[22] & Q44_sload_path[22] & (M1_CS_ctrl_local.CS_time[5] $ !Q44_sload_path[5]) # !M1_CS_ctrl_local.CS_time[22] & !Q44_sload_path[22] & (M1_CS_ctrl_local.CS_time[5] $ !Q44_sload_path[5]);


--C1L88 is calibration_sources:inst_calibration_sources|i56~503
--operation mode is normal

C1L88 = (M1_CS_ctrl_local.CS_time[26] & Q44_sload_path[26] & (M1_CS_ctrl_local.CS_time[18] $ !Q44_sload_path[18]) # !M1_CS_ctrl_local.CS_time[26] & !Q44_sload_path[26] & (M1_CS_ctrl_local.CS_time[18] $ !Q44_sload_path[18])) & CASCADE(C1L97);


--C1L08 is calibration_sources:inst_calibration_sources|i56~494
--operation mode is normal

C1L08 = M1_CS_ctrl_local.CS_time[10] & Q44_sload_path[10] & (M1_CS_ctrl_local.CS_time[9] $ !Q44_sload_path[9]) # !M1_CS_ctrl_local.CS_time[10] & !Q44_sload_path[10] & (M1_CS_ctrl_local.CS_time[9] $ !Q44_sload_path[9]);


--C1L98 is calibration_sources:inst_calibration_sources|i56~504
--operation mode is normal

C1L98 = (M1_CS_ctrl_local.CS_time[27] & Q44_sload_path[27] & (M1_CS_ctrl_local.CS_time[20] $ !Q44_sload_path[20]) # !M1_CS_ctrl_local.CS_time[27] & !Q44_sload_path[27] & (M1_CS_ctrl_local.CS_time[20] $ !Q44_sload_path[20])) & CASCADE(C1L08);


--EB1_adc_pipe[7][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][0]
--operation mode is normal

EB1_adc_pipe[7][0]_lut_out = KB1_inst10[9];
EB1_adc_pipe[7][0] = DFFE(EB1_adc_pipe[7][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[7][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][1]
--operation mode is normal

EB1_adc_pipe[7][1]_lut_out = EB1_adc_pipe[7][0];
EB1_adc_pipe[7][1] = DFFE(EB1_adc_pipe[7][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[7][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][2]
--operation mode is normal

EB1_adc_pipe[7][2]_lut_out = EB1_adc_pipe[7][1];
EB1_adc_pipe[7][2] = DFFE(EB1_adc_pipe[7][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[7][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][3]
--operation mode is normal

EB1_adc_pipe[7][3]_lut_out = EB1_adc_pipe[7][2];
EB1_adc_pipe[7][3] = DFFE(EB1_adc_pipe[7][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[6][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][0]
--operation mode is normal

EB1_adc_pipe[6][0]_lut_out = KB1_inst10[8];
EB1_adc_pipe[6][0] = DFFE(EB1_adc_pipe[6][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[6][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][1]
--operation mode is normal

EB1_adc_pipe[6][1]_lut_out = EB1_adc_pipe[6][0];
EB1_adc_pipe[6][1] = DFFE(EB1_adc_pipe[6][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[6][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][2]
--operation mode is normal

EB1_adc_pipe[6][2]_lut_out = EB1_adc_pipe[6][1];
EB1_adc_pipe[6][2] = DFFE(EB1_adc_pipe[6][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[6][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][3]
--operation mode is normal

EB1_adc_pipe[6][3]_lut_out = EB1_adc_pipe[6][2];
EB1_adc_pipe[6][3] = DFFE(EB1_adc_pipe[6][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][0]
--operation mode is normal

EB1_adc_pipe[0][0]_lut_out = KB1_inst10[2];
EB1_adc_pipe[0][0] = DFFE(EB1_adc_pipe[0][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][1]
--operation mode is normal

EB1_adc_pipe[0][1]_lut_out = EB1_adc_pipe[0][0];
EB1_adc_pipe[0][1] = DFFE(EB1_adc_pipe[0][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][2]
--operation mode is normal

EB1_adc_pipe[0][2]_lut_out = EB1_adc_pipe[0][1];
EB1_adc_pipe[0][2] = DFFE(EB1_adc_pipe[0][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][3]
--operation mode is normal

EB1_adc_pipe[0][3]_lut_out = EB1_adc_pipe[0][2];
EB1_adc_pipe[0][3] = DFFE(EB1_adc_pipe[0][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[1][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][0]
--operation mode is normal

EB1_adc_pipe[1][0]_lut_out = KB1_inst10[3];
EB1_adc_pipe[1][0] = DFFE(EB1_adc_pipe[1][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[1][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][1]
--operation mode is normal

EB1_adc_pipe[1][1]_lut_out = EB1_adc_pipe[1][0];
EB1_adc_pipe[1][1] = DFFE(EB1_adc_pipe[1][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[1][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][2]
--operation mode is normal

EB1_adc_pipe[1][2]_lut_out = EB1_adc_pipe[1][1];
EB1_adc_pipe[1][2] = DFFE(EB1_adc_pipe[1][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[1][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][3]
--operation mode is normal

EB1_adc_pipe[1][3]_lut_out = EB1_adc_pipe[1][2];
EB1_adc_pipe[1][3] = DFFE(EB1_adc_pipe[1][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[2][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][0]
--operation mode is normal

EB1_adc_pipe[2][0]_lut_out = KB1_inst10[4];
EB1_adc_pipe[2][0] = DFFE(EB1_adc_pipe[2][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[2][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][1]
--operation mode is normal

EB1_adc_pipe[2][1]_lut_out = EB1_adc_pipe[2][0];
EB1_adc_pipe[2][1] = DFFE(EB1_adc_pipe[2][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[2][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][2]
--operation mode is normal

EB1_adc_pipe[2][2]_lut_out = EB1_adc_pipe[2][1];
EB1_adc_pipe[2][2] = DFFE(EB1_adc_pipe[2][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[2][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][3]
--operation mode is normal

EB1_adc_pipe[2][3]_lut_out = EB1_adc_pipe[2][2];
EB1_adc_pipe[2][3] = DFFE(EB1_adc_pipe[2][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[3][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][0]
--operation mode is normal

EB1_adc_pipe[3][0]_lut_out = KB1_inst10[5];
EB1_adc_pipe[3][0] = DFFE(EB1_adc_pipe[3][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[3][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][1]
--operation mode is normal

EB1_adc_pipe[3][1]_lut_out = EB1_adc_pipe[3][0];
EB1_adc_pipe[3][1] = DFFE(EB1_adc_pipe[3][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[3][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][2]
--operation mode is normal

EB1_adc_pipe[3][2]_lut_out = EB1_adc_pipe[3][1];
EB1_adc_pipe[3][2] = DFFE(EB1_adc_pipe[3][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[3][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][3]
--operation mode is normal

EB1_adc_pipe[3][3]_lut_out = EB1_adc_pipe[3][2];
EB1_adc_pipe[3][3] = DFFE(EB1_adc_pipe[3][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[4][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][0]
--operation mode is normal

EB1_adc_pipe[4][0]_lut_out = KB1_inst10[6];
EB1_adc_pipe[4][0] = DFFE(EB1_adc_pipe[4][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[4][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][1]
--operation mode is normal

EB1_adc_pipe[4][1]_lut_out = EB1_adc_pipe[4][0];
EB1_adc_pipe[4][1] = DFFE(EB1_adc_pipe[4][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[4][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][2]
--operation mode is normal

EB1_adc_pipe[4][2]_lut_out = EB1_adc_pipe[4][1];
EB1_adc_pipe[4][2] = DFFE(EB1_adc_pipe[4][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[4][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][3]
--operation mode is normal

EB1_adc_pipe[4][3]_lut_out = EB1_adc_pipe[4][2];
EB1_adc_pipe[4][3] = DFFE(EB1_adc_pipe[4][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[5][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][0]
--operation mode is normal

EB1_adc_pipe[5][0]_lut_out = KB1_inst10[7];
EB1_adc_pipe[5][0] = DFFE(EB1_adc_pipe[5][0]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[5][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][1]
--operation mode is normal

EB1_adc_pipe[5][1]_lut_out = EB1_adc_pipe[5][0];
EB1_adc_pipe[5][1] = DFFE(EB1_adc_pipe[5][1]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[5][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][2]
--operation mode is normal

EB1_adc_pipe[5][2]_lut_out = EB1_adc_pipe[5][1];
EB1_adc_pipe[5][2] = DFFE(EB1_adc_pipe[5][2]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--EB1_adc_pipe[5][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][3]
--operation mode is normal

EB1_adc_pipe[5][3]_lut_out = EB1_adc_pipe[5][2];
EB1_adc_pipe[5][3] = DFFE(EB1_adc_pipe[5][3]_lut_out, GLOBAL(TE1_outclock0), LB1L5Q, , );


--FE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1094~53
--operation mode is normal

FE2L012 = FE2L0411Q # FE2L5411Q;


--FE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1094~54
--operation mode is normal

FE2L112 = FE2L4411Q # FE2L2411Q # FE2L3411Q # !FE2L9311Q;


--FE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1478~23
--operation mode is normal

FE2L113 = FE2L3801Q & (FE2L7311Q # FE2L4801Q & FE2L6311Q) # !FE2L3801Q & FE2L4801Q & FE2L6311Q;


--FE2L9101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7905
--operation mode is normal

FE2L9101 = FE2_data_t0[3] # FE2_data_t0[1] # FE2_data_t0[0] # FE2_data_t0[9];


--FE2L0201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7906
--operation mode is normal

FE2L0201 = FE2_data_t0[7] # FE2_data_t0[5] # FE2_data_t0[4] # FE2_data_t0[2];


--FE2L1201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7907
--operation mode is normal

FE2L1201 = FE2_data_t0[8] # FE2_data_t0[6];


--FE2L312 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1097~31
--operation mode is normal

FE2L312 = FE2L4411Q & !FE2L7211Q;


--FE2_old_equals_new_data is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data
--operation mode is normal

FE2_old_equals_new_data_lut_out = FE2_cmp_data_t0_t1 & FE2L4211Q & !FE2_do_last_count & !FE2L4311Q;
FE2_old_equals_new_data = DFFE(FE2_old_equals_new_data_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1096~38
--operation mode is normal

FE2L212 = FE2L5411Q # FE2L0411Q & (!FE2L8211Q # !FE2_old_equals_new_data);


--FE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1043
--operation mode is normal

FE2L782 = FE2L422 & FE2L529 # !FE2L422 & (FE2_l[4] $ FE2_l[5]);


--FE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1273~4
--operation mode is normal

FE2L132 = FE2_l[5] $ (FE2L922 & !FE2L322 # !FE2L922 & !FE2L677);


--FE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1044
--operation mode is normal

FE2L882 = FE2L682 & (FE2_i1219 & FE2L782 # !FE2_i1219 & !FE2L132);


--FE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1045
--operation mode is normal

FE2L982 = FE2L882 # FE2L582 & (FE2_l[4] $ FE2_l[5]);


--FE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1139
--operation mode is normal

FE2L092 = FE2L1801Q # FE2L2801Q # FE2L3801Q & !FE2_i1216;


--FE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1140
--operation mode is normal

FE2L192 = FE2L092 # FE2L4801Q & (FE2L813 # !FE2L052);


--FE2_m[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[4]
--operation mode is normal

FE2_m[4]_lut_out = FE2_st_mach_init & (FE2L592 # !FE2L0801Q);
FE2_m[4] = DFFE(FE2_m[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_init_k is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|init_k
--operation mode is normal

FE2_init_k_lut_out = FE2_st_mach_init & (FE2L791 & FE2_init_k # !FE2L9311Q);
FE2_init_k = DFFE(FE2_init_k_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1059~489
--operation mode is normal

FE2L561 = FE2L1411Q & !FE2_init_k;


--FE2_k[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[0]
--operation mode is normal

FE2_k[0]_lut_out = FE2_st_mach_init & (FE2L281 # FE2L381 # !FE2L9311Q);
FE2_k[0] = DFFE(FE2_k[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L087 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1083
--operation mode is normal

FE2L087 = FE2_k[0] & FE2_k[1] & FE2_k[2] & FE2_k[3];


--FE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i924~213
--operation mode is normal

FE2L451 = !FE2_flagged_rl_compr[0] & (FE2_k[5] $ (FE2L087 & FE2_k[4]));


--FE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i924~214
--operation mode is normal

FE2L551 = FE2_flagged_rl_compr[0] & FE2_j[3] & FE2_j[4] & FE2_j[2];


--FE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1059~490
--operation mode is normal

FE2L661 = FE2L561 & (FE2L451 # FE2L551) # !FE2L561 & FE2L3411Q & (FE2L451 # FE2L551);


--FE2L761 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~986
--operation mode is normal

FE2L761 = !FE2_flagged_rl_compr[0] & (FE2L3411Q # FE2L1411Q & !FE2_init_k);


--FE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~987
--operation mode is normal

FE2L861 = FE2_k[4] & (FE2L761 & !FE2L087 # !FE2L989) # !FE2_k[4] & FE2L761 & FE2L087;


--FE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~518
--operation mode is normal

FE2L871 = FE2_init_k & FE2L1411Q;


--FE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i822~148
--operation mode is normal

FE2L351 = FE2_j[2] & (FE2_j[3] # !FE2L2001) # !FE2_j[2] & !FE2_j[3] & !FE2L2001;


--FE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~988
--operation mode is normal

FE2L961 = FE2L871 # !FE2L951 & (FE2L351 $ FE2_j[4]);


--FE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~519
--operation mode is normal

FE2L971 = FE2L871 # FE2_k[1] & !FE2L989 # !FE2L9311Q;


--FE2L651 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i928~124
--operation mode is normal

FE2L651 = FE2_flagged_rl_compr[0] & (FE2_j[1] $ (!FE2L2001 & !FE2_j[3]));


--FE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i928~125
--operation mode is normal

FE2L751 = !FE2_flagged_rl_compr[0] & (FE2_k[0] $ FE2_k[1]);


--FE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~520
--operation mode is normal

FE2L081 = FE2L971 # !FE2L951 & (FE2L651 # FE2L751);


--FE2L877 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1073
--operation mode is normal

FE2L877 = FE2_k[0] & FE2_k[1];


--FE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~938
--operation mode is normal

FE2L671 = FE2_k[2] & (FE2L761 & !FE2L877 # !FE2L989) # !FE2_k[2] & FE2L761 & FE2L877;


--FE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~939
--operation mode is normal

FE2L771 = FE2_j[2] $ (FE2L2001 # FE2_j[3] # !FE2_j[1]);


--FE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~911
--operation mode is normal

FE2L071 = FE2_k[3] & (FE2L5411Q # !FE2L499) # !FE2L9311Q;


--FE2L977 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1081
--operation mode is normal

FE2L977 = FE2_k[3] $ (FE2_k[0] & FE2_k[1] & FE2_k[2]);


--FE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~912
--operation mode is normal

FE2L171 = FE2L977 & (FE2L1411Q # FE2L3411Q) # !FE2L977 & FE2L1411Q & FE2_init_k;


--FE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~913
--operation mode is normal

FE2L271 = FE2L471 # FE2L071 # FE2L171 & !FE2_flagged_rl_compr[0];


--FE1L012 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1094~53
--operation mode is normal

FE1L012 = FE1L0411Q # FE1L5411Q;


--FE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1094~54
--operation mode is normal

FE1L112 = FE1L4411Q # FE1L2411Q # FE1L3411Q # !FE1L9311Q;


--FE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1478~23
--operation mode is normal

FE1L013 = FE1L3801Q & (FE1L7311Q # FE1L4801Q & FE1L6311Q) # !FE1L3801Q & FE1L4801Q & FE1L6311Q;


--FE1L0201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7879
--operation mode is normal

FE1L0201 = FE1_data_t0[3] # FE1_data_t0[1] # FE1_data_t0[0] # FE1_data_t0[9];


--FE1L1201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7880
--operation mode is normal

FE1L1201 = FE1_data_t0[7] # FE1_data_t0[5] # FE1_data_t0[4] # FE1_data_t0[2];


--FE1L2201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7881
--operation mode is normal

FE1L2201 = FE1_data_t0[8] # FE1_data_t0[6];


--FE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1097~31
--operation mode is normal

FE1L312 = FE1L4411Q & !FE1L7211Q;


--FE1_old_equals_new_data is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data
--operation mode is normal

FE1_old_equals_new_data_lut_out = FE1_cmp_data_t0_t1 & FE1L4211Q & !FE1_do_last_count & !FE1L4311Q;
FE1_old_equals_new_data = DFFE(FE1_old_equals_new_data_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1096~38
--operation mode is normal

FE1L212 = FE1L5411Q # FE1L0411Q & (!FE1L8211Q # !FE1_old_equals_new_data);


--FE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1043
--operation mode is normal

FE1L682 = FE1L422 & FE1L429 # !FE1L422 & (FE1_l[4] $ FE1_l[5]);


--FE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1273~4
--operation mode is normal

FE1L032 = FE1_l[5] $ (FE1L822 & !FE1L322 # !FE1L822 & !FE1L577);


--FE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1044
--operation mode is normal

FE1L782 = FE1L582 & (FE1_i1219 & FE1L682 # !FE1_i1219 & !FE1L032);


--FE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1045
--operation mode is normal

FE1L882 = FE1L782 # FE1L482 & (FE1_l[4] $ FE1_l[5]);


--FE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1146
--operation mode is normal

FE1L982 = FE1L1801Q # FE1L2801Q # FE1L3801Q & !FE1_i1216;


--FE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1147
--operation mode is normal

FE1L092 = FE1L982 # FE1L4801Q & (FE1L713 # !FE1L942);


--FE1_m[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[4]
--operation mode is normal

FE1_m[4]_lut_out = FE1_st_mach_init & (FE1L492 # !FE1L0801Q);
FE1_m[4] = DFFE(FE1_m[4]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_init_k is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|init_k
--operation mode is normal

FE1_init_k_lut_out = FE1_st_mach_init & (FE1L791 & FE1_init_k # !FE1L9311Q);
FE1_init_k = DFFE(FE1_init_k_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1059~534
--operation mode is normal

FE1L561 = FE1L1411Q & !FE1_init_k;


--FE1_k[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[0]
--operation mode is normal

FE1_k[0]_lut_out = FE1_st_mach_init & (FE1L281 # FE1L381 # !FE1L9311Q);
FE1_k[0] = DFFE(FE1_k[0]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L977 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1091
--operation mode is normal

FE1L977 = FE1_k[0] & FE1_k[1] & FE1_k[2] & FE1_k[3];


--FE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i924~213
--operation mode is normal

FE1L451 = !FE1_flagged_rl_compr[0] & (FE1_k[5] $ (FE1L977 & FE1_k[4]));


--FE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i924~214
--operation mode is normal

FE1L551 = FE1_flagged_rl_compr[0] & FE1_j[3] & FE1_j[4] & FE1_j[2];


--FE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1059~535
--operation mode is normal

FE1L661 = FE1L561 & (FE1L451 # FE1L551) # !FE1L561 & FE1L3411Q & (FE1L451 # FE1L551);


--FE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1001
--operation mode is normal

FE1L761 = !FE1_flagged_rl_compr[0] & (FE1L3411Q # FE1L1411Q & !FE1_init_k);


--FE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1002
--operation mode is normal

FE1L861 = FE1_k[4] & (FE1L761 & !FE1L977 # !FE1L199) # !FE1_k[4] & FE1L761 & FE1L977;


--FE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~528
--operation mode is normal

FE1L871 = FE1_init_k & FE1L1411Q;


--FE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i822~148
--operation mode is normal

FE1L351 = FE1_j[2] & (FE1_j[3] # !FE1L4001) # !FE1_j[2] & !FE1_j[3] & !FE1L4001;


--FE1L961 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1003
--operation mode is normal

FE1L961 = FE1L871 # !FE1L951 & (FE1L351 $ FE1_j[4]);


--FE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~529
--operation mode is normal

FE1L971 = FE1L871 # FE1_k[1] & !FE1L199 # !FE1L9311Q;


--FE1L651 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i928~124
--operation mode is normal

FE1L651 = FE1_flagged_rl_compr[0] & (FE1_j[1] $ (!FE1L4001 & !FE1_j[3]));


--FE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i928~125
--operation mode is normal

FE1L751 = !FE1_flagged_rl_compr[0] & (FE1_k[0] $ FE1_k[1]);


--FE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~530
--operation mode is normal

FE1L081 = FE1L971 # !FE1L951 & (FE1L651 # FE1L751);


--FE1L777 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1081
--operation mode is normal

FE1L777 = FE1_k[0] & FE1_k[1];


--FE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~948
--operation mode is normal

FE1L671 = FE1_k[2] & (FE1L761 & !FE1L777 # !FE1L199) # !FE1_k[2] & FE1L761 & FE1L777;


--FE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~949
--operation mode is normal

FE1L771 = FE1_j[2] $ (FE1L4001 # FE1_j[3] # !FE1_j[1]);


--FE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~921
--operation mode is normal

FE1L071 = FE1_k[3] & (FE1L5411Q # !FE1L699) # !FE1L9311Q;


--FE1L877 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1089
--operation mode is normal

FE1L877 = FE1_k[3] $ (FE1_k[0] & FE1_k[1] & FE1_k[2]);


--FE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~922
--operation mode is normal

FE1L171 = FE1L877 & (FE1L1411Q # FE1L3411Q) # !FE1L877 & FE1L1411Q & FE1_init_k;


--FE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~923
--operation mode is normal

FE1L271 = FE1L471 # FE1L071 # FE1L171 & !FE1_flagged_rl_compr[0];


--FE1L567 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~961
--operation mode is normal

FE1L567 = FE1_atwd_ch_count[0] & FE1_atwd_ch_count[1] & FE1_atwd_ch_done & !FE1_atwd_ch_done_dly;


--FE1L467 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~958
--operation mode is normal

FE1L467 = FE1_atwd_ch_count[0] & FE1_atwd_ch_done & !FE1_atwd_ch_done_dly;


--FE2L667 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~953
--operation mode is normal

FE2L667 = FE2_atwd_ch_count[0] & FE2_atwd_ch_count[1] & FE2_atwd_ch_done & !FE2_atwd_ch_done_dly;


--FE2L567 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~950
--operation mode is normal

FE2L567 = FE2_atwd_ch_count[0] & FE2_atwd_ch_done & !FE2_atwd_ch_done_dly;


--EE1_charge_stamp_generator_state is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|charge_stamp_generator_state
--operation mode is normal

EE1_charge_stamp_generator_state_lut_out = AE1L1Q;
EE1_charge_stamp_generator_state = DFFE(EE1_charge_stamp_generator_state_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_postpeak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[9]
--operation mode is normal

EE1_fadc_postpeak0[9]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L01Q # !EE1L67 & EE1_fadc_postpeak0[9]);
EE1_fadc_postpeak0[9] = DFFE(EE1_fadc_postpeak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_postpeak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[8]
--operation mode is normal

EE1_fadc_postpeak0[8]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L9Q # !EE1L67 & EE1_fadc_postpeak0[8]);
EE1_fadc_postpeak0[8] = DFFE(EE1_fadc_postpeak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_peak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[9]
--operation mode is normal

EE1_fadc_peak0[9]_lut_out = EE1_charge_stamp_generator_state & QD1L01Q;
EE1_fadc_peak0[9] = DFFE(EE1_fadc_peak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~142
--operation mode is normal

EE1L501 = !Q72_sload_path[5] & !Q72_sload_path[6] & !Q72_sload_path[7];


--EE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~118
--operation mode is normal

EE1L87 = !Q72_sload_path[2] & !Q72_sload_path[3];


--EE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~119
--operation mode is normal

EE1L97 = EE1L87 & Q72_sload_path[0] & Q72_sload_path[4] & !Q72_sload_path[1];


--EE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~120
--operation mode is normal

EE1L08 = EE1_charge_stamp_generator_state & EE1L501 & EE1L97 # !EE1_charge_stamp_generator_state & AE1L1Q;


--EE1_fadc_peak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[8]
--operation mode is normal

EE1_fadc_peak0[8]_lut_out = EE1_charge_stamp_generator_state & QD1L9Q;
EE1_fadc_peak0[8] = DFFE(EE1_fadc_peak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_peak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[7]
--operation mode is normal

EE1_fadc_peak0[7]_lut_out = EE1_charge_stamp_generator_state & QD1L8Q;
EE1_fadc_peak0[7] = DFFE(EE1_fadc_peak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[1]
--operation mode is normal

EE1_fadc_postpeak0[1]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L2Q # !EE1L67 & EE1_fadc_postpeak0[1]);
EE1_fadc_postpeak0[1] = DFFE(EE1_fadc_postpeak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_postpeak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[0]
--operation mode is normal

EE1_fadc_postpeak0[0]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L1Q # !EE1L67 & EE1_fadc_postpeak0[0]);
EE1_fadc_postpeak0[0] = DFFE(EE1_fadc_postpeak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_prepeak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[7]
--operation mode is normal

EE1_fadc_prepeak0[7]_lut_out = EE1_fadc_prev[7] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[7] = DFFE(EE1_fadc_prepeak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[6]
--operation mode is normal

EE1_fadc_prepeak0[6]_lut_out = EE1_fadc_prev[6] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[6] = DFFE(EE1_fadc_prepeak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--FE1_data_supr0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7]
--operation mode is normal

FE1_data_supr0[7]_lut_out = FE1L121 # FE1L8211Q & (FE1L221 # FE1L421);
FE1_data_supr0[7] = DFFE(FE1_data_supr0[7]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L83 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99
--operation mode is normal

FE1L83 = !FE1L7211Q & !FE1L6211Q;


--FE1L93 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100
--operation mode is normal

FE1L93 = !L1L4Q & (FE1L8211Q # !FE1L4211Q # !FE1L83);


--FE1_data_supr0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6]
--operation mode is normal

FE1_data_supr0[6]_lut_out = FE1L521 # FE1L8211Q & (FE1L621 # FE1L821);
FE1_data_supr0[6] = DFFE(FE1_data_supr0[6]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8]
--operation mode is normal

FE1_data_supr0[8]_lut_out = FE1L711 # FE1L8211Q & (FE1L811 # FE1L021);
FE1_data_supr0[8] = DFFE(FE1_data_supr0[8]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3]
--operation mode is normal

FE1_data_supr0[3]_lut_out = FE1L731 # FE1L8211Q & (FE1L831 # FE1L041);
FE1_data_supr0[3] = DFFE(FE1_data_supr0[3]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2]
--operation mode is normal

FE1_data_supr0[2]_lut_out = FE1L141 # FE1L8211Q & (FE1L241 # FE1L441);
FE1_data_supr0[2] = DFFE(FE1_data_supr0[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0]
--operation mode is normal

FE1_data_supr0[0]_lut_out = FE1L941 # FE1L8211Q & (FE1L051 # FE1L251);
FE1_data_supr0[0] = DFFE(FE1_data_supr0[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1]
--operation mode is normal

FE1_data_supr0[1]_lut_out = FE1L541 # FE1L8211Q & (FE1L641 # FE1L841);
FE1_data_supr0[1] = DFFE(FE1_data_supr0[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1L3201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7882
--operation mode is normal

FE1L3201 = !FE1_same_value_count[9] # !FE1_same_value_count[0] # !FE1_same_value_count[1] # !FE1_same_value_count[3];


--FE1L4201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7883
--operation mode is normal

FE1L4201 = !FE1_same_value_count[2] # !FE1_same_value_count[4] # !FE1_same_value_count[5] # !FE1_same_value_count[7];


--FE1L5201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7884
--operation mode is normal

FE1L5201 = !FE1_same_value_count[6] # !FE1_same_value_count[8];


--FE1_data_supr0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5]
--operation mode is normal

FE1_data_supr0[5]_lut_out = FE1L921 # FE1L8211Q & (FE1L031 # FE1L231);
FE1_data_supr0[5] = DFFE(FE1_data_supr0[5]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4]
--operation mode is normal

FE1_data_supr0[4]_lut_out = FE1L331 # FE1L8211Q & (FE1L431 # FE1L631);
FE1_data_supr0[4] = DFFE(FE1_data_supr0[4]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE1_data_supr0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9]
--operation mode is normal

FE1_data_supr0[9]_lut_out = FE1L311 # FE1L8211Q & (FE1L411 # FE1L611);
FE1_data_supr0[9] = DFFE(FE1_data_supr0[9]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--EE2_charge_stamp_generator_state is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|charge_stamp_generator_state
--operation mode is normal

EE2_charge_stamp_generator_state_lut_out = AE2L1Q;
EE2_charge_stamp_generator_state = DFFE(EE2_charge_stamp_generator_state_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_postpeak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[9]
--operation mode is normal

EE2_fadc_postpeak0[9]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L01Q # !EE2L67 & EE2_fadc_postpeak0[9]);
EE2_fadc_postpeak0[9] = DFFE(EE2_fadc_postpeak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_postpeak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[8]
--operation mode is normal

EE2_fadc_postpeak0[8]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L9Q # !EE2L67 & EE2_fadc_postpeak0[8]);
EE2_fadc_postpeak0[8] = DFFE(EE2_fadc_postpeak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_peak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[9]
--operation mode is normal

EE2_fadc_peak0[9]_lut_out = EE2_charge_stamp_generator_state & QD1L01Q;
EE2_fadc_peak0[9] = DFFE(EE2_fadc_peak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~142
--operation mode is normal

EE2L501 = !Q33_sload_path[5] & !Q33_sload_path[6] & !Q33_sload_path[7];


--EE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~118
--operation mode is normal

EE2L87 = !Q33_sload_path[2] & !Q33_sload_path[3];


--EE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~119
--operation mode is normal

EE2L97 = EE2L87 & Q33_sload_path[0] & Q33_sload_path[4] & !Q33_sload_path[1];


--EE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~120
--operation mode is normal

EE2L08 = EE2_charge_stamp_generator_state & EE2L501 & EE2L97 # !EE2_charge_stamp_generator_state & AE2L1Q;


--EE2_fadc_peak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[8]
--operation mode is normal

EE2_fadc_peak0[8]_lut_out = EE2_charge_stamp_generator_state & QD1L9Q;
EE2_fadc_peak0[8] = DFFE(EE2_fadc_peak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_peak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[7]
--operation mode is normal

EE2_fadc_peak0[7]_lut_out = EE2_charge_stamp_generator_state & QD1L8Q;
EE2_fadc_peak0[7] = DFFE(EE2_fadc_peak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[1]
--operation mode is normal

EE2_fadc_postpeak0[1]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L2Q # !EE2L67 & EE2_fadc_postpeak0[1]);
EE2_fadc_postpeak0[1] = DFFE(EE2_fadc_postpeak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_postpeak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[0]
--operation mode is normal

EE2_fadc_postpeak0[0]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L1Q # !EE2L67 & EE2_fadc_postpeak0[0]);
EE2_fadc_postpeak0[0] = DFFE(EE2_fadc_postpeak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_prepeak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[7]
--operation mode is normal

EE2_fadc_prepeak0[7]_lut_out = EE2_fadc_prev[7] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[7] = DFFE(EE2_fadc_prepeak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[6]
--operation mode is normal

EE2_fadc_prepeak0[6]_lut_out = EE2_fadc_prev[6] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[6] = DFFE(EE2_fadc_prepeak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--FE2_data_supr0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7]
--operation mode is normal

FE2_data_supr0[7]_lut_out = FE2L121 # FE2L8211Q & (FE2L221 # FE2L421);
FE2_data_supr0[7] = DFFE(FE2_data_supr0[7]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L83 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99
--operation mode is normal

FE2L83 = !FE2L7211Q & !FE2L6211Q;


--FE2L93 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100
--operation mode is normal

FE2L93 = !L1L4Q & (FE2L8211Q # !FE2L4211Q # !FE2L83);


--FE2_data_supr0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6]
--operation mode is normal

FE2_data_supr0[6]_lut_out = FE2L521 # FE2L8211Q & (FE2L621 # FE2L821);
FE2_data_supr0[6] = DFFE(FE2_data_supr0[6]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8]
--operation mode is normal

FE2_data_supr0[8]_lut_out = FE2L711 # FE2L8211Q & (FE2L811 # FE2L021);
FE2_data_supr0[8] = DFFE(FE2_data_supr0[8]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3]
--operation mode is normal

FE2_data_supr0[3]_lut_out = FE2L731 # FE2L8211Q & (FE2L831 # FE2L041);
FE2_data_supr0[3] = DFFE(FE2_data_supr0[3]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2]
--operation mode is normal

FE2_data_supr0[2]_lut_out = FE2L141 # FE2L8211Q & (FE2L241 # FE2L441);
FE2_data_supr0[2] = DFFE(FE2_data_supr0[2]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0]
--operation mode is normal

FE2_data_supr0[0]_lut_out = FE2L941 # FE2L8211Q & (FE2L051 # FE2L251);
FE2_data_supr0[0] = DFFE(FE2_data_supr0[0]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1]
--operation mode is normal

FE2_data_supr0[1]_lut_out = FE2L541 # FE2L8211Q & (FE2L641 # FE2L841);
FE2_data_supr0[1] = DFFE(FE2_data_supr0[1]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2L2201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7908
--operation mode is normal

FE2L2201 = !FE2_same_value_count[9] # !FE2_same_value_count[0] # !FE2_same_value_count[1] # !FE2_same_value_count[3];


--FE2L3201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7909
--operation mode is normal

FE2L3201 = !FE2_same_value_count[2] # !FE2_same_value_count[4] # !FE2_same_value_count[5] # !FE2_same_value_count[7];


--FE2L4201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7910
--operation mode is normal

FE2L4201 = !FE2_same_value_count[6] # !FE2_same_value_count[8];


--FE2_data_supr0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5]
--operation mode is normal

FE2_data_supr0[5]_lut_out = FE2L921 # FE2L8211Q & (FE2L031 # FE2L231);
FE2_data_supr0[5] = DFFE(FE2_data_supr0[5]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4]
--operation mode is normal

FE2_data_supr0[4]_lut_out = FE2L331 # FE2L8211Q & (FE2L431 # FE2L631);
FE2_data_supr0[4] = DFFE(FE2_data_supr0[4]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--FE2_data_supr0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9]
--operation mode is normal

FE2_data_supr0[9]_lut_out = FE2L311 # FE2L8211Q & (FE2L411 # FE2L611);
FE2_data_supr0[9] = DFFE(FE2_data_supr0[9]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , );


--EE1_fadc_peak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[1]
--operation mode is normal

EE1_fadc_peak0[1]_lut_out = EE1_charge_stamp_generator_state & QD1L2Q;
EE1_fadc_peak0[1] = DFFE(EE1_fadc_peak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_peak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[0]
--operation mode is normal

EE1_fadc_peak0[0]_lut_out = EE1_charge_stamp_generator_state & QD1L1Q;
EE1_fadc_peak0[0] = DFFE(EE1_fadc_peak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[8]
--operation mode is normal

EE1_fadc_prepeak0[8]_lut_out = EE1_fadc_prev[8] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[8] = DFFE(EE1_fadc_prepeak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--WD1_header_1.chargestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[1]
--operation mode is normal

WD1_header_1.chargestamp[1]_lut_out = EE1_fadc_postpeak[1];
WD1_header_1.chargestamp[1] = DFFE(WD1_header_1.chargestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[1]
--operation mode is normal

WD1_header_0.chargestamp[1]_lut_out = EE1_fadc_postpeak[1];
WD1_header_0.chargestamp[1] = DFFE(WD1_header_0.chargestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--EE2_fadc_peak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[1]
--operation mode is normal

EE2_fadc_peak0[1]_lut_out = EE2_charge_stamp_generator_state & QD1L2Q;
EE2_fadc_peak0[1] = DFFE(EE2_fadc_peak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_peak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[0]
--operation mode is normal

EE2_fadc_peak0[0]_lut_out = EE2_charge_stamp_generator_state & QD1L1Q;
EE2_fadc_peak0[0] = DFFE(EE2_fadc_peak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[8]
--operation mode is normal

EE2_fadc_prepeak0[8]_lut_out = EE2_fadc_prev[8] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[8] = DFFE(EE2_fadc_prepeak0[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--WD2_header_1.chargestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[1]
--operation mode is normal

WD2_header_1.chargestamp[1]_lut_out = EE2_fadc_postpeak[1];
WD2_header_1.chargestamp[1] = DFFE(WD2_header_1.chargestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[1]
--operation mode is normal

WD2_header_0.chargestamp[1]_lut_out = EE2_fadc_postpeak[1];
WD2_header_0.chargestamp[1] = DFFE(WD2_header_0.chargestamp[1]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--EE1_fadc_peak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[2]
--operation mode is normal

EE1_fadc_peak0[2]_lut_out = EE1_charge_stamp_generator_state & QD1L3Q;
EE1_fadc_peak0[2] = DFFE(EE1_fadc_peak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[1]
--operation mode is normal

EE1_fadc_prepeak0[1]_lut_out = EE1_fadc_prev[1] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[1] = DFFE(EE1_fadc_prepeak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[0]
--operation mode is normal

EE1_fadc_prepeak0[0]_lut_out = EE1_fadc_prev[0] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[0] = DFFE(EE1_fadc_prepeak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[3]
--operation mode is normal

EE1_fadc_postpeak0[3]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L4Q # !EE1L67 & EE1_fadc_postpeak0[3]);
EE1_fadc_postpeak0[3] = DFFE(EE1_fadc_postpeak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_postpeak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[2]
--operation mode is normal

EE1_fadc_postpeak0[2]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L3Q # !EE1L67 & EE1_fadc_postpeak0[2]);
EE1_fadc_postpeak0[2] = DFFE(EE1_fadc_postpeak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_prepeak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[9]
--operation mode is normal

EE1_fadc_prepeak0[9]_lut_out = EE1_fadc_prev[9] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[9] = DFFE(EE1_fadc_prepeak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE2_fadc_peak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[2]
--operation mode is normal

EE2_fadc_peak0[2]_lut_out = EE2_charge_stamp_generator_state & QD1L3Q;
EE2_fadc_peak0[2] = DFFE(EE2_fadc_peak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[1]
--operation mode is normal

EE2_fadc_prepeak0[1]_lut_out = EE2_fadc_prev[1] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[1] = DFFE(EE2_fadc_prepeak0[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[0]
--operation mode is normal

EE2_fadc_prepeak0[0]_lut_out = EE2_fadc_prev[0] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[0] = DFFE(EE2_fadc_prepeak0[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[3]
--operation mode is normal

EE2_fadc_postpeak0[3]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L4Q # !EE2L67 & EE2_fadc_postpeak0[3]);
EE2_fadc_postpeak0[3] = DFFE(EE2_fadc_postpeak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_postpeak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[2]
--operation mode is normal

EE2_fadc_postpeak0[2]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L3Q # !EE2L67 & EE2_fadc_postpeak0[2]);
EE2_fadc_postpeak0[2] = DFFE(EE2_fadc_postpeak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2_fadc_prepeak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[9]
--operation mode is normal

EE2_fadc_prepeak0[9]_lut_out = EE2_fadc_prev[9] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[9] = DFFE(EE2_fadc_prepeak0[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE1_fadc_prepeak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[2]
--operation mode is normal

EE1_fadc_prepeak0[2]_lut_out = EE1_fadc_prev[2] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[2] = DFFE(EE1_fadc_prepeak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~122
--operation mode is normal

EE1L18 = AE1L1Q & !EE1_charge_stamp_generator_state;


--EE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~123
--operation mode is normal

EE1L28 = EE1_charge_stamp_generator_state & !Q72_sload_path[5] & !Q72_sload_path[6] & !Q72_sload_path[7];


--EE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i367~39
--operation mode is normal

EE1L38 = EE1L18 # EE1L401 & EE1L28 & !Q72_sload_path[4];


--EE1_fadc_peak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[3]
--operation mode is normal

EE1_fadc_peak0[3]_lut_out = EE1_charge_stamp_generator_state & QD1L4Q;
EE1_fadc_peak0[3] = DFFE(EE1_fadc_peak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--WD1_header_1.chargestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[3]
--operation mode is normal

WD1_header_1.chargestamp[3]_lut_out = EE1_fadc_postpeak[3];
WD1_header_1.chargestamp[3] = DFFE(WD1_header_1.chargestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[3]
--operation mode is normal

WD1_header_0.chargestamp[3]_lut_out = EE1_fadc_postpeak[3];
WD1_header_0.chargestamp[3] = DFFE(WD1_header_0.chargestamp[3]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--EE2_fadc_peak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[3]
--operation mode is normal

EE2_fadc_peak0[3]_lut_out = EE2_charge_stamp_generator_state & QD1L4Q;
EE2_fadc_peak0[3] = DFFE(EE2_fadc_peak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[2]
--operation mode is normal

EE2_fadc_prepeak0[2]_lut_out = EE2_fadc_prev[2] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[2] = DFFE(EE2_fadc_prepeak0[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[4]
--operation mode is normal

EE2_fadc_postpeak0[4]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L5Q # !EE2L67 & EE2_fadc_postpeak0[4]);
EE2_fadc_postpeak0[4] = DFFE(EE2_fadc_postpeak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~122
--operation mode is normal

EE2L18 = AE2L1Q & !EE2_charge_stamp_generator_state;


--EE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~123
--operation mode is normal

EE2L28 = EE2_charge_stamp_generator_state & !Q33_sload_path[5] & !Q33_sload_path[6] & !Q33_sload_path[7];


--EE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i367~39
--operation mode is normal

EE2L38 = EE2L18 # EE2L401 & EE2L28 & !Q33_sload_path[4];


--EE1_fadc_peak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[4]
--operation mode is normal

EE1_fadc_peak0[4]_lut_out = EE1_charge_stamp_generator_state & QD1L5Q;
EE1_fadc_peak0[4] = DFFE(EE1_fadc_peak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[3]
--operation mode is normal

EE1_fadc_prepeak0[3]_lut_out = EE1_fadc_prev[3] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[3] = DFFE(EE1_fadc_prepeak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[5]
--operation mode is normal

EE1_fadc_postpeak0[5]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L6Q # !EE1L67 & EE1_fadc_postpeak0[5]);
EE1_fadc_postpeak0[5] = DFFE(EE1_fadc_postpeak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1_fadc_postpeak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[4]
--operation mode is normal

EE1_fadc_postpeak0[4]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L5Q # !EE1L67 & EE1_fadc_postpeak0[4]);
EE1_fadc_postpeak0[4] = DFFE(EE1_fadc_postpeak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE2_fadc_peak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[4]
--operation mode is normal

EE2_fadc_peak0[4]_lut_out = EE2_charge_stamp_generator_state & QD1L5Q;
EE2_fadc_peak0[4] = DFFE(EE2_fadc_peak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[3]
--operation mode is normal

EE2_fadc_prepeak0[3]_lut_out = EE2_fadc_prev[3] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[3] = DFFE(EE2_fadc_prepeak0[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[5]
--operation mode is normal

EE2_fadc_postpeak0[5]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L6Q # !EE2L67 & EE2_fadc_postpeak0[5]);
EE2_fadc_postpeak0[5] = DFFE(EE2_fadc_postpeak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE1_fadc_peak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[5]
--operation mode is normal

EE1_fadc_peak0[5]_lut_out = EE1_charge_stamp_generator_state & QD1L6Q;
EE1_fadc_peak0[5] = DFFE(EE1_fadc_peak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[4]
--operation mode is normal

EE1_fadc_prepeak0[4]_lut_out = EE1_fadc_prev[4] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[4] = DFFE(EE1_fadc_prepeak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_postpeak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[6]
--operation mode is normal

EE1_fadc_postpeak0[6]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L7Q # !EE1L67 & EE1_fadc_postpeak0[6]);
EE1_fadc_postpeak0[6] = DFFE(EE1_fadc_postpeak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE2_fadc_peak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[5]
--operation mode is normal

EE2_fadc_peak0[5]_lut_out = EE2_charge_stamp_generator_state & QD1L6Q;
EE2_fadc_peak0[5] = DFFE(EE2_fadc_peak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[4]
--operation mode is normal

EE2_fadc_prepeak0[4]_lut_out = EE2_fadc_prev[4] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[4] = DFFE(EE2_fadc_prepeak0[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_postpeak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[6]
--operation mode is normal

EE2_fadc_postpeak0[6]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L7Q # !EE2L67 & EE2_fadc_postpeak0[6]);
EE2_fadc_postpeak0[6] = DFFE(EE2_fadc_postpeak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE1_fadc_peak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[6]
--operation mode is normal

EE1_fadc_peak0[6]_lut_out = EE1_charge_stamp_generator_state & QD1L7Q;
EE1_fadc_peak0[6] = DFFE(EE1_fadc_peak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--EE1_fadc_prepeak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[5]
--operation mode is normal

EE1_fadc_prepeak0[5]_lut_out = EE1_fadc_prev[5] & EE1_charge_stamp_generator_state;
EE1_fadc_prepeak0[5] = DFFE(EE1_fadc_prepeak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L38);


--WD1_header_1.chargestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[6]
--operation mode is normal

WD1_header_1.chargestamp[6]_lut_out = EE1_fadc_postpeak[6];
WD1_header_1.chargestamp[6] = DFFE(WD1_header_1.chargestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[6]
--operation mode is normal

WD1_header_0.chargestamp[6]_lut_out = EE1_fadc_postpeak[6];
WD1_header_0.chargestamp[6] = DFFE(WD1_header_0.chargestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--EE2_fadc_peak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[6]
--operation mode is normal

EE2_fadc_peak0[6]_lut_out = EE2_charge_stamp_generator_state & QD1L7Q;
EE2_fadc_peak0[6] = DFFE(EE2_fadc_peak0[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--EE2_fadc_prepeak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[5]
--operation mode is normal

EE2_fadc_prepeak0[5]_lut_out = EE2_fadc_prev[5] & EE2_charge_stamp_generator_state;
EE2_fadc_prepeak0[5] = DFFE(EE2_fadc_prepeak0[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L38);


--WD2_header_1.chargestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[6]
--operation mode is normal

WD2_header_1.chargestamp[6]_lut_out = EE2_fadc_postpeak[6];
WD2_header_1.chargestamp[6] = DFFE(WD2_header_1.chargestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[6]
--operation mode is normal

WD2_header_0.chargestamp[6]_lut_out = EE2_fadc_postpeak[6];
WD2_header_0.chargestamp[6] = DFFE(WD2_header_0.chargestamp[6]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--WD1_header_1.chargestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[31]
--operation mode is normal

WD1_header_1.chargestamp[31]_lut_out = EE1_peak_range;
WD1_header_1.chargestamp[31] = DFFE(WD1_header_1.chargestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[31]
--operation mode is normal

WD1_header_0.chargestamp[31]_lut_out = EE1_peak_range;
WD1_header_0.chargestamp[31] = DFFE(WD1_header_0.chargestamp[31]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--FE1L316 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1042
--operation mode is normal

FE1L316 = FE1L957 & FE1_ring_data[9] & !FE1L067 # !FE1L957 & FE1_ring_data[7];


--FE1L416 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1043
--operation mode is normal

FE1L416 = FE1L156 & (FE1L869 & FE1_h_compr_data[7] # !FE1L869 & FE1_ring_data[15]);


--FE1L516 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1044
--operation mode is normal

FE1L516 = FE1L167 & FE1_ring_data[13] & !FE1L267 # !FE1L167 & FE1_ring_data[11];


--FE1L616 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1046
--operation mode is normal

FE1L616 = (FE1L316 # FE1L056 & (FE1L416 # FE1L516)) & CASCADE(FE1L556);


--WD2_header_1.chargestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[7]
--operation mode is normal

WD2_header_1.chargestamp[7]_lut_out = EE2_fadc_postpeak[7];
WD2_header_1.chargestamp[7] = DFFE(WD2_header_1.chargestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L511);


--WD2_header_0.chargestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[7]
--operation mode is normal

WD2_header_0.chargestamp[7]_lut_out = EE2_fadc_postpeak[7];
WD2_header_0.chargestamp[7] = DFFE(WD2_header_0.chargestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD2L2);


--FE2L316 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1042
--operation mode is normal

FE2L316 = FE2L067 & FE2_ring_data[9] & !FE2L167 # !FE2L067 & FE2_ring_data[7];


--FE2L416 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1043
--operation mode is normal

FE2L416 = FE2L156 & (FE2L969 & FE2_h_compr_data[7] # !FE2L969 & FE2_ring_data[15]);


--FE2L516 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1044
--operation mode is normal

FE2L516 = FE2L267 & FE2_ring_data[13] & !FE2L367 # !FE2L267 & FE2_ring_data[11];


--FE2L616 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1046
--operation mode is normal

FE2L616 = (FE2L316 # FE2L056 & (FE2L416 # FE2L516)) & CASCADE(FE2L556);


--GB1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2]
--operation mode is normal

GB1_srg[2]_lut_out = GB1L42 # GB1L24Q & RB1_dffs[2];
GB1_srg[2] = DFFE(GB1_srg[2]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721
--operation mode is normal

GB1L32 = GB1_srg[2] & (GB1L34Q # GB1_srg[3] & !GB1L14Q) # !GB1_srg[2] & GB1_srg[3] & !GB1L14Q;


--RB3_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

RB3_dffs[5]_lut_out = M1_COMM_ctrl_local.id[5] & (RB3_dffs[6] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[5] & RB3_dffs[6] & !WC1_ID_LOAD;
RB3_dffs[5] = DFFE(RB3_dffs[5]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--BC2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5]
--operation mode is normal

BC2_SRG[5]_lut_out = WC1_STF # RC1_crc32_en & BC2_i8 # !RC1_crc32_en & BC2_SRG[5];
BC2_SRG[5] = DFFE(BC2_SRG[5]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29]
--operation mode is normal

BC2_SRG[29]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[28] # !RC1_crc32_en & BC2_SRG[29];
BC2_SRG[29] = DFFE(BC2_SRG[29]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~848
--operation mode is normal

RC1L22 = RC1L45Q & (WC1L79Q & DD08L2 # !WC1L79Q & DD97L2);


--RC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87
--operation mode is normal

RC1L11 = RC1_srg[7] & !RC1L35Q;


--RC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6]
--operation mode is normal

RC1_srg[6]_lut_out = RC1L42 # RC1L12 & RC1L45Q;
RC1_srg[6] = DFFE(RC1_srg[6]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]~7
--operation mode is normal

RC1L54 = !WC1_STF & !S1_CLR_BUF;


--BC2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21]
--operation mode is normal

BC2_SRG[21]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[20] # !RC1_crc32_en & BC2_SRG[21];
BC2_SRG[21] = DFFE(BC2_SRG[21]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15
--operation mode is normal

BC2_i15 = BC2_SRG[21] $ BC2_SRG[31];


--BC2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13]
--operation mode is normal

BC2_SRG[13]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[12] # !RC1_crc32_en & BC2_SRG[13];
BC2_SRG[13] = DFFE(BC2_SRG[13]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11
--operation mode is normal

BC2_i11 = BC2_SRG[31] $ BC2_SRG[9];


--BC2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6
--operation mode is normal

BC2_i6 = BC2_SRG[31] $ BC2_SRG[1];


--BC2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17
--operation mode is normal

BC2_i17 = BC2_SRG[31] $ BC2_SRG[25];


--RB2_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

RB2_dffs[5]_lut_out = Q44_sload_path[5] & (RB2_dffs[6] # V1L91Q) # !Q44_sload_path[5] & RB2_dffs[6] & !V1L91Q;
RB2_dffs[5] = DFFE(RB2_dffs[5]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

RB5_dffs[5]_lut_out = Q44_sload_path[5] & (RB5_dffs[6] # DC1L9Q) # !Q44_sload_path[5] & RB5_dffs[6] & !DC1L9Q;
RB5_dffs[5] = DFFE(RB5_dffs[5]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--BC2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11]
--operation mode is normal

BC2_SRG[11]_lut_out = WC1_STF # RC1_crc32_en & BC2_i12 # !RC1_crc32_en & BC2_SRG[11];
BC2_SRG[11] = DFFE(BC2_SRG[11]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3]
--operation mode is normal

BC2_SRG[3]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[2] # !RC1_crc32_en & BC2_SRG[3];
BC2_SRG[3] = DFFE(BC2_SRG[3]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD04L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD04L1 = WC1L97Q # WC1L27Q & BC2_SRG[11] # !WC1L27Q & BC2_SRG[3];


--BC2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27]
--operation mode is normal

BC2_SRG[27]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[26] # !RC1_crc32_en & BC2_SRG[27];
BC2_SRG[27] = DFFE(BC2_SRG[27]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19]
--operation mode is normal

BC2_SRG[19]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[18] # !RC1_crc32_en & BC2_SRG[19];
BC2_SRG[19] = DFFE(BC2_SRG[19]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--DD04L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD04L2 = (WC1L27Q & BC2_SRG[27] # !WC1L27Q & BC2_SRG[19] # !WC1L97Q) & CASCADE(DD04L1);


--DD93L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD93L1 = WC1L97Q # WC1L27Q & DF1_portadataout[11] # !WC1L27Q & DF1_portadataout[3];


--DD93L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD93L2 = (WC1L27Q & DF1_portadataout[27] # !WC1L27Q & DF1_portadataout[19] # !WC1L97Q) & CASCADE(DD93L1);


--DD24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

DD24L1 = WC1L27Q # WC1L97Q;


--DD24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

DD24L2 = (WC1L27Q & RB2_dffs[3] # !WC1L27Q & RB5_dffs[3] # !WC1L97Q) & CASCADE(DD24L1);


--DD14L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

DD14L1 = WC1L97Q # S1_SND_ID & !WC1L27Q;


--DD14L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99
--operation mode is normal

DD14L2 = (WC1L27Q & !S1L63 # !WC1L27Q & Q51_pre_out[3] # !WC1L97Q) & CASCADE(DD14L1);


--MC1_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
MC1_q[5]_data_in = COM_AD_D[7];
MC1_q[5]_write_enable = KC1_valid_wreq;
MC1_q[5]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[5]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[5]_clear_0 = !DC1L41Q;
MC1_q[5]_clock_enable_1 = KC1_valid_rreq;
MC1_q[5]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[5]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[5] = MEMORY_SEGMENT(MC1_q[5]_data_in, MC1_q[5]_write_enable, MC1_q[5]_clock_0, MC1_q[5]_clock_1, MC1_q[5]_clear_0, , , MC1_q[5]_clock_enable_1, VCC, MC1_q[5]_write_address, MC1_q[5]_read_address);


--DD26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD26L1 = WC1L97Q # MC1_q[5] & !WC1L27Q;


--DD26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD26L2 = (RB3_dffs[5] & !WC1L27Q # !WC1L97Q) & CASCADE(DD26L1);


--DD16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD16L1 = WC1L49Q # WC1L68Q & DD85L2 # !WC1L68Q & DD75L2;


--DD16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

DD16L2 = (WC1L68Q & DD06L2 # !WC1L68Q & DD95L2 # !WC1L49Q) & CASCADE(DD16L1);


--RC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~850
--operation mode is normal

RC1L32 = DD08L2 & (DD97L2 # WC1L79Q) # !DD08L2 & DD97L2 & !WC1L79Q;


--RB4_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

RB4_dffs[9]_lut_out = !FD1L9Q # !WC1L63Q;
RB4_dffs[9] = DFFE(RB4_dffs[9]_lut_out, GLOBAL(TE1_outclock0), FD1L7Q, , FD1L8Q);


--KB1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4]
--operation mode is normal

KB1_inst10[4]_lut_out = COM_AD_D[6];
KB1_inst10[4] = DFFE(KB1_inst10[4]_lut_out, GLOBAL(TE1_outclock0), , , );


--ME1L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~492
--operation mode is normal

ME1L804 = ME1L633 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~494
--operation mode is normal

ME1L014 = ME1L263 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][3]
--operation mode is normal

ME1_pre_timer_up[3][3]_lut_out = ME1L433 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][3] = DFFE(ME1_pre_timer_up[3][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][3]
--operation mode is normal

ME1_pre_timer_up[1][3]_lut_out = ME1L063 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][3] = DFFE(ME1_pre_timer_up[1][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~495
--operation mode is normal

ME1L114 = ME1L573 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~493
--operation mode is normal

ME1L904 = ME1L943 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][3]
--operation mode is normal

ME1_pre_timer_up[0][3]_lut_out = ME1L373 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][3] = DFFE(ME1_pre_timer_up[0][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][3]
--operation mode is normal

ME1_pre_timer_up[2][3]_lut_out = ME1L743 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][3] = DFFE(ME1_pre_timer_up[2][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~356
--operation mode is normal

ME2L833 = ME2L985 & !ME2L601 & M1_LC_ctrl_local.lc_cable_length_up[0][3] # !ME2L985 & (ME2L601 # M1_LC_ctrl_local.lc_cable_length_up[2][3]);


--ME2L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~357
--operation mode is normal

ME2L933 = ME2L833 & (M1_LC_ctrl_local.lc_cable_length_up[3][3] # !ME2L601) # !ME2L833 & M1_LC_ctrl_local.lc_cable_length_up[1][3] & ME2L601;


--ME2L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~344
--operation mode is normal

ME2L623 = ME2L095 & !ME2L701 & M1_LC_ctrl_local.lc_cable_length_down[0][3] # !ME2L095 & (ME2L701 # M1_LC_ctrl_local.lc_cable_length_down[2][3]);


--ME2L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~345
--operation mode is normal

ME2L723 = ME2L623 & (M1_LC_ctrl_local.lc_cable_length_down[3][3] # !ME2L701) # !ME2L623 & M1_LC_ctrl_local.lc_cable_length_down[1][3] & ME2L701;


--ME1L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~488
--operation mode is normal

ME1L404 = ME1L482 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~490
--operation mode is normal

ME1L604 = ME1L013 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][3]
--operation mode is normal

ME1_pre_timer_down[3][3]_lut_out = ME1L282 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][3] = DFFE(ME1_pre_timer_down[3][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][3]
--operation mode is normal

ME1_pre_timer_down[1][3]_lut_out = ME1L803 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][3] = DFFE(ME1_pre_timer_down[1][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~491
--operation mode is normal

ME1L704 = ME1L323 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~489
--operation mode is normal

ME1L504 = ME1L792 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][3]
--operation mode is normal

ME1_pre_timer_down[0][3]_lut_out = ME1L123 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][3] = DFFE(ME1_pre_timer_down[0][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][3]
--operation mode is normal

ME1_pre_timer_down[2][3]_lut_out = ME1L592 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][3] = DFFE(ME1_pre_timer_down[2][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L355 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~636
--operation mode is normal

ME2L355 = ME2L184 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L555 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~638
--operation mode is normal

ME2L555 = ME2L705 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][3]
--operation mode is normal

ME2_pre_timer_up[3][3]_lut_out = ME2L974 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][3] = DFFE(ME2_pre_timer_up[3][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][3]
--operation mode is normal

ME2_pre_timer_up[1][3]_lut_out = ME2L505 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][3] = DFFE(ME2_pre_timer_up[1][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L655 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~639
--operation mode is normal

ME2L655 = ME2L025 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L455 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~637
--operation mode is normal

ME2L455 = ME2L494 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][3]
--operation mode is normal

ME2_pre_timer_up[0][3]_lut_out = ME2L815 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][3] = DFFE(ME2_pre_timer_up[0][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][3]
--operation mode is normal

ME2_pre_timer_up[2][3]_lut_out = ME2L294 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][3] = DFFE(ME2_pre_timer_up[2][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L945 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~632
--operation mode is normal

ME2L945 = ME2L924 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L155 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~634
--operation mode is normal

ME2L155 = ME2L554 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][3]
--operation mode is normal

ME2_pre_timer_down[3][3]_lut_out = ME2L724 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][3] = DFFE(ME2_pre_timer_down[3][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][3]
--operation mode is normal

ME2_pre_timer_down[1][3]_lut_out = ME2L354 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][3] = DFFE(ME2_pre_timer_down[1][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L255 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~635
--operation mode is normal

ME2L255 = ME2L864 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L055 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~633
--operation mode is normal

ME2L055 = ME2L244 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][3]
--operation mode is normal

ME2_pre_timer_down[0][3]_lut_out = ME2L664 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][3] = DFFE(ME2_pre_timer_down[0][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][3]
--operation mode is normal

ME2_pre_timer_down[2][3]_lut_out = ME2L044 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][3] = DFFE(ME2_pre_timer_down[2][3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--KB1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2]
--operation mode is normal

KB1_inst10[2]_lut_out = COM_AD_D[4];
KB1_inst10[2] = DFFE(KB1_inst10[2]_lut_out, GLOBAL(TE1_outclock0), , , );


--KB1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3]
--operation mode is normal

KB1_inst10[3]_lut_out = COM_AD_D[5];
KB1_inst10[3] = DFFE(KB1_inst10[3]_lut_out, GLOBAL(TE1_outclock0), , , );


--FE2_cmp_data_t0_t1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1
--operation mode is normal

FE2_cmp_data_t0_t1_lut_out = !FE2L9201 & !FE2_i538 & (FE2_data_supr0[8] $ !FE2_data_t0[8]);
FE2_cmp_data_t0_t1 = DFFE(FE2_cmp_data_t0_t1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2_do_last_count is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|do_last_count
--operation mode is normal

FE2_do_last_count_lut_out = FE2L0301 # FE2_do_last_count & (!FE2L1301 # !FE2L4301);
FE2_do_last_count = DFFE(FE2_do_last_count_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1097~35
--operation mode is normal

FE2L412 = FE2L0411Q & (FE2L8211Q # FE2L4411Q & !FE2L7211Q) # !FE2L0411Q & FE2L4411Q & !FE2L7211Q;


--FE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1232~106
--operation mode is normal

FE2L522 = FE2_l[4] # FE2_l[5] # FE2L077 & FE2_l[3];


--FE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1141
--operation mode is normal

FE2L292 = FE2L889 & (FE2L522 & FE2L329 # !FE2L522 & !FE2_l[4]) # !FE2L889 & !FE2_l[4];


--FE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1274~4
--operation mode is normal

FE2L232 = FE2_l[4] $ (FE2L922 & FE2_l[3] & FE2L077 # !FE2L922 & !FE2_l[3]);


--FE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1142
--operation mode is normal

FE2L392 = FE2L682 & (FE2_i1219 & FE2L292 # !FE2_i1219 & !FE2L232);


--FE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1143
--operation mode is normal

FE2L492 = FE2L052 & FE2L4801Q & !FE2L813 & !FE2_l[4];


--FE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1144
--operation mode is normal

FE2L592 = FE2L392 # FE2L492 # FE2L192 & FE2_m[4];


--FE2_m[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[3]
--operation mode is normal

FE2_m[3]_lut_out = FE2_st_mach_init & (FE2L892 # FE2L192 & FE2_m[3]);
FE2_m[3] = DFFE(FE2_m[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1081~31
--operation mode is normal

FE2L791 = FE2L0411Q # FE2L5411Q # FE2L3411Q # !FE2L902;


--FE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~450
--operation mode is normal

FE2L181 = FE2L1411Q & (FE2_init_k # !FE2_k[0]) # !FE2L1411Q & FE2L3411Q & !FE2_k[0];


--FE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~451
--operation mode is normal

FE2L281 = FE2L181 & (FE2_k[0] & !FE2L989 # !FE2_flagged_rl_compr[0]) # !FE2L181 & FE2_k[0] & !FE2L989;


--FE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~452
--operation mode is normal

FE2L381 = FE2_flagged_rl_compr[0] & FE2_j[0] & (FE2L561 # FE2L3411Q);


--FE1_cmp_data_t0_t1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1
--operation mode is normal

FE1_cmp_data_t0_t1_lut_out = !FE1L0301 & !FE1_i538 & (FE1_data_supr0[8] $ !FE1_data_t0[8]);
FE1_cmp_data_t0_t1 = DFFE(FE1_cmp_data_t0_t1_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1_do_last_count is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|do_last_count
--operation mode is normal

FE1_do_last_count_lut_out = FE1L1301 # FE1_do_last_count & (!FE1L2301 # !FE1L4301);
FE1_do_last_count = DFFE(FE1_do_last_count_lut_out, GLOBAL(TE1_outclock0), , , !L1L4Q);


--FE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1097~35
--operation mode is normal

FE1L412 = FE1L0411Q & (FE1L8211Q # FE1L4411Q & !FE1L7211Q) # !FE1L0411Q & FE1L4411Q & !FE1L7211Q;


--FE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1148
--operation mode is normal

FE1L192 = FE1L229 & (FE1L422 # !FE1_l[4]) # !FE1L229 & !FE1L422 & !FE1_l[4];


--FE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1274~4
--operation mode is normal

FE1L132 = FE1_l[4] $ (FE1L822 & FE1_l[3] & FE1L967 # !FE1L822 & !FE1_l[3]);


--FE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1149
--operation mode is normal

FE1L292 = FE1L582 & (FE1_i1219 & FE1L192 # !FE1_i1219 & !FE1L132);


--FE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1150
--operation mode is normal

FE1L392 = FE1L942 & FE1L4801Q & !FE1L713 & !FE1_l[4];


--FE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1151
--operation mode is normal

FE1L492 = FE1L292 # FE1L392 # FE1L092 & FE1_m[4];


--FE1_m[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[3]
--operation mode is normal

FE1_m[3]_lut_out = FE1_st_mach_init & (FE1L792 # FE1L092 & FE1_m[3]);
FE1_m[3] = DFFE(FE1_m[3]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1081~31
--operation mode is normal

FE1L791 = FE1L0411Q # FE1L5411Q # FE1L3411Q # !FE1L902;


--FE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~450
--operation mode is normal

FE1L181 = FE1L1411Q & (FE1_init_k # !FE1_k[0]) # !FE1L1411Q & FE1L3411Q & !FE1_k[0];


--FE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~451
--operation mode is normal

FE1L281 = FE1L181 & (FE1_k[0] & !FE1L199 # !FE1_flagged_rl_compr[0]) # !FE1L181 & FE1_k[0] & !FE1L199;


--FE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~452
--operation mode is normal

FE1L381 = FE1_flagged_rl_compr[0] & FE1_j[0] & (FE1L561 # FE1L3411Q);


--EE1_post_peak_flag is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|post_peak_flag
--operation mode is normal

EE1_post_peak_flag_lut_out = EE1_charge_stamp_generator_state & (EE1L48 # EE1L401 & !EE1L58);
EE1_post_peak_flag = DFFE(EE1_post_peak_flag_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~36
--operation mode is normal

EE1L58 = Q72_sload_path[4] # Q72_sload_path[5] # Q72_sload_path[6] # Q72_sload_path[7];


--EE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i239~111
--operation mode is normal

EE1L67 = EE1_post_peak_flag & (EE1L58 & EE1L801 # !EE1L58 & !EE1L401);


--EE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~143
--operation mode is normal

EE1L601 = Q72_sload_path[4] & (Q72_sload_path[0] # Q72_sload_path[1] # !EE1L87);


--EE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i335~228
--operation mode is normal

EE1L77 = EE1_charge_stamp_generator_state & EE1L501 & !EE1L601 # !EE1_charge_stamp_generator_state & AE1L1Q;


--EE1_fadc_prev[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[7]
--operation mode is normal

EE1_fadc_prev[7]_lut_out = EE1_charge_stamp_generator_state & QD1L8Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[7] & !AE1L1Q;
EE1_fadc_prev[7] = DFFE(EE1_fadc_prev[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[6]
--operation mode is normal

EE1_fadc_prev[6]_lut_out = EE1_charge_stamp_generator_state & QD1L7Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[6] & !AE1L1Q;
EE1_fadc_prev[6] = DFFE(EE1_fadc_prev[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L121 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~568
--operation mode is normal

FE1L121 = FE1_data_supr0[7] & FE1L4211Q & !FE1L8211Q;


--FE1L896 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2484~12
--operation mode is normal

FE1L896 = MC7_q[7] & (MC6_q[7] # Q92_sload_path[1]) # !MC7_q[7] & MC6_q[7] & !Q92_sload_path[1];


--FE1L211 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~577
--operation mode is normal

FE1L211 = FE1_atwd_bfr_en & !FE1_atwd_ch_count[2] & !FE1_fadc_bfr_en;


--FE1L011 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~103
--operation mode is normal

FE1L011 = Q82_counter_cell[4] # Q82_counter_cell[5] # Q82_counter_cell[6] # Q82_counter_cell[7];


--FE1L801 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~65
--operation mode is normal

FE1L801 = FE1_atwd_ch_count[1] & (FE1_atwd_ch_count[0] # !FE1L738) # !FE1_atwd_ch_count[1] & !FE1_atwd_ch_count[0] & !FE1L818;


--FE1L901 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~66
--operation mode is normal

FE1L901 = FE1L801 & (!FE1L578 # !FE1_atwd_ch_count[0]) # !FE1L801 & !FE1L658 & FE1_atwd_ch_count[0];


--FE1L221 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~569
--operation mode is normal

FE1L221 = FE1L896 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1_i681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i681
--operation mode is normal

FE1_i681 = FE1_fadc_bfr_en & !FE1_atwd_bfr_en;


--FE1L786 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2316~12
--operation mode is normal

FE1L786 = MC8_q[7] & (MC9_q[7] # Q03_counter_cell[1]) # !MC8_q[7] & MC9_q[7] & !Q03_counter_cell[1];


--Q03L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~191
--operation mode is normal

Q03L91 = Q03_counter_cell[4] & Q03_counter_cell[5];


--Q03L02 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~192
--operation mode is normal

Q03L02 = Q03L91 & Q03_counter_cell[6] & Q03_counter_cell[7] & Q03_counter_cell[8];


--FE1L321 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~570
--operation mode is normal

FE1L321 = FE1_i681 & FE1L786 & (FE1L997 # Q03L02);


--FE1L421 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~571
--operation mode is normal

FE1L421 = FE1L321 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L321 & FE1_data_supr0[7] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L69 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i448~88
--operation mode is normal

FE1L69 = FE1L5411Q # FE1L7211Q;


--FE1L89 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i450~1
--operation mode is normal

FE1L89 = !FE1L69 & Q13_counter_cell[7] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L601 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i470~22
--operation mode is normal

FE1L601 = !FE1_cmp_data_t0_t1 & FE1_atwd_bfr_en # !FE1L9211Q;


--FE1L521 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~568
--operation mode is normal

FE1L521 = FE1_data_supr0[6] & FE1L4211Q & !FE1L8211Q;


--FE1L996 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2485~12
--operation mode is normal

FE1L996 = MC7_q[6] & (MC6_q[6] # Q92_sload_path[1]) # !MC7_q[6] & MC6_q[6] & !Q92_sload_path[1];


--FE1L621 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~569
--operation mode is normal

FE1L621 = FE1L996 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L886 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2317~12
--operation mode is normal

FE1L886 = MC8_q[6] & (MC9_q[6] # Q03_counter_cell[1]) # !MC8_q[6] & MC9_q[6] & !Q03_counter_cell[1];


--FE1L721 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~570
--operation mode is normal

FE1L721 = FE1_i681 & FE1L886 & (FE1L997 # Q03L02);


--FE1L821 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~571
--operation mode is normal

FE1L821 = FE1L721 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L721 & FE1_data_supr0[6] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L99 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i451~1
--operation mode is normal

FE1L99 = !FE1L69 & Q13_counter_cell[6] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L711 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~568
--operation mode is normal

FE1L711 = FE1_data_supr0[8] & FE1L4211Q & !FE1L8211Q;


--FE1L796 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2483~12
--operation mode is normal

FE1L796 = MC7_q[8] & (MC6_q[8] # Q92_sload_path[1]) # !MC7_q[8] & MC6_q[8] & !Q92_sload_path[1];


--FE1L811 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~569
--operation mode is normal

FE1L811 = FE1L796 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L686 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2315~12
--operation mode is normal

FE1L686 = MC8_q[8] & (MC9_q[8] # Q03_counter_cell[1]) # !MC8_q[8] & MC9_q[8] & !Q03_counter_cell[1];


--FE1L911 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~570
--operation mode is normal

FE1L911 = FE1_i681 & FE1L686 & (FE1L997 # Q03L02);


--FE1L021 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~571
--operation mode is normal

FE1L021 = FE1L911 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L911 & FE1_data_supr0[8] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L79 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i449~1
--operation mode is normal

FE1L79 = !FE1L69 & Q13_counter_cell[8] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L731 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~568
--operation mode is normal

FE1L731 = FE1_data_supr0[3] & FE1L4211Q & !FE1L8211Q;


--FE1L207 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2488~12
--operation mode is normal

FE1L207 = MC7_q[3] & (MC6_q[3] # Q92_sload_path[1]) # !MC7_q[3] & MC6_q[3] & !Q92_sload_path[1];


--FE1L831 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~569
--operation mode is normal

FE1L831 = FE1L207 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L196 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2320~12
--operation mode is normal

FE1L196 = MC8_q[3] & (MC9_q[3] # Q03_counter_cell[1]) # !MC8_q[3] & MC9_q[3] & !Q03_counter_cell[1];


--FE1L931 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~570
--operation mode is normal

FE1L931 = FE1_i681 & FE1L196 & (FE1L997 # Q03L02);


--FE1L041 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~571
--operation mode is normal

FE1L041 = FE1L931 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L931 & FE1_data_supr0[3] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i454~1
--operation mode is normal

FE1L201 = !FE1L69 & Q13_counter_cell[3] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L141 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~568
--operation mode is normal

FE1L141 = FE1_data_supr0[2] & FE1L4211Q & !FE1L8211Q;


--FE1L307 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2489~12
--operation mode is normal

FE1L307 = MC7_q[2] & (MC6_q[2] # Q92_sload_path[1]) # !MC7_q[2] & MC6_q[2] & !Q92_sload_path[1];


--FE1L241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~569
--operation mode is normal

FE1L241 = FE1L307 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L296 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2321~12
--operation mode is normal

FE1L296 = MC8_q[2] & (MC9_q[2] # Q03_counter_cell[1]) # !MC8_q[2] & MC9_q[2] & !Q03_counter_cell[1];


--FE1L341 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~570
--operation mode is normal

FE1L341 = FE1_i681 & FE1L296 & (FE1L997 # Q03L02);


--FE1L441 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~571
--operation mode is normal

FE1L441 = FE1L341 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L341 & FE1_data_supr0[2] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i455~1
--operation mode is normal

FE1L301 = !FE1L69 & Q13_counter_cell[2] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L941 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~568
--operation mode is normal

FE1L941 = FE1_data_supr0[0] & FE1L4211Q & !FE1L8211Q;


--FE1L507 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2491~12
--operation mode is normal

FE1L507 = MC7_q[0] & (MC6_q[0] # Q92_sload_path[1]) # !MC7_q[0] & MC6_q[0] & !Q92_sload_path[1];


--FE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~569
--operation mode is normal

FE1L051 = FE1L507 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L496 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2323~12
--operation mode is normal

FE1L496 = MC8_q[0] & (MC9_q[0] # Q03_counter_cell[1]) # !MC8_q[0] & MC9_q[0] & !Q03_counter_cell[1];


--FE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~570
--operation mode is normal

FE1L151 = FE1_i681 & FE1L496 & (FE1L997 # Q03L02);


--FE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~571
--operation mode is normal

FE1L251 = FE1L151 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L151 & FE1_data_supr0[0] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L501 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i457~1
--operation mode is normal

FE1L501 = !FE1L69 & Q13_counter_cell[0] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L541 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~568
--operation mode is normal

FE1L541 = FE1_data_supr0[1] & FE1L4211Q & !FE1L8211Q;


--FE1L407 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2490~12
--operation mode is normal

FE1L407 = MC7_q[1] & (MC6_q[1] # Q92_sload_path[1]) # !MC7_q[1] & MC6_q[1] & !Q92_sload_path[1];


--FE1L641 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~569
--operation mode is normal

FE1L641 = FE1L407 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L396 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2322~12
--operation mode is normal

FE1L396 = MC8_q[1] & (MC9_q[1] # Q03_counter_cell[1]) # !MC8_q[1] & MC9_q[1] & !Q03_counter_cell[1];


--FE1L741 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~570
--operation mode is normal

FE1L741 = FE1_i681 & FE1L396 & (FE1L997 # Q03L02);


--FE1L841 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~571
--operation mode is normal

FE1L841 = FE1L741 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L741 & FE1_data_supr0[1] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L401 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i456~1
--operation mode is normal

FE1L401 = !FE1L69 & Q13_counter_cell[1] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L921 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~568
--operation mode is normal

FE1L921 = FE1_data_supr0[5] & FE1L4211Q & !FE1L8211Q;


--FE1L007 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2486~12
--operation mode is normal

FE1L007 = MC7_q[5] & (MC6_q[5] # Q92_sload_path[1]) # !MC7_q[5] & MC6_q[5] & !Q92_sload_path[1];


--FE1L031 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~569
--operation mode is normal

FE1L031 = FE1L007 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L986 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2318~12
--operation mode is normal

FE1L986 = MC8_q[5] & (MC9_q[5] # Q03_counter_cell[1]) # !MC8_q[5] & MC9_q[5] & !Q03_counter_cell[1];


--FE1L131 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~570
--operation mode is normal

FE1L131 = FE1_i681 & FE1L986 & (FE1L997 # Q03L02);


--FE1L231 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~571
--operation mode is normal

FE1L231 = FE1L131 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L131 & FE1_data_supr0[5] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i452~1
--operation mode is normal

FE1L001 = !FE1L69 & Q13_counter_cell[5] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L331 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~568
--operation mode is normal

FE1L331 = FE1_data_supr0[4] & FE1L4211Q & !FE1L8211Q;


--FE1L107 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2487~12
--operation mode is normal

FE1L107 = MC7_q[4] & (MC6_q[4] # Q92_sload_path[1]) # !MC7_q[4] & MC6_q[4] & !Q92_sload_path[1];


--FE1L431 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~569
--operation mode is normal

FE1L431 = FE1L107 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L096 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2319~12
--operation mode is normal

FE1L096 = MC8_q[4] & (MC9_q[4] # Q03_counter_cell[1]) # !MC8_q[4] & MC9_q[4] & !Q03_counter_cell[1];


--FE1L531 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~570
--operation mode is normal

FE1L531 = FE1_i681 & FE1L096 & (FE1L997 # Q03L02);


--FE1L631 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~571
--operation mode is normal

FE1L631 = FE1L531 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L531 & FE1_data_supr0[4] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i453~1
--operation mode is normal

FE1L101 = !FE1L69 & Q13_counter_cell[4] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L311 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~578
--operation mode is normal

FE1L311 = FE1_data_supr0[9] & FE1L4211Q & !FE1L8211Q;


--FE1L696 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2482~12
--operation mode is normal

FE1L696 = MC7_q[9] & (MC6_q[9] # Q92_sload_path[1]) # !MC7_q[9] & MC6_q[9] & !Q92_sload_path[1];


--FE1L411 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~579
--operation mode is normal

FE1L411 = FE1L696 & FE1L211 & (!FE1L901 # !FE1L011);


--FE1L586 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2314~12
--operation mode is normal

FE1L586 = MC8_q[9] & (MC9_q[9] # Q03_counter_cell[1]) # !MC8_q[9] & MC9_q[9] & !Q03_counter_cell[1];


--FE1L511 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~580
--operation mode is normal

FE1L511 = FE1_i681 & FE1L586 & (FE1L997 # Q03L02);


--FE1L611 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~581
--operation mode is normal

FE1L611 = FE1L511 & (FE1_fadc_bfr_en # !FE1_atwd_bfr_en) # !FE1L511 & FE1_data_supr0[9] & (FE1_fadc_bfr_en $ !FE1_atwd_bfr_en);


--FE1L59 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i448~1
--operation mode is normal

FE1L59 = !FE1L69 & Q13_counter_cell[9] & (FE1_cmp_data_t0_t1 # !FE1L8211Q);


--FE1L553 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1118
--operation mode is normal

FE1L553 = FE1_flagged_rl_compr_dly[1] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L653 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1119
--operation mode is normal

FE1L653 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[2] & FE1L879 & !FE1_j_dly[0];


--FE1L753 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1120
--operation mode is normal

FE1L753 = FE1L289 & (FE1_j_dly[0] & FE1_ring_data[16] # !FE1_j_dly[0] & FE1_flagged_rl_compr_dly[0]) # !FE1L289 & FE1_ring_data[16];


--FE1L853 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1123
--operation mode is normal

FE1L853 = (FE1L553 # FE1L653 # FE1L153 & FE1L753) & CASCADE(FE1L054);


--FE1L183 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1105
--operation mode is normal

FE1L183 = FE1L847 & FE1_flagged_rl_compr_dly[3] & !FE1L947 # !FE1L847 & FE1_flagged_rl_compr_dly[4];


--FE1L283 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1106
--operation mode is normal

FE1L283 = FE1_flagged_rl_compr_dly[1] & FE1_j_dly[0] & FE1L879 & !FE1_j_dly[2];


--FE1L383 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1107
--operation mode is normal

FE1L383 = FE1L283 # FE1_flagged_rl_compr_dly[2] & FE1L779 & FE1L879;


--FE1L483 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1112
--operation mode is normal

FE1L483 = (FE1L183 # FE1L305 & (FE1L583 # FE1L383)) & CASCADE(FE1L114);


--EE2_post_peak_flag is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|post_peak_flag
--operation mode is normal

EE2_post_peak_flag_lut_out = EE2_charge_stamp_generator_state & (EE2L48 # EE2L401 & !EE2L58);
EE2_post_peak_flag = DFFE(EE2_post_peak_flag_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--EE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~36
--operation mode is normal

EE2L58 = Q33_sload_path[4] # Q33_sload_path[5] # Q33_sload_path[6] # Q33_sload_path[7];


--EE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i239~111
--operation mode is normal

EE2L67 = EE2_post_peak_flag & (EE2L58 & EE2L801 # !EE2L58 & !EE2L401);


--EE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~143
--operation mode is normal

EE2L601 = Q33_sload_path[4] & (Q33_sload_path[0] # Q33_sload_path[1] # !EE2L87);


--EE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i335~228
--operation mode is normal

EE2L77 = EE2_charge_stamp_generator_state & EE2L501 & !EE2L601 # !EE2_charge_stamp_generator_state & AE2L1Q;


--EE2_fadc_prev[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[7]
--operation mode is normal

EE2_fadc_prev[7]_lut_out = EE2_charge_stamp_generator_state & QD1L8Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[7] & !AE2L1Q;
EE2_fadc_prev[7] = DFFE(EE2_fadc_prev[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[6]
--operation mode is normal

EE2_fadc_prev[6]_lut_out = EE2_charge_stamp_generator_state & QD1L7Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[6] & !AE2L1Q;
EE2_fadc_prev[6] = DFFE(EE2_fadc_prev[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L121 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~568
--operation mode is normal

FE2L121 = FE2_data_supr0[7] & FE2L4211Q & !FE2L8211Q;


--FE2L896 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2484~12
--operation mode is normal

FE2L896 = MC51_q[7] & (MC41_q[7] # Q53_sload_path[1]) # !MC51_q[7] & MC41_q[7] & !Q53_sload_path[1];


--FE2L211 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~577
--operation mode is normal

FE2L211 = FE2_atwd_bfr_en & !FE2_atwd_ch_count[2] & !FE2_fadc_bfr_en;


--FE2L011 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~103
--operation mode is normal

FE2L011 = Q43_counter_cell[4] # Q43_counter_cell[5] # Q43_counter_cell[6] # Q43_counter_cell[7];


--FE2L801 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~65
--operation mode is normal

FE2L801 = FE2_atwd_ch_count[1] & (FE2_atwd_ch_count[0] # !FE2L838) # !FE2_atwd_ch_count[1] & !FE2_atwd_ch_count[0] & !FE2L918;


--FE2L901 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~66
--operation mode is normal

FE2L901 = FE2L801 & (!FE2L678 # !FE2_atwd_ch_count[0]) # !FE2L801 & !FE2L758 & FE2_atwd_ch_count[0];


--FE2L221 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~569
--operation mode is normal

FE2L221 = FE2L896 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2_i681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i681
--operation mode is normal

FE2_i681 = FE2_fadc_bfr_en & !FE2_atwd_bfr_en;


--FE2L786 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2316~12
--operation mode is normal

FE2L786 = MC61_q[7] & (MC71_q[7] # Q63_counter_cell[1]) # !MC61_q[7] & MC71_q[7] & !Q63_counter_cell[1];


--Q63L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~191
--operation mode is normal

Q63L91 = Q63_counter_cell[4] & Q63_counter_cell[5];


--Q63L02 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~192
--operation mode is normal

Q63L02 = Q63L91 & Q63_counter_cell[6] & Q63_counter_cell[7] & Q63_counter_cell[8];


--FE2L321 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~570
--operation mode is normal

FE2L321 = FE2_i681 & FE2L786 & (FE2L008 # Q63L02);


--FE2L421 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~571
--operation mode is normal

FE2L421 = FE2L321 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L321 & FE2_data_supr0[7] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L69 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i448~88
--operation mode is normal

FE2L69 = FE2L5411Q # FE2L7211Q;


--FE2L89 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i450~1
--operation mode is normal

FE2L89 = !FE2L69 & Q73_counter_cell[7] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L601 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i470~22
--operation mode is normal

FE2L601 = !FE2_cmp_data_t0_t1 & FE2_atwd_bfr_en # !FE2L9211Q;


--FE2L521 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~568
--operation mode is normal

FE2L521 = FE2_data_supr0[6] & FE2L4211Q & !FE2L8211Q;


--FE2L996 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2485~12
--operation mode is normal

FE2L996 = MC51_q[6] & (MC41_q[6] # Q53_sload_path[1]) # !MC51_q[6] & MC41_q[6] & !Q53_sload_path[1];


--FE2L621 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~569
--operation mode is normal

FE2L621 = FE2L996 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L886 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2317~12
--operation mode is normal

FE2L886 = MC61_q[6] & (MC71_q[6] # Q63_counter_cell[1]) # !MC61_q[6] & MC71_q[6] & !Q63_counter_cell[1];


--FE2L721 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~570
--operation mode is normal

FE2L721 = FE2_i681 & FE2L886 & (FE2L008 # Q63L02);


--FE2L821 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~571
--operation mode is normal

FE2L821 = FE2L721 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L721 & FE2_data_supr0[6] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L99 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i451~1
--operation mode is normal

FE2L99 = !FE2L69 & Q73_counter_cell[6] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L711 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~568
--operation mode is normal

FE2L711 = FE2_data_supr0[8] & FE2L4211Q & !FE2L8211Q;


--FE2L796 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2483~12
--operation mode is normal

FE2L796 = MC51_q[8] & (MC41_q[8] # Q53_sload_path[1]) # !MC51_q[8] & MC41_q[8] & !Q53_sload_path[1];


--FE2L811 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~569
--operation mode is normal

FE2L811 = FE2L796 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L686 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2315~12
--operation mode is normal

FE2L686 = MC61_q[8] & (MC71_q[8] # Q63_counter_cell[1]) # !MC61_q[8] & MC71_q[8] & !Q63_counter_cell[1];


--FE2L911 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~570
--operation mode is normal

FE2L911 = FE2_i681 & FE2L686 & (FE2L008 # Q63L02);


--FE2L021 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~571
--operation mode is normal

FE2L021 = FE2L911 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L911 & FE2_data_supr0[8] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L79 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i449~1
--operation mode is normal

FE2L79 = !FE2L69 & Q73_counter_cell[8] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L731 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~568
--operation mode is normal

FE2L731 = FE2_data_supr0[3] & FE2L4211Q & !FE2L8211Q;


--FE2L207 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2488~12
--operation mode is normal

FE2L207 = MC51_q[3] & (MC41_q[3] # Q53_sload_path[1]) # !MC51_q[3] & MC41_q[3] & !Q53_sload_path[1];


--FE2L831 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~569
--operation mode is normal

FE2L831 = FE2L207 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L196 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2320~12
--operation mode is normal

FE2L196 = MC61_q[3] & (MC71_q[3] # Q63_counter_cell[1]) # !MC61_q[3] & MC71_q[3] & !Q63_counter_cell[1];


--FE2L931 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~570
--operation mode is normal

FE2L931 = FE2_i681 & FE2L196 & (FE2L008 # Q63L02);


--FE2L041 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~571
--operation mode is normal

FE2L041 = FE2L931 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L931 & FE2_data_supr0[3] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i454~1
--operation mode is normal

FE2L201 = !FE2L69 & Q73_counter_cell[3] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L141 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~568
--operation mode is normal

FE2L141 = FE2_data_supr0[2] & FE2L4211Q & !FE2L8211Q;


--FE2L307 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2489~12
--operation mode is normal

FE2L307 = MC51_q[2] & (MC41_q[2] # Q53_sload_path[1]) # !MC51_q[2] & MC41_q[2] & !Q53_sload_path[1];


--FE2L241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~569
--operation mode is normal

FE2L241 = FE2L307 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L296 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2321~12
--operation mode is normal

FE2L296 = MC61_q[2] & (MC71_q[2] # Q63_counter_cell[1]) # !MC61_q[2] & MC71_q[2] & !Q63_counter_cell[1];


--FE2L341 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~570
--operation mode is normal

FE2L341 = FE2_i681 & FE2L296 & (FE2L008 # Q63L02);


--FE2L441 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~571
--operation mode is normal

FE2L441 = FE2L341 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L341 & FE2_data_supr0[2] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i455~1
--operation mode is normal

FE2L301 = !FE2L69 & Q73_counter_cell[2] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L941 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~568
--operation mode is normal

FE2L941 = FE2_data_supr0[0] & FE2L4211Q & !FE2L8211Q;


--FE2L507 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2491~12
--operation mode is normal

FE2L507 = MC51_q[0] & (MC41_q[0] # Q53_sload_path[1]) # !MC51_q[0] & MC41_q[0] & !Q53_sload_path[1];


--FE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~569
--operation mode is normal

FE2L051 = FE2L507 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L496 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2323~12
--operation mode is normal

FE2L496 = MC61_q[0] & (MC71_q[0] # Q63_counter_cell[1]) # !MC61_q[0] & MC71_q[0] & !Q63_counter_cell[1];


--FE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~570
--operation mode is normal

FE2L151 = FE2_i681 & FE2L496 & (FE2L008 # Q63L02);


--FE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~571
--operation mode is normal

FE2L251 = FE2L151 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L151 & FE2_data_supr0[0] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L501 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i457~1
--operation mode is normal

FE2L501 = !FE2L69 & Q73_counter_cell[0] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L541 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~568
--operation mode is normal

FE2L541 = FE2_data_supr0[1] & FE2L4211Q & !FE2L8211Q;


--FE2L407 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2490~12
--operation mode is normal

FE2L407 = MC51_q[1] & (MC41_q[1] # Q53_sload_path[1]) # !MC51_q[1] & MC41_q[1] & !Q53_sload_path[1];


--FE2L641 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~569
--operation mode is normal

FE2L641 = FE2L407 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L396 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2322~12
--operation mode is normal

FE2L396 = MC61_q[1] & (MC71_q[1] # Q63_counter_cell[1]) # !MC61_q[1] & MC71_q[1] & !Q63_counter_cell[1];


--FE2L741 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~570
--operation mode is normal

FE2L741 = FE2_i681 & FE2L396 & (FE2L008 # Q63L02);


--FE2L841 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~571
--operation mode is normal

FE2L841 = FE2L741 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L741 & FE2_data_supr0[1] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L401 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i456~1
--operation mode is normal

FE2L401 = !FE2L69 & Q73_counter_cell[1] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L921 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~568
--operation mode is normal

FE2L921 = FE2_data_supr0[5] & FE2L4211Q & !FE2L8211Q;


--FE2L007 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2486~12
--operation mode is normal

FE2L007 = MC51_q[5] & (MC41_q[5] # Q53_sload_path[1]) # !MC51_q[5] & MC41_q[5] & !Q53_sload_path[1];


--FE2L031 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~569
--operation mode is normal

FE2L031 = FE2L007 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L986 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2318~12
--operation mode is normal

FE2L986 = MC61_q[5] & (MC71_q[5] # Q63_counter_cell[1]) # !MC61_q[5] & MC71_q[5] & !Q63_counter_cell[1];


--FE2L131 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~570
--operation mode is normal

FE2L131 = FE2_i681 & FE2L986 & (FE2L008 # Q63L02);


--FE2L231 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~571
--operation mode is normal

FE2L231 = FE2L131 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L131 & FE2_data_supr0[5] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i452~1
--operation mode is normal

FE2L001 = !FE2L69 & Q73_counter_cell[5] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L331 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~568
--operation mode is normal

FE2L331 = FE2_data_supr0[4] & FE2L4211Q & !FE2L8211Q;


--FE2L107 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2487~12
--operation mode is normal

FE2L107 = MC51_q[4] & (MC41_q[4] # Q53_sload_path[1]) # !MC51_q[4] & MC41_q[4] & !Q53_sload_path[1];


--FE2L431 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~569
--operation mode is normal

FE2L431 = FE2L107 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L096 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2319~12
--operation mode is normal

FE2L096 = MC61_q[4] & (MC71_q[4] # Q63_counter_cell[1]) # !MC61_q[4] & MC71_q[4] & !Q63_counter_cell[1];


--FE2L531 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~570
--operation mode is normal

FE2L531 = FE2_i681 & FE2L096 & (FE2L008 # Q63L02);


--FE2L631 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~571
--operation mode is normal

FE2L631 = FE2L531 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L531 & FE2_data_supr0[4] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i453~1
--operation mode is normal

FE2L101 = !FE2L69 & Q73_counter_cell[4] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L311 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~578
--operation mode is normal

FE2L311 = FE2_data_supr0[9] & FE2L4211Q & !FE2L8211Q;


--FE2L696 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2482~12
--operation mode is normal

FE2L696 = MC51_q[9] & (MC41_q[9] # Q53_sload_path[1]) # !MC51_q[9] & MC41_q[9] & !Q53_sload_path[1];


--FE2L411 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~579
--operation mode is normal

FE2L411 = FE2L696 & FE2L211 & (!FE2L901 # !FE2L011);


--FE2L586 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2314~12
--operation mode is normal

FE2L586 = MC61_q[9] & (MC71_q[9] # Q63_counter_cell[1]) # !MC61_q[9] & MC71_q[9] & !Q63_counter_cell[1];


--FE2L511 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~580
--operation mode is normal

FE2L511 = FE2_i681 & FE2L586 & (FE2L008 # Q63L02);


--FE2L611 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~581
--operation mode is normal

FE2L611 = FE2L511 & (FE2_fadc_bfr_en # !FE2_atwd_bfr_en) # !FE2L511 & FE2_data_supr0[9] & (FE2_fadc_bfr_en $ !FE2_atwd_bfr_en);


--FE2L59 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i448~1
--operation mode is normal

FE2L59 = !FE2L69 & Q73_counter_cell[9] & (FE2_cmp_data_t0_t1 # !FE2L8211Q);


--FE2L553 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1133
--operation mode is normal

FE2L553 = FE2_flagged_rl_compr_dly[1] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L653 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1134
--operation mode is normal

FE2L653 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[2] & FE2L879 & !FE2_j_dly[0];


--FE2L753 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1135
--operation mode is normal

FE2L753 = FE2L089 & (FE2_j_dly[0] & FE2_ring_data[16] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[0]) # !FE2L089 & FE2_ring_data[16];


--FE2L853 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1138
--operation mode is normal

FE2L853 = (FE2L553 # FE2L653 # FE2L253 & FE2L753) & CASCADE(FE2L944);


--FE2L183 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1105
--operation mode is normal

FE2L183 = FE2L847 & FE2_flagged_rl_compr_dly[3] & !FE2L947 # !FE2L847 & FE2_flagged_rl_compr_dly[4];


--FE2L283 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1106
--operation mode is normal

FE2L283 = FE2L057 & FE2_flagged_rl_compr_dly[1] & !FE2L157 # !FE2L057 & FE2_flagged_rl_compr_dly[2];


--FE2L383 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1111
--operation mode is normal

FE2L383 = (FE2L183 # FE2L205 & (FE2L483 # FE2L283)) & CASCADE(FE2L014);


--EE1_fadc_prev[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[8]
--operation mode is normal

EE1_fadc_prev[8]_lut_out = EE1_charge_stamp_generator_state & QD1L9Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[8] & !AE1L1Q;
EE1_fadc_prev[8] = DFFE(EE1_fadc_prev[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_postpeak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[1]
--operation mode is normal

EE1_fadc_postpeak[1]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[2] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[1]);
EE1_fadc_postpeak[1] = DFFE(EE1_fadc_postpeak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--FE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1084
--operation mode is normal

FE1L123 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[0] & FE1_j_dly[2] & FE1L879;


--FE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1089
--operation mode is normal

FE1L223 = (FE1L323 # FE1L123 # FE1_flagged_rl_compr_dly[1] & FE1L543) & CASCADE(FE1L154);


--FE1L574 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1140
--operation mode is normal

FE1L574 = FE1L647 & FE1_flagged_rl_compr_dly[2] & !FE1L747 # !FE1L647 & FE1_flagged_rl_compr_dly[3];


--FE1L674 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1141
--operation mode is normal

FE1L674 = FE1L847 & FE1_flagged_rl_compr_dly[0] & !FE1L947 # !FE1L847 & FE1_flagged_rl_compr_dly[1];


--FE1L774 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1146
--operation mode is normal

FE1L774 = (FE1L574 # FE1L004 & (FE1L874 # FE1L674)) & CASCADE(FE1L184);


--FE1L434 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~983
--operation mode is normal

FE1L434 = (FE1_j_dly[0] & FE1_j_dly[2] & FE1_flagged_rl_compr_dly[10] & FE1L679) & CASCADE(FE1L093);


--FE1L534 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~984
--operation mode is normal

FE1L534 = (FE1L289 & (FE1_j_dly[0] & FE1_flagged_rl_compr_dly[6] # !FE1_j_dly[0] & FE1_flagged_rl_compr_dly[7])) & CASCADE(FE1L953);


--FE1L963 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~105
--operation mode is normal

FE1L963 = FE1_j_dly[4] # FE1_j_dly[0] & FE1L194 # !FE1_j_dly[3];


--FE1L514 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1012
--operation mode is normal

FE1L514 = FE1_ring_data[7] & (FE1L744 # !FE1L963);


--FE1L614 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1013
--operation mode is normal

FE1L614 = FE1_j_dly[0] & FE1L289 & (!FE1L879 # !FE1_j_dly[2]);


--FE1L714 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1014
--operation mode is normal

FE1L714 = FE1_flagged_rl_compr_dly[9] & (FE1L543 # FE1_flagged_rl_compr_dly[8] & FE1L614) # !FE1_flagged_rl_compr_dly[9] & FE1_flagged_rl_compr_dly[8] & FE1L614;


--FE1L814 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1015
--operation mode is normal

FE1L814 = FE1_j_dly[0] & FE1_j_dly[2] & FE1_flagged_rl_compr_dly[10] & FE1L879;


--FE1L914 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1017
--operation mode is normal

FE1L914 = (FE1L514 # FE1L963 & (FE1L714 # FE1L814)) & CASCADE(FE1L214);


--FE1L373 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1031
--operation mode is normal

FE1L373 = FE1_flagged_rl_compr_dly[2] & FE1_j_dly[0] & FE1L879 & !FE1_j_dly[2];


--FE1L943 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1086
--operation mode is normal

FE1L943 = FE1_j_dly[2] & !FE1L863 & !FE1_j_dly[0] & !FE1_j_dly[1];


--FE1L473 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1036
--operation mode is normal

FE1L473 = (FE1L573 # FE1L373 # FE1_flagged_rl_compr_dly[1] & FE1L943) & CASCADE(FE1L193);


--EE2_fadc_prev[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[8]
--operation mode is normal

EE2_fadc_prev[8]_lut_out = EE2_charge_stamp_generator_state & QD1L9Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[8] & !AE2L1Q;
EE2_fadc_prev[8] = DFFE(EE2_fadc_prev[8]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_postpeak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[1]
--operation mode is normal

EE2_fadc_postpeak[1]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[2] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[1]);
EE2_fadc_postpeak[1] = DFFE(EE2_fadc_postpeak[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--FE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1084
--operation mode is normal

FE2L223 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[0] & FE2_j_dly[2] & FE2L879;


--FE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1089
--operation mode is normal

FE2L323 = (FE2L423 # FE2L223 # FE2_flagged_rl_compr_dly[1] & FE2L643) & CASCADE(FE2L054);


--FE2L474 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1140
--operation mode is normal

FE2L474 = FE2L647 & FE2_flagged_rl_compr_dly[2] & !FE2L747 # !FE2L647 & FE2_flagged_rl_compr_dly[3];


--FE2L574 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1141
--operation mode is normal

FE2L574 = FE2L847 & FE2_flagged_rl_compr_dly[0] & !FE2L947 # !FE2L847 & FE2_flagged_rl_compr_dly[1];


--FE2L674 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1146
--operation mode is normal

FE2L674 = (FE2L474 # FE2L993 & (FE2L774 # FE2L574)) & CASCADE(FE2L084);


--FE2L334 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~983
--operation mode is normal

FE2L334 = (FE2_j_dly[0] & FE2_j_dly[2] & FE2_flagged_rl_compr_dly[10] & FE2L679) & CASCADE(FE2L983);


--FE2L434 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~984
--operation mode is normal

FE2L434 = (FE2L089 & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[6] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[7])) & CASCADE(FE2L953);


--FE2L963 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~105
--operation mode is normal

FE2L963 = FE2_j_dly[4] # FE2_j_dly[0] & FE2L094 # !FE2_j_dly[3];


--FE2L414 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1012
--operation mode is normal

FE2L414 = FE2_ring_data[7] & (FE2L644 # !FE2L963);


--FE2L514 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1013
--operation mode is normal

FE2L514 = FE2_j_dly[0] & FE2L089 & (!FE2L879 # !FE2_j_dly[2]);


--FE2L614 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1014
--operation mode is normal

FE2L614 = FE2_flagged_rl_compr_dly[9] & (FE2L643 # FE2_flagged_rl_compr_dly[8] & FE2L514) # !FE2_flagged_rl_compr_dly[9] & FE2_flagged_rl_compr_dly[8] & FE2L514;


--FE2L714 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1015
--operation mode is normal

FE2L714 = FE2_j_dly[0] & FE2_j_dly[2] & FE2_flagged_rl_compr_dly[10] & FE2L879;


--FE2L814 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1017
--operation mode is normal

FE2L814 = (FE2L414 # FE2L963 & (FE2L614 # FE2L714)) & CASCADE(FE2L114);


--FE2L373 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1031
--operation mode is normal

FE2L373 = FE2_flagged_rl_compr_dly[2] & FE2_j_dly[0] & FE2L879 & !FE2_j_dly[2];


--FE2L053 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1086
--operation mode is normal

FE2L053 = FE2_j_dly[2] & !FE2L863 & !FE2_j_dly[0] & !FE2_j_dly[1];


--FE2L473 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1036
--operation mode is normal

FE2L473 = (FE2L573 # FE2L373 # FE2_flagged_rl_compr_dly[1] & FE2L053) & CASCADE(FE2L093);


--EE1_fadc_prev[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[1]
--operation mode is normal

EE1_fadc_prev[1]_lut_out = EE1_charge_stamp_generator_state & QD1L2Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[1] & !AE1L1Q;
EE1_fadc_prev[1] = DFFE(EE1_fadc_prev[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[0]
--operation mode is normal

EE1_fadc_prev[0]_lut_out = EE1_charge_stamp_generator_state & QD1L1Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[0] & !AE1L1Q;
EE1_fadc_prev[0] = DFFE(EE1_fadc_prev[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[9]
--operation mode is normal

EE1_fadc_prev[9]_lut_out = EE1_charge_stamp_generator_state & QD1L01Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[9] & !AE1L1Q;
EE1_fadc_prev[9] = DFFE(EE1_fadc_prev[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[1]
--operation mode is normal

EE2_fadc_prev[1]_lut_out = EE2_charge_stamp_generator_state & QD1L2Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[1] & !AE2L1Q;
EE2_fadc_prev[1] = DFFE(EE2_fadc_prev[1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[0]
--operation mode is normal

EE2_fadc_prev[0]_lut_out = EE2_charge_stamp_generator_state & QD1L1Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[0] & !AE2L1Q;
EE2_fadc_prev[0] = DFFE(EE2_fadc_prev[0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[9]
--operation mode is normal

EE2_fadc_prev[9]_lut_out = EE2_charge_stamp_generator_state & QD1L01Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[9] & !AE2L1Q;
EE2_fadc_prev[9] = DFFE(EE2_fadc_prev[9]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[2]
--operation mode is normal

EE1_fadc_prev[2]_lut_out = EE1_charge_stamp_generator_state & QD1L3Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[2] & !AE1L1Q;
EE1_fadc_prev[2] = DFFE(EE1_fadc_prev[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_postpeak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[3]
--operation mode is normal

EE1_fadc_postpeak[3]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[4] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[3]);
EE1_fadc_postpeak[3] = DFFE(EE1_fadc_postpeak[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_prev[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[2]
--operation mode is normal

EE2_fadc_prev[2]_lut_out = EE2_charge_stamp_generator_state & QD1L3Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[2] & !AE2L1Q;
EE2_fadc_prev[2] = DFFE(EE2_fadc_prev[2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[3]
--operation mode is normal

EE1_fadc_prev[3]_lut_out = EE1_charge_stamp_generator_state & QD1L4Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[3] & !AE1L1Q;
EE1_fadc_prev[3] = DFFE(EE1_fadc_prev[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[3]
--operation mode is normal

EE2_fadc_prev[3]_lut_out = EE2_charge_stamp_generator_state & QD1L4Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[3] & !AE2L1Q;
EE2_fadc_prev[3] = DFFE(EE2_fadc_prev[3]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[4]
--operation mode is normal

EE1_fadc_prev[4]_lut_out = EE1_charge_stamp_generator_state & QD1L5Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[4] & !AE1L1Q;
EE1_fadc_prev[4] = DFFE(EE1_fadc_prev[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_prev[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[4]
--operation mode is normal

EE2_fadc_prev[4]_lut_out = EE2_charge_stamp_generator_state & QD1L5Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[4] & !AE2L1Q;
EE2_fadc_prev[4] = DFFE(EE2_fadc_prev[4]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_prev[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[5]
--operation mode is normal

EE1_fadc_prev[5]_lut_out = EE1_charge_stamp_generator_state & QD1L6Q # !EE1_charge_stamp_generator_state & EE1_fadc_prev[5] & !AE1L1Q;
EE1_fadc_prev[5] = DFFE(EE1_fadc_prev[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1_fadc_postpeak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[6]
--operation mode is normal

EE1_fadc_postpeak[6]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[7] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[6]);
EE1_fadc_postpeak[6] = DFFE(EE1_fadc_postpeak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--EE2_fadc_prev[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[5]
--operation mode is normal

EE2_fadc_prev[5]_lut_out = EE2_charge_stamp_generator_state & QD1L6Q # !EE2_charge_stamp_generator_state & EE2_fadc_prev[5] & !AE2L1Q;
EE2_fadc_prev[5] = DFFE(EE2_fadc_prev[5]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE2_fadc_postpeak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[6]
--operation mode is normal

EE2_fadc_postpeak[6]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[7] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[6]);
EE2_fadc_postpeak[6] = DFFE(EE2_fadc_postpeak[6]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--EE1_peak_range is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_range
--operation mode is normal

EE1_peak_range_lut_out = EE1_fadc_peak0[9] & EE1_charge_stamp_generator_state;
EE1_peak_range = DFFE(EE1_peak_range_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--GE1_header_compr[87] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[87]
--operation mode is normal

GE1_header_compr[87]_lut_out = WD1_header_1.trigger_word[5] & (WD1_header_0.trigger_word[5] # WD1_rd_ptr[0]) # !WD1_header_1.trigger_word[5] & WD1_header_0.trigger_word[5] & !WD1_rd_ptr[0];
GE1_header_compr[87] = DFFE(GE1_header_compr[87]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[95] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[95]
--operation mode is normal

GE1_header_compr[95]_lut_out = VCC;
GE1_header_compr[95] = DFFE(GE1_header_compr[95]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~590
--operation mode is normal

GE1L251 = GE1L022 & GE1_header_compr[95] & !GE1L122 # !GE1L022 & GE1_header_compr[87];


--GE1_header_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7]
--operation mode is normal

GE1_header_compr[7]_lut_out = WD1_header_1.chargestamp[7] & (WD1_header_0.chargestamp[7] # WD1_rd_ptr[0]) # !WD1_header_1.chargestamp[7] & WD1_header_0.chargestamp[7] & !WD1_rd_ptr[0];
GE1_header_compr[7] = DFFE(GE1_header_compr[7]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~591
--operation mode is normal

GE1L351 = GE1_header_compr[7] & GE1L114 & (GE1_ram_address_header[2] # !GE1L253);


--GE1_header_compr[103] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[103]
--operation mode is normal

GE1_header_compr[103]_lut_out = WD1_header_1.timestamp[39] & (WD1_header_0.timestamp[39] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[39] & WD1_header_0.timestamp[39] & !WD1_rd_ptr[0];
GE1_header_compr[103] = DFFE(GE1_header_compr[103]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1_header_compr[111] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[111]
--operation mode is normal

GE1_header_compr[111]_lut_out = WD1_header_1.timestamp[47] & (WD1_header_0.timestamp[47] # WD1_rd_ptr[0]) # !WD1_header_1.timestamp[47] & WD1_header_0.timestamp[47] & !WD1_rd_ptr[0];
GE1_header_compr[111] = DFFE(GE1_header_compr[111]_lut_out, !GLOBAL(TE1_outclock0), !L1L4Q, , GE1L03);


--GE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~592
--operation mode is normal

GE1L451 = GE1L222 & GE1_header_compr[111] & !GE1L322 # !GE1L222 & GE1_header_compr[103];


--GE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~594
--operation mode is normal

GE1L551 = (GE1L251 # GE1L061 & (GE1L351 # GE1L451)) & CASCADE(GE1L461);


--EE2_fadc_postpeak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[7]
--operation mode is normal

EE2_fadc_postpeak[7]_lut_out = EE2_charge_stamp_generator_state & (EE2_fadc_peak0[9] & EE2_fadc_postpeak0[8] # !EE2_fadc_peak0[9] & EE2_fadc_postpeak0[7]);
EE2_fadc_postpeak[7] = DFFE(EE2_fadc_postpeak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L08);


--GB1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1]
--operation mode is normal

GB1_srg[1]_lut_out = GB1L52 # GB1L24Q & RB1_dffs[1];
GB1_srg[1] = DFFE(GB1_srg[1]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722
--operation mode is normal

GB1L42 = GB1_srg[1] & (GB1L34Q # GB1_srg[2] & !GB1L14Q) # !GB1_srg[1] & GB1_srg[2] & !GB1L14Q;


--RB3_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

RB3_dffs[6]_lut_out = M1_COMM_ctrl_local.id[6] & (RB3_dffs[7] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[6] & RB3_dffs[7] & !WC1_ID_LOAD;
RB3_dffs[6] = DFFE(RB3_dffs[6]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--BC2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4]
--operation mode is normal

BC2_SRG[4]_lut_out = WC1_STF # RC1_crc32_en & BC2_i7 # !RC1_crc32_en & BC2_SRG[4];
BC2_SRG[4] = DFFE(BC2_SRG[4]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8
--operation mode is normal

BC2_i8 = BC2_SRG[4] $ BC2_SRG[31];


--BC2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28]
--operation mode is normal

BC2_SRG[28]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[27] # !RC1_crc32_en & BC2_SRG[28];
BC2_SRG[28] = DFFE(BC2_SRG[28]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5]
--operation mode is normal

RC1_srg[5]_lut_out = RC1L52 # RC1L02 & RC1L45Q;
RC1_srg[5] = DFFE(RC1_srg[5]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~851
--operation mode is normal

RC1L42 = RC1_srg[5] & (RC1L55Q # RC1_srg[6] & !RC1L35Q) # !RC1_srg[5] & RC1_srg[6] & !RC1L35Q;


--BC2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20]
--operation mode is normal

BC2_SRG[20]_lut_out = WC1_STF # RC1_crc32_en & BC2_SRG[19] # !RC1_crc32_en & BC2_SRG[20];
BC2_SRG[20] = DFFE(BC2_SRG[20]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--BC2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12]
--operation mode is normal

BC2_SRG[12]_lut_out = WC1_STF # RC1_crc32_en & BC2_i13 # !RC1_crc32_en & BC2_SRG[12];
BC2_SRG[12] = DFFE(BC2_SRG[12]_lut_out, GLOBAL(TE1_outclock0), , , !S1_CLR_BUF);


--RB2_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

RB2_dffs[6]_lut_out = Q44_sload_path[6] & (RB2_dffs[7] # V1L91Q) # !Q44_sload_path[6] & RB2_dffs[7] & !V1L91Q;
RB2_dffs[6] = DFFE(RB2_dffs[6]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

RB5_dffs[6]_lut_out = Q44_sload_path[6] & (RB5_dffs[7] # DC1L9Q) # !Q44_sload_path[6] & RB5_dffs[7] & !DC1L9Q;
RB5_dffs[6] = DFFE(RB5_dffs[6]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--BC2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12
--operation mode is normal

BC2_i12 = BC2_SRG[10] $ BC2_SRG[31];


--DD94L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD94L1 = WC1L97Q # WC1L27Q & BC2_SRG[12] # !WC1L27Q & BC2_SRG[4];


--DD94L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD94L2 = (WC1L27Q & BC2_SRG[28] # !WC1L27Q & BC2_SRG[20] # !WC1L97Q) & CASCADE(DD94L1);


--DD84L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD84L1 = WC1L97Q # WC1L27Q & DF1_portadataout[12] # !WC1L27Q & DF1_portadataout[4];


--DD84L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD84L2 = (WC1L27Q & DF1_portadataout[28] # !WC1L27Q & DF1_portadataout[20] # !WC1L97Q) & CASCADE(DD84L1);


--DD15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

DD15L1 = WC1L27Q # WC1L97Q;


--DD15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

DD15L2 = (WC1L27Q & RB2_dffs[4] # !WC1L27Q & RB5_dffs[4] # !WC1L97Q) & CASCADE(DD15L1);


--DD05L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

DD05L1 = WC1L97Q # S1_SND_TC_DAT & !WC1L27Q;


--DD05L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

DD05L2 = (Q51_pre_out[4] & !WC1L27Q # !WC1L97Q) & CASCADE(DD05L1);


--MC1_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
MC1_q[6]_data_in = COM_AD_D[8];
MC1_q[6]_write_enable = KC1_valid_wreq;
MC1_q[6]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[6]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[6]_clear_0 = !DC1L41Q;
MC1_q[6]_clock_enable_1 = KC1_valid_rreq;
MC1_q[6]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[6]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[6] = MEMORY_SEGMENT(MC1_q[6]_data_in, MC1_q[6]_write_enable, MC1_q[6]_clock_0, MC1_q[6]_clock_1, MC1_q[6]_clear_0, , , MC1_q[6]_clock_enable_1, VCC, MC1_q[6]_write_address, MC1_q[6]_read_address);


--DD17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD17L1 = WC1L97Q # MC1_q[6] & !WC1L27Q;


--DD17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD17L2 = (RB3_dffs[6] & !WC1L27Q # !WC1L97Q) & CASCADE(DD17L1);


--DD07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD07L1 = WC1L49Q # WC1L68Q & DD76L2 # !WC1L68Q & DD66L2;


--DD07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

DD07L2 = (WC1L68Q & DD96L2 # !WC1L68Q & DD86L2 # !WC1L49Q) & CASCADE(DD07L1);


--ME1L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~500
--operation mode is normal

ME1L614 = ME1L433 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~502
--operation mode is normal

ME1L814 = ME1L063 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][2]
--operation mode is normal

ME1_pre_timer_up[3][2]_lut_out = ME1L233 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][2] = DFFE(ME1_pre_timer_up[3][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][2]
--operation mode is normal

ME1_pre_timer_up[1][2]_lut_out = ME1L853 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][2] = DFFE(ME1_pre_timer_up[1][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~503
--operation mode is normal

ME1L914 = ME1L373 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~501
--operation mode is normal

ME1L714 = ME1L743 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][2]
--operation mode is normal

ME1_pre_timer_up[0][2]_lut_out = ME1L173 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][2] = DFFE(ME1_pre_timer_up[0][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][2]
--operation mode is normal

ME1_pre_timer_up[2][2]_lut_out = ME1L543 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][2] = DFFE(ME1_pre_timer_up[2][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~358
--operation mode is normal

ME2L043 = ME2L601 & (M1_LC_ctrl_local.lc_cable_length_up[1][2] # !ME2L985) # !ME2L601 & ME2L985 & M1_LC_ctrl_local.lc_cable_length_up[0][2];


--ME2L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~359
--operation mode is normal

ME2L143 = ME2L043 & (ME2L985 # !M1_LC_ctrl_local.lc_cable_length_up[3][2]) # !ME2L043 & M1_LC_ctrl_local.lc_cable_length_up[2][2] & !ME2L985;


--ME2L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~346
--operation mode is normal

ME2L823 = ME2L701 & (M1_LC_ctrl_local.lc_cable_length_down[1][2] # !ME2L095) # !ME2L701 & ME2L095 & M1_LC_ctrl_local.lc_cable_length_down[0][2];


--ME2L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~347
--operation mode is normal

ME2L923 = ME2L823 & (ME2L095 # !M1_LC_ctrl_local.lc_cable_length_down[3][2]) # !ME2L823 & M1_LC_ctrl_local.lc_cable_length_down[2][2] & !ME2L095;


--ME1L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~496
--operation mode is normal

ME1L214 = ME1L282 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~498
--operation mode is normal

ME1L414 = ME1L803 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][2]
--operation mode is normal

ME1_pre_timer_down[3][2]_lut_out = ME1L082 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][2] = DFFE(ME1_pre_timer_down[3][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][2]
--operation mode is normal

ME1_pre_timer_down[1][2]_lut_out = ME1L603 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][2] = DFFE(ME1_pre_timer_down[1][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~499
--operation mode is normal

ME1L514 = ME1L123 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~497
--operation mode is normal

ME1L314 = ME1L592 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][2]
--operation mode is normal

ME1_pre_timer_down[0][2]_lut_out = ME1L913 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][2] = DFFE(ME1_pre_timer_down[0][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][2]
--operation mode is normal

ME1_pre_timer_down[2][2]_lut_out = ME1L392 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][2] = DFFE(ME1_pre_timer_down[2][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L165 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~644
--operation mode is normal

ME2L165 = ME2L974 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~646
--operation mode is normal

ME2L365 = ME2L505 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][2]
--operation mode is normal

ME2_pre_timer_up[3][2]_lut_out = ME2L774 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][2] = DFFE(ME2_pre_timer_up[3][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][2]
--operation mode is normal

ME2_pre_timer_up[1][2]_lut_out = ME2L305 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][2] = DFFE(ME2_pre_timer_up[1][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L465 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~647
--operation mode is normal

ME2L465 = ME2L815 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L265 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~645
--operation mode is normal

ME2L265 = ME2L294 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][2]
--operation mode is normal

ME2_pre_timer_up[0][2]_lut_out = ME2L615 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][2] = DFFE(ME2_pre_timer_up[0][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][2]
--operation mode is normal

ME2_pre_timer_up[2][2]_lut_out = ME2L094 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][2] = DFFE(ME2_pre_timer_up[2][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L755 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~640
--operation mode is normal

ME2L755 = ME2L724 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L955 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~642
--operation mode is normal

ME2L955 = ME2L354 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][2]
--operation mode is normal

ME2_pre_timer_down[3][2]_lut_out = ME2L524 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][2] = DFFE(ME2_pre_timer_down[3][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][2]
--operation mode is normal

ME2_pre_timer_down[1][2]_lut_out = ME2L154 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][2] = DFFE(ME2_pre_timer_down[1][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L065 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~643
--operation mode is normal

ME2L065 = ME2L664 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L855 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~641
--operation mode is normal

ME2L855 = ME2L044 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][2]
--operation mode is normal

ME2_pre_timer_down[0][2]_lut_out = ME2L464 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][2] = DFFE(ME2_pre_timer_down[0][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][2]
--operation mode is normal

ME2_pre_timer_down[2][2]_lut_out = ME2L834 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][2] = DFFE(ME2_pre_timer_down[2][2]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L5201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7911
--operation mode is normal

FE2L5201 = FE2_data_supr0[7] & (FE2_data_supr0[9] $ FE2_data_t0[9] # !FE2_data_t0[7]) # !FE2_data_supr0[7] & (FE2_data_t0[7] # FE2_data_supr0[9] $ FE2_data_t0[9]);


--FE2L6201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7912
--operation mode is normal

FE2L6201 = FE2_data_supr0[1] & (FE2_data_supr0[0] $ FE2_data_t0[0] # !FE2_data_t0[1]) # !FE2_data_supr0[1] & (FE2_data_t0[1] # FE2_data_supr0[0] $ FE2_data_t0[0]);


--FE2L7201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7913
--operation mode is normal

FE2L7201 = FE2_data_supr0[5] & (FE2_data_supr0[3] $ FE2_data_t0[3] # !FE2_data_t0[5]) # !FE2_data_supr0[5] & (FE2_data_t0[5] # FE2_data_supr0[3] $ FE2_data_t0[3]);


--FE2L8201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7914
--operation mode is normal

FE2L8201 = FE2_data_supr0[6] & (FE2_data_supr0[2] $ FE2_data_t0[2] # !FE2_data_t0[6]) # !FE2_data_supr0[6] & (FE2_data_t0[6] # FE2_data_supr0[2] $ FE2_data_t0[2]);


--FE2L9201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7915
--operation mode is normal

FE2L9201 = FE2L5201 # FE2L6201 # FE2L7201 # FE2L8201;


--FE2_i538 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i538
--operation mode is normal

FE2_i538 = FE2_data_supr0[4] $ FE2_data_t0[4];


--FE2L0301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7916
--operation mode is normal

FE2L0301 = FE2L3311Q # FE2L2311Q # FE2L1311Q # !FE2L83;


--FE2L1301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7917
--operation mode is normal

FE2L1301 = !FE2L5211Q & !FE2L8311Q;


--FE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~553
--operation mode is normal

FE2L692 = FE2_l[3] $ (FE2_l[2] # FE2_l[1] # !FE2L922);


--FE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~554
--operation mode is normal

FE2L792 = FE2L682 & (FE2L992 # FE2L692 & !FE2_i1219);


--FE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~555
--operation mode is normal

FE2L892 = FE2L792 # FE2L152 & FE2_l[3] & FE2L4801Q;


--FE2_m[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[2]
--operation mode is normal

FE2_m[2]_lut_out = FE2_st_mach_init & (FE2L003 # FE2L103 # FE2L303);
FE2_m[2] = DFFE(FE2_m[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~918
--operation mode is normal

FE2L471 = (FE2_j[3] & !FE2_j[2] # !FE2_j[3] & (FE2_j[2] # FE2_j[1] & !FE2L2001)) & CASCADE(FE2L371);


--FE2L371 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~917
--operation mode is normal

FE2L371 = FE2_flagged_rl_compr[0] & (FE2L3411Q # FE2L1411Q & !FE2_init_k);


--FE1L6201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7885
--operation mode is normal

FE1L6201 = FE1_data_supr0[7] & (FE1_data_supr0[9] $ FE1_data_t0[9] # !FE1_data_t0[7]) # !FE1_data_supr0[7] & (FE1_data_t0[7] # FE1_data_supr0[9] $ FE1_data_t0[9]);


--FE1L7201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7886
--operation mode is normal

FE1L7201 = FE1_data_supr0[1] & (FE1_data_supr0[0] $ FE1_data_t0[0] # !FE1_data_t0[1]) # !FE1_data_supr0[1] & (FE1_data_t0[1] # FE1_data_supr0[0] $ FE1_data_t0[0]);


--FE1L8201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7887
--operation mode is normal

FE1L8201 = FE1_data_supr0[5] & (FE1_data_supr0[3] $ FE1_data_t0[3] # !FE1_data_t0[5]) # !FE1_data_supr0[5] & (FE1_data_t0[5] # FE1_data_supr0[3] $ FE1_data_t0[3]);


--FE1L9201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7888
--operation mode is normal

FE1L9201 = FE1_data_supr0[6] & (FE1_data_supr0[2] $ FE1_data_t0[2] # !FE1_data_t0[6]) # !FE1_data_supr0[6] & (FE1_data_t0[6] # FE1_data_supr0[2] $ FE1_data_t0[2]);


--FE1L0301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7889
--operation mode is normal

FE1L0301 = FE1L6201 # FE1L7201 # FE1L8201 # FE1L9201;


--FE1_i538 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i538
--operation mode is normal

FE1_i538 = FE1_data_supr0[4] $ FE1_data_t0[4];


--FE1L1301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7890
--operation mode is normal

FE1L1301 = FE1L3311Q # FE1L2311Q # FE1L1311Q # !FE1L83;


--FE1L2301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7891
--operation mode is normal

FE1L2301 = !FE1L5211Q & !FE1L8311Q;


--FE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~553
--operation mode is normal

FE1L592 = FE1_l[3] $ (FE1_l[2] # FE1_l[1] # !FE1L822);


--FE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~554
--operation mode is normal

FE1L692 = FE1L582 & (FE1L892 # FE1L592 & !FE1_i1219);


--FE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~555
--operation mode is normal

FE1L792 = FE1L692 # FE1L052 & FE1_l[3] & FE1L4801Q;


--FE1_m[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[2]
--operation mode is normal

FE1_m[2]_lut_out = FE1_st_mach_init & (FE1L992 # FE1L003 # FE1L203);
FE1_m[2] = DFFE(FE1_m[2]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~928
--operation mode is normal

FE1L471 = (FE1_j[3] & !FE1_j[2] # !FE1_j[3] & (FE1_j[2] # FE1_j[1] & !FE1L4001)) & CASCADE(FE1L371);


--FE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~927
--operation mode is normal

FE1L371 = FE1_flagged_rl_compr[0] & (FE1L3411Q # FE1L1411Q & !FE1_init_k);


--EE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~144
--operation mode is normal

EE1L701 = !Q72_sload_path[0] & !Q72_sload_path[1] & !Q72_sload_path[2] & !Q72_sload_path[3];

--EE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~149
--operation mode is normal

EE1L901 = !Q72_sload_path[0] & !Q72_sload_path[1] & !Q72_sload_path[2] & !Q72_sload_path[3];


--EE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i369~174
--operation mode is normal

EE1L48 = EE1_post_peak_flag & (Q72_sload_path[4] & !EE1L701 # !EE1L501);


--EE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~144
--operation mode is normal

EE2L701 = !Q33_sload_path[0] & !Q33_sload_path[1] & !Q33_sload_path[2] & !Q33_sload_path[3];

--EE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~149
--operation mode is normal

EE2L901 = !Q33_sload_path[0] & !Q33_sload_path[1] & !Q33_sload_path[2] & !Q33_sload_path[3];


--EE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i369~174
--operation mode is normal

EE2L48 = EE2_post_peak_flag & (Q33_sload_path[4] & !EE2L701 # !EE2L501);


--EE1_fadc_postpeak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[7]
--operation mode is normal

EE1_fadc_postpeak0[7]_lut_out = EE1_charge_stamp_generator_state & (EE1L67 & QD1L8Q # !EE1L67 & EE1_fadc_postpeak0[7]);
EE1_fadc_postpeak0[7] = DFFE(EE1_fadc_postpeak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L77);


--EE2_fadc_postpeak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[7]
--operation mode is normal

EE2_fadc_postpeak0[7]_lut_out = EE2_charge_stamp_generator_state & (EE2L67 & QD1L8Q # !EE2L67 & EE2_fadc_postpeak0[7]);
EE2_fadc_postpeak0[7] = DFFE(EE2_fadc_postpeak0[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE2L77);


--WD1_header_1.chargestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[7]
--operation mode is normal

WD1_header_1.chargestamp[7]_lut_out = EE1_fadc_postpeak[7];
WD1_header_1.chargestamp[7] = DFFE(WD1_header_1.chargestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L511);


--WD1_header_0.chargestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[7]
--operation mode is normal

WD1_header_0.chargestamp[7]_lut_out = EE1_fadc_postpeak[7];
WD1_header_0.chargestamp[7] = DFFE(WD1_header_0.chargestamp[7]_lut_out, GLOBAL(TE1_outclock1), , , WD1L2);


--GB1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0]
--operation mode is normal

GB1_srg[0]_lut_out = GB1L24Q & (RB1_dffs[0] # GB1_srg[0] & !GB1L14Q) # !GB1L24Q & GB1_srg[0] & !GB1L14Q;
GB1_srg[0] = DFFE(GB1_srg[0]_lut_out, GLOBAL(TE1_outclock0), , , GB1L82);


--GB1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723
--operation mode is normal

GB1L52 = GB1_srg[0] & (GB1L34Q # GB1_srg[1] & !GB1L14Q) # !GB1_srg[0] & GB1_srg[1] & !GB1L14Q;


--RB3_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

RB3_dffs[7]_lut_out = M1_COMM_ctrl_local.id[7] & (RB3_dffs[8] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[7] & RB3_dffs[8] & !WC1_ID_LOAD;
RB3_dffs[7] = DFFE(RB3_dffs[7]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--BC2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7
--operation mode is normal

BC2_i7 = BC2_SRG[3] $ BC2_SRG[31];


--MC1_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
MC1_q[7]_data_in = COM_AD_D[9];
MC1_q[7]_write_enable = KC1_valid_wreq;
MC1_q[7]_clock_0 = GLOBAL(TE1_outclock0);
MC1_q[7]_clock_1 = GLOBAL(TE1_outclock0);
MC1_q[7]_clear_0 = !DC1L41Q;
MC1_q[7]_clock_enable_1 = KC1_valid_rreq;
MC1_q[7]_write_address = WR_ADDR(Q31_sload_path[0], Q31_sload_path[1], Q31_sload_path[2], Q31_sload_path[3], Q31_sload_path[4], Q31_sload_path[5]);
MC1_q[7]_read_address = RD_ADDR(MC1L21, Q21_sload_path[0], Q21_sload_path[1], Q21_sload_path[2], Q21_sload_path[3], Q21_sload_path[4]);
MC1_q[7] = MEMORY_SEGMENT(MC1_q[7]_data_in, MC1_q[7]_write_enable, MC1_q[7]_clock_0, MC1_q[7]_clock_1, MC1_q[7]_clear_0, , , MC1_q[7]_clock_enable_1, VCC, MC1_q[7]_write_address, MC1_q[7]_read_address);


--DD08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

DD08L1 = WC1L97Q # MC1_q[7] & !WC1L27Q;


--DD08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

DD08L2 = (RB3_dffs[7] & !WC1L27Q # !WC1L97Q) & CASCADE(DD08L1);


--DD97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

DD97L1 = WC1L49Q # WC1L68Q & DD67L2 # !WC1L68Q & DD57L3;


--DD97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

DD97L2 = (WC1L68Q & DD87L1 # !WC1L68Q & DD77L2 # !WC1L49Q) & CASCADE(DD97L1);


--RC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]
--operation mode is normal

RC1_srg[4]_lut_out = RC1L62 # RC1L21 # RC1_srg[3] & RC1L55Q;
RC1_srg[4] = DFFE(RC1_srg[4]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~853
--operation mode is normal

RC1L52 = RC1_srg[4] & (RC1L55Q # RC1_srg[5] & !RC1L35Q) # !RC1_srg[4] & RC1_srg[5] & !RC1L35Q;


--BC2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13
--operation mode is normal

BC2_i13 = BC2_SRG[11] $ BC2_SRG[31];


--RB2_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

RB2_dffs[7]_lut_out = Q44_sload_path[7] & (RB2_dffs[8] # V1L91Q) # !Q44_sload_path[7] & RB2_dffs[8] & !V1L91Q;
RB2_dffs[7] = DFFE(RB2_dffs[7]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

RB5_dffs[7]_lut_out = Q44_sload_path[7] & (RB5_dffs[8] # DC1L9Q) # !Q44_sload_path[7] & RB5_dffs[8] & !DC1L9Q;
RB5_dffs[7] = DFFE(RB5_dffs[7]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DD85L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD85L1 = WC1L97Q # WC1L27Q & BC2_SRG[13] # !WC1L27Q & BC2_SRG[5];


--DD85L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD85L2 = (WC1L27Q & BC2_SRG[29] # !WC1L27Q & BC2_SRG[21] # !WC1L97Q) & CASCADE(DD85L1);


--DD75L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD75L1 = WC1L97Q # WC1L27Q & DF1_portadataout[13] # !WC1L27Q & DF1_portadataout[5];


--DD75L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD75L2 = (WC1L27Q & DF1_portadataout[29] # !WC1L27Q & DF1_portadataout[21] # !WC1L97Q) & CASCADE(DD75L1);


--DD06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

DD06L1 = WC1L97Q # !WC1L27Q;


--DD06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

DD06L2 = (WC1L27Q & RB2_dffs[5] # !WC1L27Q & RB5_dffs[5] # !WC1L97Q) & CASCADE(DD06L1);


--DD95L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

DD95L1 = WC1L97Q # WC1L27Q & YC1L6Q # !WC1L27Q & S1_SND_TC_DAT;


--DD95L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

DD95L2 = (Q51_pre_out[5] & !WC1L27Q # !WC1L97Q) & CASCADE(DD95L1);


--ME1L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~508
--operation mode is normal

ME1L424 = ME1L233 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~510
--operation mode is normal

ME1L624 = ME1L853 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][1]
--operation mode is normal

ME1_pre_timer_up[3][1]_lut_out = ME1L033 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][1] = DFFE(ME1_pre_timer_up[3][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][1]
--operation mode is normal

ME1_pre_timer_up[1][1]_lut_out = ME1L653 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][1] = DFFE(ME1_pre_timer_up[1][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~511
--operation mode is normal

ME1L724 = ME1L173 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~509
--operation mode is normal

ME1L524 = ME1L543 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][1]
--operation mode is normal

ME1_pre_timer_up[0][1]_lut_out = ME1L963 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][1] = DFFE(ME1_pre_timer_up[0][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][1]
--operation mode is normal

ME1_pre_timer_up[2][1]_lut_out = ME1L343 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][1] = DFFE(ME1_pre_timer_up[2][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~360
--operation mode is normal

ME2L243 = ME2L985 & !ME2L601 & M1_LC_ctrl_local.lc_cable_length_up[0][1] # !ME2L985 & (ME2L601 # !M1_LC_ctrl_local.lc_cable_length_up[2][1]);


--ME2L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~361
--operation mode is normal

ME2L343 = ME2L243 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] # !ME2L601) # !ME2L243 & !M1_LC_ctrl_local.lc_cable_length_up[1][1] & ME2L601;


--ME2L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~348
--operation mode is normal

ME2L033 = ME2L095 & !ME2L701 & M1_LC_ctrl_local.lc_cable_length_down[0][1] # !ME2L095 & (ME2L701 # !M1_LC_ctrl_local.lc_cable_length_down[2][1]);


--ME2L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~349
--operation mode is normal

ME2L133 = ME2L033 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] # !ME2L701) # !ME2L033 & !M1_LC_ctrl_local.lc_cable_length_down[1][1] & ME2L701;


--ME1L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~504
--operation mode is normal

ME1L024 = ME1L082 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~506
--operation mode is normal

ME1L224 = ME1L603 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][1]
--operation mode is normal

ME1_pre_timer_down[3][1]_lut_out = ME1L872 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][1] = DFFE(ME1_pre_timer_down[3][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][1]
--operation mode is normal

ME1_pre_timer_down[1][1]_lut_out = ME1L403 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][1] = DFFE(ME1_pre_timer_down[1][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~507
--operation mode is normal

ME1L324 = ME1L913 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~505
--operation mode is normal

ME1L124 = ME1L392 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][1]
--operation mode is normal

ME1_pre_timer_down[0][1]_lut_out = ME1L713 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][1] = DFFE(ME1_pre_timer_down[0][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][1]
--operation mode is normal

ME1_pre_timer_down[2][1]_lut_out = ME1L192 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][1] = DFFE(ME1_pre_timer_down[2][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L965 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~652
--operation mode is normal

ME2L965 = ME2L774 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L175 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~654
--operation mode is normal

ME2L175 = ME2L305 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][1]
--operation mode is normal

ME2_pre_timer_up[3][1]_lut_out = ME2L574 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][1] = DFFE(ME2_pre_timer_up[3][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][1]
--operation mode is normal

ME2_pre_timer_up[1][1]_lut_out = ME2L105 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][1] = DFFE(ME2_pre_timer_up[1][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L275 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~655
--operation mode is normal

ME2L275 = ME2L615 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L075 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~653
--operation mode is normal

ME2L075 = ME2L094 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][1]
--operation mode is normal

ME2_pre_timer_up[0][1]_lut_out = ME2L415 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][1] = DFFE(ME2_pre_timer_up[0][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][1]
--operation mode is normal

ME2_pre_timer_up[2][1]_lut_out = ME2L884 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][1] = DFFE(ME2_pre_timer_up[2][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L565 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~648
--operation mode is normal

ME2L565 = ME2L524 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L765 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~650
--operation mode is normal

ME2L765 = ME2L154 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][1]
--operation mode is normal

ME2_pre_timer_down[3][1]_lut_out = ME2L324 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][1] = DFFE(ME2_pre_timer_down[3][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][1]
--operation mode is normal

ME2_pre_timer_down[1][1]_lut_out = ME2L944 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][1] = DFFE(ME2_pre_timer_down[1][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L865 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~651
--operation mode is normal

ME2L865 = ME2L464 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L665 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~649
--operation mode is normal

ME2L665 = ME2L834 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][1]
--operation mode is normal

ME2_pre_timer_down[0][1]_lut_out = ME2L264 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][1] = DFFE(ME2_pre_timer_down[0][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][1]
--operation mode is normal

ME2_pre_timer_down[2][1]_lut_out = ME2L634 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][1] = DFFE(ME2_pre_timer_down[2][1]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~457
--operation mode is normal

FE2L003 = FE2_m[2] & (FE2L092 # FE2L4801Q & !FE2L152);


--FE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~458
--operation mode is normal

FE2L103 = FE2L052 & FE2_l[2] & FE2L4801Q & !FE2L813;


--FE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~459
--operation mode is normal

FE2L203 = FE2L7311Q & FE2L919 # !FE2L7311Q & (FE2L788 & !FE2L967 # !FE2L788 & FE2L919);


--FE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~460
--operation mode is normal

FE2L303 = FE2L682 & (FE2L532 & FE2L203 # !FE2L532 & FE2_l[2]);


--FE2_m[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[1]
--operation mode is normal

FE2_m[1]_lut_out = FE2_st_mach_init & (FE2L403 # FE2L503 # FE2L603);
FE2_m[1] = DFFE(FE2_m[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--FE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~457
--operation mode is normal

FE1L992 = FE1_m[2] & (FE1L982 # FE1L4801Q & !FE1L052);


--FE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~458
--operation mode is normal

FE1L003 = FE1L942 & FE1_l[2] & FE1L4801Q & !FE1L713;


--FE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~459
--operation mode is normal

FE1L103 = FE1L7311Q & FE1L819 # !FE1L7311Q & (FE1L688 & !FE1L867 # !FE1L688 & FE1L819);


--FE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~460
--operation mode is normal

FE1L203 = FE1L582 & (FE1L432 & FE1L103 # !FE1L432 & FE1_l[2]);


--FE1_m[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[1]
--operation mode is normal

FE1_m[1]_lut_out = FE1_st_mach_init & (FE1L303 # FE1L403 # FE1L503);
FE1_m[1] = DFFE(FE1_m[1]_lut_out, !GLOBAL(TE1_outclock1), !L1L4Q, , );


--EE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~148
--operation mode is normal

EE1L801 = (Q72_sload_path[4] & !Q72_sload_path[5] & !Q72_sload_path[6] & !Q72_sload_path[7]) & CASCADE(EE1L901);


--FE1L583 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1113
--operation mode is normal

FE1L583 = (FE1L679 & (FE1L189 & FE1_flagged_rl_compr_dly[0] # !FE1L189 & FE1_ring_data[12]) # !FE1L679 & FE1_ring_data[12]) & CASCADE(FE1L063);


--EE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~148
--operation mode is normal

EE2L801 = (Q33_sload_path[4] & !Q33_sload_path[5] & !Q33_sload_path[6] & !Q33_sload_path[7]) & CASCADE(EE2L901);


--FE2L483 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1112
--operation mode is normal

FE2L483 = (FE2L679 & (FE2L979 & FE2_flagged_rl_compr_dly[0] # !FE2L979 & FE2_ring_data[12]) # !FE2L679 & FE2_ring_data[12]) & CASCADE(FE2L063);


--FE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1090
--operation mode is normal

FE1L323 = (FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[0] # !FE1L289 & FE1_ring_data[17]) # !FE1_j_dly[0] & FE1_ring_data[17]) & CASCADE(FE1L254);


--FE1L874 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1147
--operation mode is normal

FE1L874 = (FE1_j_dly[0] & (FE1L289 & FE1_flagged_rl_compr_dly[10] # !FE1L289 & FE1_ring_data[9]) # !FE1_j_dly[0] & FE1_ring_data[9]) & CASCADE(FE1L215);


--FE1L573 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1037
--operation mode is normal

FE1L573 = (FE1L679 & (FE1L389 & FE1_flagged_rl_compr_dly[0] # !FE1L389 & FE1_ring_data[13]) # !FE1L679 & FE1_ring_data[13]) & CASCADE(FE1L293);


--FE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1090
--operation mode is normal

FE2L423 = (FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[0] # !FE2L089 & FE2_ring_data[17]) # !FE2_j_dly[0] & FE2_ring_data[17]) & CASCADE(FE2L154);


--FE2L774 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1147
--operation mode is normal

FE2L774 = (FE2_j_dly[0] & (FE2L089 & FE2_flagged_rl_compr_dly[10] # !FE2L089 & FE2_ring_data[9]) # !FE2_j_dly[0] & FE2_ring_data[9]) & CASCADE(FE2L115);


--FE2L573 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1037
--operation mode is normal

FE2L573 = (FE2L679 & (FE2L189 & FE2_flagged_rl_compr_dly[0] # !FE2L189 & FE2_ring_data[13]) # !FE2L679 & FE2_ring_data[13]) & CASCADE(FE2L193);


--EE1_fadc_postpeak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[7]
--operation mode is normal

EE1_fadc_postpeak[7]_lut_out = EE1_charge_stamp_generator_state & (EE1_fadc_peak0[9] & EE1_fadc_postpeak0[8] # !EE1_fadc_peak0[9] & EE1_fadc_postpeak0[7]);
EE1_fadc_postpeak[7] = DFFE(EE1_fadc_postpeak[7]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , EE1L08);


--RB3_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

RB3_dffs[8]_lut_out = M1_COMM_ctrl_local.id[8] & (RB3_dffs[9] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[8] & RB3_dffs[9] & !WC1_ID_LOAD;
RB3_dffs[8] = DFFE(RB3_dffs[8]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~855
--operation mode is normal

RC1L62 = RC1L45Q & (WC1L79Q & DD35L2 # !WC1L79Q & DD25L2);


--RC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~99
--operation mode is normal

RC1L21 = RC1_srg[4] & !RC1L35Q;


--RC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]
--operation mode is normal

RC1_srg[3]_lut_out = RC1L72 # RC1L81 & RC1L45Q;
RC1_srg[3] = DFFE(RC1_srg[3]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RB2_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

RB2_dffs[8]_lut_out = Q44_sload_path[8] & (RB2_dffs[9] # V1L91Q) # !Q44_sload_path[8] & RB2_dffs[9] & !V1L91Q;
RB2_dffs[8] = DFFE(RB2_dffs[8]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

RB5_dffs[8]_lut_out = Q44_sload_path[8] & (RB5_dffs[9] # DC1L9Q) # !Q44_sload_path[8] & RB5_dffs[9] & !DC1L9Q;
RB5_dffs[8] = DFFE(RB5_dffs[8]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DD76L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD76L1 = WC1L97Q # WC1L27Q & BC2_SRG[14] # !WC1L27Q & BC2_SRG[6];


--DD76L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD76L2 = (WC1L27Q & BC2_SRG[30] # !WC1L27Q & BC2_SRG[22] # !WC1L97Q) & CASCADE(DD76L1);


--DD66L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD66L1 = WC1L97Q # WC1L27Q & DF1_portadataout[14] # !WC1L27Q & DF1_portadataout[6];


--DD66L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD66L2 = (WC1L27Q & DF1_portadataout[30] # !WC1L27Q & DF1_portadataout[22] # !WC1L97Q) & CASCADE(DD66L1);


--DD96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

DD96L1 = WC1L97Q # !WC1L27Q;


--DD96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

DD96L2 = (WC1L27Q & RB2_dffs[6] # !WC1L27Q & RB5_dffs[6] # !WC1L97Q) & CASCADE(DD96L1);


--DD86L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

DD86L1 = WC1L97Q # WC1L27Q & YC1L6Q # !WC1L27Q & S1_SND_TC_DAT;


--DB1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~reg
--operation mode is normal

DB1L45Q_lut_out = DB1L071 & (DB1_adcmax[4] # DB1_adcmax[5] # DB1L171);
DB1L45Q = DFFE(DB1L45Q_lut_out, GLOBAL(TE1_outclock0), , , DB1L35);


--DD86L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

DD86L2 = (WC1L27Q & DB1L45Q # !WC1L27Q & Q51_pre_out[6] # !WC1L97Q) & CASCADE(DD86L1);


--KB1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1]
--operation mode is normal

KB1_inst10[1]_lut_out = COM_AD_D[3];
KB1_inst10[1] = DFFE(KB1_inst10[1]_lut_out, GLOBAL(TE1_outclock0), , , );


--ME1L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~516
--operation mode is normal

ME1L234 = ME1L033 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~518
--operation mode is normal

ME1L434 = ME1L653 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][0]
--operation mode is normal

ME1_pre_timer_up[3][0]_lut_out = ME1L823 & (ME2L985 # !PE2L51Q # !ME2L601);
ME1_pre_timer_up[3][0] = DFFE(ME1_pre_timer_up[3][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L644 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3229
--operation mode is normal

ME1L644 = ME1_pre_timer_up[3][3] # ME1_pre_timer_up[3][4] # ME1_pre_timer_up[3][5] # ME1_pre_timer_up[3][6];


--ME1L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~40
--operation mode is normal

ME1L101 = ME1L644 # ME1_pre_timer_up[3][0] # ME1_pre_timer_up[3][1] # ME1_pre_timer_up[3][2];


--ME1_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][0]
--operation mode is normal

ME1_pre_timer_up[1][0]_lut_out = ME1L453 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME1_pre_timer_up[1][0] = DFFE(ME1_pre_timer_up[1][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L744 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3230
--operation mode is normal

ME1L744 = ME1_pre_timer_up[1][3] # ME1_pre_timer_up[1][4] # ME1_pre_timer_up[1][5] # ME1_pre_timer_up[1][6];


--ME1L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~30
--operation mode is normal

ME1L99 = ME1L744 # ME1_pre_timer_up[1][0] # ME1_pre_timer_up[1][1] # ME1_pre_timer_up[1][2];


--ME1L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~519
--operation mode is normal

ME1L534 = ME1L963 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~517
--operation mode is normal

ME1L334 = ME1L343 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][0]
--operation mode is normal

ME1_pre_timer_up[0][0]_lut_out = ME1L763 & (ME2L601 # !PE2L51Q # !ME2L985);
ME1_pre_timer_up[0][0] = DFFE(ME1_pre_timer_up[0][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L844 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3231
--operation mode is normal

ME1L844 = ME1_pre_timer_up[0][3] # ME1_pre_timer_up[0][4] # ME1_pre_timer_up[0][5] # ME1_pre_timer_up[0][6];


--ME1L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~25
--operation mode is normal

ME1L89 = ME1L844 # ME1_pre_timer_up[0][0] # ME1_pre_timer_up[0][1] # ME1_pre_timer_up[0][2];


--ME1_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][0]
--operation mode is normal

ME1_pre_timer_up[2][0]_lut_out = ME1L143 & (ME2L601 # ME2L985 # !PE2L51Q);
ME1_pre_timer_up[2][0] = DFFE(ME1_pre_timer_up[2][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L944 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3232
--operation mode is normal

ME1L944 = ME1_pre_timer_up[2][3] # ME1_pre_timer_up[2][4] # ME1_pre_timer_up[2][5] # ME1_pre_timer_up[2][6];


--ME1L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~35
--operation mode is normal

ME1L001 = ME1L944 # ME1_pre_timer_up[2][0] # ME1_pre_timer_up[2][1] # ME1_pre_timer_up[2][2];


--ME2L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~362
--operation mode is normal

ME2L443 = ME2L601 & (M1_LC_ctrl_local.lc_cable_length_up[1][0] # !ME2L985) # !ME2L601 & ME2L985 & !M1_LC_ctrl_local.lc_cable_length_up[0][0];


--ME2L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~363
--operation mode is normal

ME2L543 = ME2L443 & (ME2L985 # M1_LC_ctrl_local.lc_cable_length_up[3][0]) # !ME2L443 & !M1_LC_ctrl_local.lc_cable_length_up[2][0] & !ME2L985;


--ME2L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~350
--operation mode is normal

ME2L233 = ME2L701 & (M1_LC_ctrl_local.lc_cable_length_down[1][0] # !ME2L095) # !ME2L701 & ME2L095 & !M1_LC_ctrl_local.lc_cable_length_down[0][0];


--ME2L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~351
--operation mode is normal

ME2L333 = ME2L233 & (ME2L095 # M1_LC_ctrl_local.lc_cable_length_down[3][0]) # !ME2L233 & !M1_LC_ctrl_local.lc_cable_length_down[2][0] & !ME2L095;


--ME1L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~512
--operation mode is normal

ME1L824 = ME1L872 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~514
--operation mode is normal

ME1L034 = ME1L403 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][0]
--operation mode is normal

ME1_pre_timer_down[3][0]_lut_out = ME1L672 & (ME2L095 # !PE1L51Q # !ME2L701);
ME1_pre_timer_down[3][0] = DFFE(ME1_pre_timer_down[3][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L054 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3233
--operation mode is normal

ME1L054 = ME1_pre_timer_down[3][3] # ME1_pre_timer_down[3][4] # ME1_pre_timer_down[3][5] # ME1_pre_timer_down[3][6];


--ME1L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~60
--operation mode is normal

ME1L501 = ME1L054 # ME1_pre_timer_down[3][0] # ME1_pre_timer_down[3][1] # ME1_pre_timer_down[3][2];


--ME1_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][0]
--operation mode is normal

ME1_pre_timer_down[1][0]_lut_out = ME1L203 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME1_pre_timer_down[1][0] = DFFE(ME1_pre_timer_down[1][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L154 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3234
--operation mode is normal

ME1L154 = ME1_pre_timer_down[1][3] # ME1_pre_timer_down[1][4] # ME1_pre_timer_down[1][5] # ME1_pre_timer_down[1][6];


--ME1L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~50
--operation mode is normal

ME1L301 = ME1L154 # ME1_pre_timer_down[1][0] # ME1_pre_timer_down[1][1] # ME1_pre_timer_down[1][2];


--ME1L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~515
--operation mode is normal

ME1L134 = ME1L713 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~513
--operation mode is normal

ME1L924 = ME1L192 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME1_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][0]
--operation mode is normal

ME1_pre_timer_down[0][0]_lut_out = ME1L513 & (ME2L701 # !PE1L51Q # !ME2L095);
ME1_pre_timer_down[0][0] = DFFE(ME1_pre_timer_down[0][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3235
--operation mode is normal

ME1L254 = ME1_pre_timer_down[0][3] # ME1_pre_timer_down[0][4] # ME1_pre_timer_down[0][5] # ME1_pre_timer_down[0][6];


--ME1L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~45
--operation mode is normal

ME1L201 = ME1L254 # ME1_pre_timer_down[0][0] # ME1_pre_timer_down[0][1] # ME1_pre_timer_down[0][2];


--ME1_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][0]
--operation mode is normal

ME1_pre_timer_down[2][0]_lut_out = ME1L982 & (ME2L701 # ME2L095 # !PE1L51Q);
ME1_pre_timer_down[2][0] = DFFE(ME1_pre_timer_down[2][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME1L354 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3236
--operation mode is normal

ME1L354 = ME1_pre_timer_down[2][3] # ME1_pre_timer_down[2][4] # ME1_pre_timer_down[2][5] # ME1_pre_timer_down[2][6];


--ME1L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~55
--operation mode is normal

ME1L401 = ME1L354 # ME1_pre_timer_down[2][0] # ME1_pre_timer_down[2][1] # ME1_pre_timer_down[2][2];


--ME2L775 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~660
--operation mode is normal

ME2L775 = ME2L574 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L975 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~662
--operation mode is normal

ME2L975 = ME2L105 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][0]
--operation mode is normal

ME2_pre_timer_up[3][0]_lut_out = ME2L374 & (ME2L985 # !PE2L51Q # !ME2L601);
ME2_pre_timer_up[3][0] = DFFE(ME2_pre_timer_up[3][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L495 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3415
--operation mode is normal

ME2L495 = ME2_pre_timer_up[3][3] # ME2_pre_timer_up[3][4] # ME2_pre_timer_up[3][5] # ME2_pre_timer_up[3][6];


--ME2L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~40
--operation mode is normal

ME2L101 = ME2L495 # ME2_pre_timer_up[3][0] # ME2_pre_timer_up[3][1] # ME2_pre_timer_up[3][2];


--ME2_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][0]
--operation mode is normal

ME2_pre_timer_up[1][0]_lut_out = ME2L994 & (!PE2L51Q # !ME2L985 # !ME2L601);
ME2_pre_timer_up[1][0] = DFFE(ME2_pre_timer_up[1][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L595 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3416
--operation mode is normal

ME2L595 = ME2_pre_timer_up[1][3] # ME2_pre_timer_up[1][4] # ME2_pre_timer_up[1][5] # ME2_pre_timer_up[1][6];


--ME2L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~30
--operation mode is normal

ME2L99 = ME2L595 # ME2_pre_timer_up[1][0] # ME2_pre_timer_up[1][1] # ME2_pre_timer_up[1][2];


--ME2L085 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~663
--operation mode is normal

ME2L085 = ME2L415 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L875 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~661
--operation mode is normal

ME2L875 = ME2L884 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][0]
--operation mode is normal

ME2_pre_timer_up[0][0]_lut_out = ME2L215 & (ME2L601 # !PE2L51Q # !ME2L985);
ME2_pre_timer_up[0][0] = DFFE(ME2_pre_timer_up[0][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L695 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3417
--operation mode is normal

ME2L695 = ME2_pre_timer_up[0][3] # ME2_pre_timer_up[0][4] # ME2_pre_timer_up[0][5] # ME2_pre_timer_up[0][6];


--ME2L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~25
--operation mode is normal

ME2L89 = ME2L695 # ME2_pre_timer_up[0][0] # ME2_pre_timer_up[0][1] # ME2_pre_timer_up[0][2];


--ME2_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][0]
--operation mode is normal

ME2_pre_timer_up[2][0]_lut_out = ME2L684 & (ME2L601 # ME2L985 # !PE2L51Q);
ME2_pre_timer_up[2][0] = DFFE(ME2_pre_timer_up[2][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L795 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3418
--operation mode is normal

ME2L795 = ME2_pre_timer_up[2][3] # ME2_pre_timer_up[2][4] # ME2_pre_timer_up[2][5] # ME2_pre_timer_up[2][6];


--ME2L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~35
--operation mode is normal

ME2L001 = ME2L795 # ME2_pre_timer_up[2][0] # ME2_pre_timer_up[2][1] # ME2_pre_timer_up[2][2];


--ME2L375 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~656
--operation mode is normal

ME2L375 = ME2L324 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L575 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~658
--operation mode is normal

ME2L575 = ME2L944 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][0]
--operation mode is normal

ME2_pre_timer_down[3][0]_lut_out = ME2L124 & (ME2L095 # !PE1L51Q # !ME2L701);
ME2_pre_timer_down[3][0] = DFFE(ME2_pre_timer_down[3][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L895 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3419
--operation mode is normal

ME2L895 = ME2_pre_timer_down[3][3] # ME2_pre_timer_down[3][4] # ME2_pre_timer_down[3][5] # ME2_pre_timer_down[3][6];


--ME2L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~60
--operation mode is normal

ME2L501 = ME2L895 # ME2_pre_timer_down[3][0] # ME2_pre_timer_down[3][1] # ME2_pre_timer_down[3][2];


--ME2_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][0]
--operation mode is normal

ME2_pre_timer_down[1][0]_lut_out = ME2L744 & (!PE1L51Q # !ME2L095 # !ME2L701);
ME2_pre_timer_down[1][0] = DFFE(ME2_pre_timer_down[1][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L995 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3420
--operation mode is normal

ME2L995 = ME2_pre_timer_down[1][3] # ME2_pre_timer_down[1][4] # ME2_pre_timer_down[1][5] # ME2_pre_timer_down[1][6];


--ME2L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~50
--operation mode is normal

ME2L301 = ME2L995 # ME2_pre_timer_down[1][0] # ME2_pre_timer_down[1][1] # ME2_pre_timer_down[1][2];


--ME2L675 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~659
--operation mode is normal

ME2L675 = ME2L264 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L475 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~657
--operation mode is normal

ME2L475 = ME2L634 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][0]
--operation mode is normal

ME2_pre_timer_down[0][0]_lut_out = ME2L064 & (ME2L701 # !PE1L51Q # !ME2L095);
ME2_pre_timer_down[0][0] = DFFE(ME2_pre_timer_down[0][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L006 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3421
--operation mode is normal

ME2L006 = ME2_pre_timer_down[0][3] # ME2_pre_timer_down[0][4] # ME2_pre_timer_down[0][5] # ME2_pre_timer_down[0][6];


--ME2L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~45
--operation mode is normal

ME2L201 = ME2L006 # ME2_pre_timer_down[0][0] # ME2_pre_timer_down[0][1] # ME2_pre_timer_down[0][2];


--ME2_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][0]
--operation mode is normal

ME2_pre_timer_down[2][0]_lut_out = ME2L434 & (ME2L701 # ME2L095 # !PE1L51Q);
ME2_pre_timer_down[2][0] = DFFE(ME2_pre_timer_down[2][0]_lut_out, GLOBAL(TE1_outclock1), !L1L4Q, , );


--ME2L106 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3422
--operation mode is normal

ME2L106 = ME2_pre_timer_down[2][3] # ME2_pre_timer_down[2][4] # ME2_pre_timer_down[2][5] # ME2_pre_timer_down[2][6];


--ME2L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~55
--operation mode is normal

ME2L401 = ME2L106 # ME2_pre_timer_down[2][0] # ME2_pre_timer_down[2][1] # ME2_pre_timer_down[2][2];


--FE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~560
--operation mode is normal

FE2L992 = (FE2L889 & (FE2L522 & FE2L129 # !FE2L522 & FE2_l[3]) # !FE2L889 & FE2_l[3]) & CASCADE(FE2L222);


--FE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~437
--operation mode is normal

FE2L403 = FE2_m[1] & (FE2L092 # FE2L4801Q & !FE2L152);


--FE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~438
--operation mode is normal

FE2L503 = FE2L052 & FE2_l[1] & FE2L4801Q & !FE2L813;


--FE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~439
--operation mode is normal

FE2L603 = FE2L682 & (FE2L703 # FE2_l[1] & !FE2L532);


--FE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~560
--operation mode is normal

FE1L892 = (FE1L029 & (FE1_l[3] # FE1L422) # !FE1L029 & FE1_l[3] & !FE1L422) & CASCADE(FE1L222);


--FE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~437
--operation mode is normal

FE1L303 = FE1_m[1] & (FE1L982 # FE1L4801Q & !FE1L052);


--FE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~438
--operation mode is normal

FE1L403 = FE1L942 & FE1_l[1] & FE1L4801Q & !FE1L713;


--FE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~439
--operation mode is normal

FE1L503 = FE1L582 & (FE1L603 # FE1_l[1] & !FE1L432);


--RB3_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

RB3_dffs[9]_lut_out = M1_COMM_ctrl_local.id[9] & (RB3_dffs[10] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[9] & RB3_dffs[10] & !WC1_ID_LOAD;
RB3_dffs[9] = DFFE(RB3_dffs[9]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--DD67L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

DD67L1 = WC1L97Q # WC1L27Q & BC2_SRG[15] # !WC1L27Q & BC2_SRG[7];


--DD67L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

DD67L2 = (WC1L27Q & BC2_SRG[31] # !WC1L27Q & BC2_SRG[23] # !WC1L97Q) & CASCADE(DD67L1);


--WC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg
--operation mode is normal

WC1L45Q_lut_out = WC1_DATA_BODY & !WC1L26Q & (WC1L45Q # WC1_BYT2) # !WC1_DATA_BODY & (WC1L45Q # WC1_BYT2);
WC1L45Q = DFFE(WC1L45Q_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--DD57L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133
--operation mode is normal

DD57L2 = DF1_portadataout[15] & (A_nB # WC1L45Q) # !DF1_portadataout[15] & A_nB & !WC1L45Q;


--DD57L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

DD57L1 = WC1L97Q # WC1L27Q & DD57L2 # !WC1L27Q & DF1_portadataout[7];


--DD57L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

DD57L3 = (WC1L27Q & DF1_portadataout[31] # !WC1L27Q & DF1_portadataout[23] # !WC1L97Q) & CASCADE(DD57L1);


--DD87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

DD87L1 = WC1L27Q & RB2_dffs[7] # !WC1L27Q & RB5_dffs[7] # !WC1L97Q;


--DD77L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4
--operation mode is normal

DD77L1 = WC1L97Q # A_nB & WC1L27Q;


--DB1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_up_rq~reg
--operation mode is normal

DB1L55Q_lut_out = !DB1_adcmax[9] # !DB1_adcmax[8] # !DB1_adcmax[7] # !DB1_adcmax[6];
DB1L55Q = DFFE(DB1L55Q_lut_out, GLOBAL(TE1_outclock0), , , DB1L35);


--DD77L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

DD77L2 = (WC1L27Q & DB1L55Q # !WC1L27Q & Q51_pre_out[7] # !WC1L97Q) & CASCADE(DD77L1);


--RC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2]
--operation mode is normal

RC1_srg[2]_lut_out = RC1L82 # RC1L61 & RC1L45Q;
RC1_srg[2] = DFFE(RC1_srg[2]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~857
--operation mode is normal

RC1L72 = RC1_srg[2] & (RC1L55Q # RC1_srg[3] & !RC1L35Q) # !RC1_srg[2] & RC1_srg[3] & !RC1L35Q;


--RB2_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

RB2_dffs[9]_lut_out = Q44_sload_path[9] & (RB2_dffs[10] # V1L91Q) # !Q44_sload_path[9] & RB2_dffs[10] & !V1L91Q;
RB2_dffs[9] = DFFE(RB2_dffs[9]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

RB5_dffs[9]_lut_out = Q44_sload_path[9] & (RB5_dffs[10] # DC1L9Q) # !Q44_sload_path[9] & RB5_dffs[10] & !DC1L9Q;
RB5_dffs[9] = DFFE(RB5_dffs[9]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--DB1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[6]
--operation mode is normal

DB1_adcmax[6]_lut_out = DB1_ina[6];
DB1_adcmax[6] = DFFE(DB1_adcmax[6]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[7]
--operation mode is normal

DB1_adcmax[7]_lut_out = DB1_ina[7];
DB1_adcmax[7] = DFFE(DB1_adcmax[7]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[8]
--operation mode is normal

DB1_adcmax[8]_lut_out = DB1_ina[8];
DB1_adcmax[8] = DFFE(DB1_adcmax[8]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[9]
--operation mode is normal

DB1_adcmax[9]_lut_out = DB1_ina[9];
DB1_adcmax[9] = DFFE(DB1_adcmax[9]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~92
--operation mode is normal

DB1L071 = DB1_adcmax[6] & DB1_adcmax[7] & DB1_adcmax[8] & DB1_adcmax[9];


--DB1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[4]
--operation mode is normal

DB1_adcmax[4]_lut_out = DB1_ina[4];
DB1_adcmax[4] = DFFE(DB1_adcmax[4]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[5]
--operation mode is normal

DB1_adcmax[5]_lut_out = DB1_ina[5];
DB1_adcmax[5] = DFFE(DB1_adcmax[5]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[3]
--operation mode is normal

DB1_adcmax[3]_lut_out = DB1_ina[3];
DB1_adcmax[3] = DFFE(DB1_adcmax[3]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[2]
--operation mode is normal

DB1_adcmax[2]_lut_out = DB1_ina[2];
DB1_adcmax[2] = DFFE(DB1_adcmax[2]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[0]
--operation mode is normal

DB1_adcmax[0]_lut_out = DB1_ina[0];
DB1_adcmax[0] = DFFE(DB1_adcmax[0]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[1]
--operation mode is normal

DB1_adcmax[1]_lut_out = DB1_ina[1];
DB1_adcmax[1] = DFFE(DB1_adcmax[1]_lut_out, GLOBAL(TE1_outclock0), MB1L9Q, , DB1L961);


--DB1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~93
--operation mode is normal

DB1L171 = DB1_adcmax[3] & (DB1_adcmax[2] # DB1_adcmax[0] & DB1_adcmax[1]);


--AB1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd
--operation mode is normal

AB1_dom_rcvd_lut_out = RB1_dffs[7];
AB1_dom_rcvd = DFFE(AB1_dom_rcvd_lut_out, GLOBAL(TE1_outclock0), !MB1L92Q, , AB1L8);


--DB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~1
--operation mode is normal

DB1L35 = CB1_PTYPE_SEQ0 & MB1L01Q & (A_nB $ !AB1_dom_rcvd);


--KB1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0]
--operation mode is normal

KB1_inst10[0]_lut_out = COM_AD_D[2];
KB1_inst10[0] = DFFE(KB1_inst10[0]_lut_out, GLOBAL(TE1_outclock0), , , );


--ME1L044 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~524
--operation mode is normal

ME1L044 = ME1L823 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME1L244 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~526
--operation mode is normal

ME1L244 = ME1L453 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME1L344 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~527
--operation mode is normal

ME1L344 = ME1L763 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME1L144 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~525
--operation mode is normal

ME1L144 = ME1L143 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME1L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~520
--operation mode is normal

ME1L634 = ME1L672 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME1L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~522
--operation mode is normal

ME1L834 = ME1L203 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME1L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~523
--operation mode is normal

ME1L934 = ME1L513 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME1L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~521
--operation mode is normal

ME1L734 = ME1L982 & (ME2L701 # ME2L095 # !PE1L51Q);


--ME2L585 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~668
--operation mode is normal

ME2L585 = ME2L374 & (ME2L985 # !PE2L51Q # !ME2L601);


--ME2L785 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~670
--operation mode is normal

ME2L785 = ME2L994 & (!PE2L51Q # !ME2L985 # !ME2L601);


--ME2L885 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~671
--operation mode is normal

ME2L885 = ME2L215 & (ME2L601 # !PE2L51Q # !ME2L985);


--ME2L685 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~669
--operation mode is normal

ME2L685 = ME2L684 & (ME2L601 # ME2L985 # !PE2L51Q);


--ME2L185 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~664
--operation mode is normal

ME2L185 = ME2L124 & (ME2L095 # !PE1L51Q # !ME2L701);


--ME2L385 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~666
--operation mode is normal

ME2L385 = ME2L744 & (!PE1L51Q # !ME2L095 # !ME2L701);


--ME2L485 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~667
--operation mode is normal

ME2L485 = ME2L064 & (ME2L701 # !PE1L51Q # !ME2L095);


--ME2L285 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~665
--operation mode is normal

ME2L285 = ME2L434 & (ME2L701 # ME2L095 # !PE1L51Q);


--RB3_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

RB3_dffs[10]_lut_out = M1_COMM_ctrl_local.id[10] & (RB3_dffs[11] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[10] & RB3_dffs[11] & !WC1_ID_LOAD;
RB3_dffs[10] = DFFE(RB3_dffs[10]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--WC1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY
--operation mode is normal

WC1_DATA_BODY_lut_out = WC1_DATA_BODY & (WC1_BYT2 & !WC1L45Q # !WC1L26Q) # !WC1_DATA_BODY & WC1_BYT2 & !WC1L45Q;
WC1_DATA_BODY = DFFE(WC1_DATA_BODY_lut_out, GLOBAL(TE1_outclock0), !S1_CLR_BUF, , );


--RC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1]
--operation mode is normal

RC1_srg[1]_lut_out = RC1L92 # RC1L31 # RC1_srg[0] & RC1L55Q;
RC1_srg[1] = DFFE(RC1_srg[1]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~859
--operation mode is normal

RC1L82 = RC1_srg[1] & (RC1L55Q # RC1_srg[2] & !RC1L35Q) # !RC1_srg[1] & RC1_srg[2] & !RC1L35Q;


--RB2_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

RB2_dffs[10]_lut_out = Q44_sload_path[10] & (RB2_dffs[11] # V1L91Q) # !Q44_sload_path[10] & RB2_dffs[11] & !V1L91Q;
RB2_dffs[10] = DFFE(RB2_dffs[10]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

RB5_dffs[10]_lut_out = Q44_sload_path[10] & (RB5_dffs[11] # DC1L9Q) # !Q44_sload_path[10] & RB5_dffs[11] & !DC1L9Q;
RB5_dffs[10] = DFFE(RB5_dffs[10]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--FE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~444
--operation mode is normal

FE2L703 = (FE2L7311Q & FE2L719 # !FE2L7311Q & (FE2L788 & !FE2_l[1] # !FE2L788 & FE2L719)) & CASCADE(FE2L632);


--FE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~444
--operation mode is normal

FE1L603 = (FE1L7311Q & FE1L619 # !FE1L7311Q & (FE1L688 & !FE1_l[1] # !FE1L688 & FE1L619)) & CASCADE(FE1L532);


--RB3_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

RB3_dffs[11]_lut_out = M1_COMM_ctrl_local.id[11] & (RB3_dffs[12] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[11] & RB3_dffs[12] & !WC1_ID_LOAD;
RB3_dffs[11] = DFFE(RB3_dffs[11]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~861
--operation mode is normal

RC1L92 = RC1L45Q & (WC1L79Q & DD62L2 # !WC1L79Q & DD52L2);


--RC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111
--operation mode is normal

RC1L31 = RC1_srg[1] & !RC1L35Q;


--RC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]
--operation mode is normal

RC1_srg[0]_lut_out = RC1L41 & (RC1L45Q # RC1_srg[0] & !RC1L35Q) # !RC1L41 & RC1_srg[0] & !RC1L35Q;
RC1_srg[0] = DFFE(RC1_srg[0]_lut_out, GLOBAL(TE1_outclock0), , , RC1L54);


--RB2_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

RB2_dffs[11]_lut_out = Q44_sload_path[11] & (RB2_dffs[12] # V1L91Q) # !Q44_sload_path[11] & RB2_dffs[12] & !V1L91Q;
RB2_dffs[11] = DFFE(RB2_dffs[11]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

RB5_dffs[11]_lut_out = Q44_sload_path[11] & (RB5_dffs[12] # DC1L9Q) # !Q44_sload_path[11] & RB5_dffs[12] & !DC1L9Q;
RB5_dffs[11] = DFFE(RB5_dffs[11]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

RB3_dffs[12]_lut_out = M1_COMM_ctrl_local.id[12] & (RB3_dffs[13] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[12] & RB3_dffs[13] & !WC1_ID_LOAD;
RB3_dffs[12] = DFFE(RB3_dffs[12]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

RB2_dffs[12]_lut_out = Q44_sload_path[12] & (RB2_dffs[13] # V1L91Q) # !Q44_sload_path[12] & RB2_dffs[13] & !V1L91Q;
RB2_dffs[12] = DFFE(RB2_dffs[12]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

RB5_dffs[12]_lut_out = Q44_sload_path[12] & (RB5_dffs[13] # DC1L9Q) # !Q44_sload_path[12] & RB5_dffs[13] & !DC1L9Q;
RB5_dffs[12] = DFFE(RB5_dffs[12]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

RB3_dffs[13]_lut_out = M1_COMM_ctrl_local.id[13] & (RB3_dffs[14] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[13] & RB3_dffs[14] & !WC1_ID_LOAD;
RB3_dffs[13] = DFFE(RB3_dffs[13]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

RB2_dffs[13]_lut_out = Q44_sload_path[13] & (RB2_dffs[14] # V1L91Q) # !Q44_sload_path[13] & RB2_dffs[14] & !V1L91Q;
RB2_dffs[13] = DFFE(RB2_dffs[13]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

RB5_dffs[13]_lut_out = Q44_sload_path[13] & (RB5_dffs[14] # DC1L9Q) # !Q44_sload_path[13] & RB5_dffs[14] & !DC1L9Q;
RB5_dffs[13] = DFFE(RB5_dffs[13]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

RB3_dffs[14]_lut_out = M1_COMM_ctrl_local.id[14] & (RB3_dffs[15] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[14] & RB3_dffs[15] & !WC1_ID_LOAD;
RB3_dffs[14] = DFFE(RB3_dffs[14]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

RB2_dffs[14]_lut_out = Q44_sload_path[14] & (RB2_dffs[15] # V1L91Q) # !Q44_sload_path[14] & RB2_dffs[15] & !V1L91Q;
RB2_dffs[14] = DFFE(RB2_dffs[14]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

RB5_dffs[14]_lut_out = Q44_sload_path[14] & (RB5_dffs[15] # DC1L9Q) # !Q44_sload_path[14] & RB5_dffs[15] & !DC1L9Q;
RB5_dffs[14] = DFFE(RB5_dffs[14]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

RB3_dffs[15]_lut_out = M1_COMM_ctrl_local.id[15] & (RB3_dffs[16] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[15] & RB3_dffs[16] & !WC1_ID_LOAD;
RB3_dffs[15] = DFFE(RB3_dffs[15]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

RB2_dffs[15]_lut_out = Q44_sload_path[15] & (RB2_dffs[16] # V1L91Q) # !Q44_sload_path[15] & RB2_dffs[16] & !V1L91Q;
RB2_dffs[15] = DFFE(RB2_dffs[15]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

RB5_dffs[15]_lut_out = Q44_sload_path[15] & (RB5_dffs[16] # DC1L9Q) # !Q44_sload_path[15] & RB5_dffs[16] & !DC1L9Q;
RB5_dffs[15] = DFFE(RB5_dffs[15]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--M1_COMPR_ctrl_local.ATWDa1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out = CF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDa1thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L59);


--M1_COMPR_ctrl_local.ATWDa3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out = CF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDa3thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L811);


--M1_COMPR_ctrl_local.ATWDb1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out = CF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDb1thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L141);


--M1_COMPR_ctrl_local.ATWDb3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[0]
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out = CF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDb3thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out, GLOBAL(TE1_outclock0), !L1L4Q, , M1L561);


--RB3_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

RB3_dffs[16]_lut_out = M1_COMM_ctrl_local.id[16] & (RB3_dffs[17] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[16] & RB3_dffs[17] & !WC1_ID_LOAD;
RB3_dffs[16] = DFFE(RB3_dffs[16]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

RB2_dffs[16]_lut_out = Q44_sload_path[16] & (RB2_dffs[17] # V1L91Q) # !Q44_sload_path[16] & RB2_dffs[17] & !V1L91Q;
RB2_dffs[16] = DFFE(RB2_dffs[16]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

RB5_dffs[16]_lut_out = Q44_sload_path[16] & (RB5_dffs[17] # DC1L9Q) # !Q44_sload_path[16] & RB5_dffs[17] & !DC1L9Q;
RB5_dffs[16] = DFFE(RB5_dffs[16]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

RB3_dffs[17]_lut_out = M1_COMM_ctrl_local.id[17] & (RB3_dffs[18] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[17] & RB3_dffs[18] & !WC1_ID_LOAD;
RB3_dffs[17] = DFFE(RB3_dffs[17]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

RB2_dffs[17]_lut_out = Q44_sload_path[17] & (RB2_dffs[18] # V1L91Q) # !Q44_sload_path[17] & RB2_dffs[18] & !V1L91Q;
RB2_dffs[17] = DFFE(RB2_dffs[17]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

RB5_dffs[17]_lut_out = Q44_sload_path[17] & (RB5_dffs[18] # DC1L9Q) # !Q44_sload_path[17] & RB5_dffs[18] & !DC1L9Q;
RB5_dffs[17] = DFFE(RB5_dffs[17]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

RB3_dffs[18]_lut_out = M1_COMM_ctrl_local.id[18] & (RB3_dffs[19] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[18] & RB3_dffs[19] & !WC1_ID_LOAD;
RB3_dffs[18] = DFFE(RB3_dffs[18]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

RB2_dffs[18]_lut_out = Q44_sload_path[18] & (RB2_dffs[19] # V1L91Q) # !Q44_sload_path[18] & RB2_dffs[19] & !V1L91Q;
RB2_dffs[18] = DFFE(RB2_dffs[18]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

RB5_dffs[18]_lut_out = Q44_sload_path[18] & (RB5_dffs[19] # DC1L9Q) # !Q44_sload_path[18] & RB5_dffs[19] & !DC1L9Q;
RB5_dffs[18] = DFFE(RB5_dffs[18]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

RB3_dffs[19]_lut_out = M1_COMM_ctrl_local.id[19] & (RB3_dffs[20] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[19] & RB3_dffs[20] & !WC1_ID_LOAD;
RB3_dffs[19] = DFFE(RB3_dffs[19]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

RB2_dffs[19]_lut_out = Q44_sload_path[19] & (RB2_dffs[20] # V1L91Q) # !Q44_sload_path[19] & RB2_dffs[20] & !V1L91Q;
RB2_dffs[19] = DFFE(RB2_dffs[19]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

RB5_dffs[19]_lut_out = Q44_sload_path[19] & (RB5_dffs[20] # DC1L9Q) # !Q44_sload_path[19] & RB5_dffs[20] & !DC1L9Q;
RB5_dffs[19] = DFFE(RB5_dffs[19]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

RB3_dffs[20]_lut_out = M1_COMM_ctrl_local.id[20] & (RB3_dffs[21] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[20] & RB3_dffs[21] & !WC1_ID_LOAD;
RB3_dffs[20] = DFFE(RB3_dffs[20]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

RB2_dffs[20]_lut_out = Q44_sload_path[20] & (RB2_dffs[21] # V1L91Q) # !Q44_sload_path[20] & RB2_dffs[21] & !V1L91Q;
RB2_dffs[20] = DFFE(RB2_dffs[20]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

RB5_dffs[20]_lut_out = Q44_sload_path[20] & (RB5_dffs[21] # DC1L9Q) # !Q44_sload_path[20] & RB5_dffs[21] & !DC1L9Q;
RB5_dffs[20] = DFFE(RB5_dffs[20]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

RB3_dffs[21]_lut_out = M1_COMM_ctrl_local.id[21] & (RB3_dffs[22] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[21] & RB3_dffs[22] & !WC1_ID_LOAD;
RB3_dffs[21] = DFFE(RB3_dffs[21]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

RB2_dffs[21]_lut_out = Q44_sload_path[21] & (RB2_dffs[22] # V1L91Q) # !Q44_sload_path[21] & RB2_dffs[22] & !V1L91Q;
RB2_dffs[21] = DFFE(RB2_dffs[21]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

RB5_dffs[21]_lut_out = Q44_sload_path[21] & (RB5_dffs[22] # DC1L9Q) # !Q44_sload_path[21] & RB5_dffs[22] & !DC1L9Q;
RB5_dffs[21] = DFFE(RB5_dffs[21]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

RB3_dffs[22]_lut_out = M1_COMM_ctrl_local.id[22] & (RB3_dffs[23] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[22] & RB3_dffs[23] & !WC1_ID_LOAD;
RB3_dffs[22] = DFFE(RB3_dffs[22]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

RB2_dffs[22]_lut_out = Q44_sload_path[22] & (RB2_dffs[23] # V1L91Q) # !Q44_sload_path[22] & RB2_dffs[23] & !V1L91Q;
RB2_dffs[22] = DFFE(RB2_dffs[22]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

RB5_dffs[22]_lut_out = Q44_sload_path[22] & (RB5_dffs[23] # DC1L9Q) # !Q44_sload_path[22] & RB5_dffs[23] & !DC1L9Q;
RB5_dffs[22] = DFFE(RB5_dffs[22]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

RB3_dffs[23]_lut_out = M1_COMM_ctrl_local.id[23] & (RB3_dffs[24] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[23] & RB3_dffs[24] & !WC1_ID_LOAD;
RB3_dffs[23] = DFFE(RB3_dffs[23]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

RB2_dffs[23]_lut_out = Q44_sload_path[23] & (RB2_dffs[24] # V1L91Q) # !Q44_sload_path[23] & RB2_dffs[24] & !V1L91Q;
RB2_dffs[23] = DFFE(RB2_dffs[23]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

RB5_dffs[23]_lut_out = Q44_sload_path[23] & (RB5_dffs[24] # DC1L9Q) # !Q44_sload_path[23] & RB5_dffs[24] & !DC1L9Q;
RB5_dffs[23] = DFFE(RB5_dffs[23]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

RB3_dffs[24]_lut_out = M1_COMM_ctrl_local.id[24] & (RB3_dffs[25] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[24] & RB3_dffs[25] & !WC1_ID_LOAD;
RB3_dffs[24] = DFFE(RB3_dffs[24]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

RB2_dffs[24]_lut_out = Q44_sload_path[24] & (RB2_dffs[25] # V1L91Q) # !Q44_sload_path[24] & RB2_dffs[25] & !V1L91Q;
RB2_dffs[24] = DFFE(RB2_dffs[24]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

RB5_dffs[24]_lut_out = Q44_sload_path[24] & (RB5_dffs[25] # DC1L9Q) # !Q44_sload_path[24] & RB5_dffs[25] & !DC1L9Q;
RB5_dffs[24] = DFFE(RB5_dffs[24]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

RB3_dffs[25]_lut_out = M1_COMM_ctrl_local.id[25] & (RB3_dffs[26] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[25] & RB3_dffs[26] & !WC1_ID_LOAD;
RB3_dffs[25] = DFFE(RB3_dffs[25]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

RB2_dffs[25]_lut_out = Q44_sload_path[25] & (RB2_dffs[26] # V1L91Q) # !Q44_sload_path[25] & RB2_dffs[26] & !V1L91Q;
RB2_dffs[25] = DFFE(RB2_dffs[25]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

RB5_dffs[25]_lut_out = Q44_sload_path[25] & (RB5_dffs[26] # DC1L9Q) # !Q44_sload_path[25] & RB5_dffs[26] & !DC1L9Q;
RB5_dffs[25] = DFFE(RB5_dffs[25]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

RB3_dffs[26]_lut_out = M1_COMM_ctrl_local.id[26] & (RB3_dffs[27] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[26] & RB3_dffs[27] & !WC1_ID_LOAD;
RB3_dffs[26] = DFFE(RB3_dffs[26]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

RB2_dffs[26]_lut_out = Q44_sload_path[26] & (RB2_dffs[27] # V1L91Q) # !Q44_sload_path[26] & RB2_dffs[27] & !V1L91Q;
RB2_dffs[26] = DFFE(RB2_dffs[26]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

RB5_dffs[26]_lut_out = Q44_sload_path[26] & (RB5_dffs[27] # DC1L9Q) # !Q44_sload_path[26] & RB5_dffs[27] & !DC1L9Q;
RB5_dffs[26] = DFFE(RB5_dffs[26]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

RB3_dffs[27]_lut_out = M1_COMM_ctrl_local.id[27] & (RB3_dffs[28] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[27] & RB3_dffs[28] & !WC1_ID_LOAD;
RB3_dffs[27] = DFFE(RB3_dffs[27]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

RB2_dffs[27]_lut_out = Q44_sload_path[27] & (RB2_dffs[28] # V1L91Q) # !Q44_sload_path[27] & RB2_dffs[28] & !V1L91Q;
RB2_dffs[27] = DFFE(RB2_dffs[27]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

RB5_dffs[27]_lut_out = Q44_sload_path[27] & (RB5_dffs[28] # DC1L9Q) # !Q44_sload_path[27] & RB5_dffs[28] & !DC1L9Q;
RB5_dffs[27] = DFFE(RB5_dffs[27]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

RB3_dffs[28]_lut_out = M1_COMM_ctrl_local.id[28] & (RB3_dffs[29] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[28] & RB3_dffs[29] & !WC1_ID_LOAD;
RB3_dffs[28] = DFFE(RB3_dffs[28]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

RB2_dffs[28]_lut_out = Q44_sload_path[28] & (RB2_dffs[29] # V1L91Q) # !Q44_sload_path[28] & RB2_dffs[29] & !V1L91Q;
RB2_dffs[28] = DFFE(RB2_dffs[28]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

RB5_dffs[28]_lut_out = Q44_sload_path[28] & (RB5_dffs[29] # DC1L9Q) # !Q44_sload_path[28] & RB5_dffs[29] & !DC1L9Q;
RB5_dffs[28] = DFFE(RB5_dffs[28]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

RB3_dffs[29]_lut_out = M1_COMM_ctrl_local.id[29] & (RB3_dffs[30] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[29] & RB3_dffs[30] & !WC1_ID_LOAD;
RB3_dffs[29] = DFFE(RB3_dffs[29]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

RB2_dffs[29]_lut_out = Q44_sload_path[29] & (RB2_dffs[30] # V1L91Q) # !Q44_sload_path[29] & RB2_dffs[30] & !V1L91Q;
RB2_dffs[29] = DFFE(RB2_dffs[29]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

RB5_dffs[29]_lut_out = Q44_sload_path[29] & (RB5_dffs[30] # DC1L9Q) # !Q44_sload_path[29] & RB5_dffs[30] & !DC1L9Q;
RB5_dffs[29] = DFFE(RB5_dffs[29]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

RB3_dffs[30]_lut_out = M1_COMM_ctrl_local.id[30] & (RB3_dffs[31] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[30] & RB3_dffs[31] & !WC1_ID_LOAD;
RB3_dffs[30] = DFFE(RB3_dffs[30]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

RB2_dffs[30]_lut_out = Q44_sload_path[30] & (RB2_dffs[31] # V1L91Q) # !Q44_sload_path[30] & RB2_dffs[31] & !V1L91Q;
RB2_dffs[30] = DFFE(RB2_dffs[30]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

RB5_dffs[30]_lut_out = Q44_sload_path[30] & (RB5_dffs[31] # DC1L9Q) # !Q44_sload_path[30] & RB5_dffs[31] & !DC1L9Q;
RB5_dffs[30] = DFFE(RB5_dffs[30]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

RB3_dffs[31]_lut_out = M1_COMM_ctrl_local.id[31] & (RB3_dffs[32] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[31] & RB3_dffs[32] & !WC1_ID_LOAD;
RB3_dffs[31] = DFFE(RB3_dffs[31]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

RB2_dffs[31]_lut_out = Q44_sload_path[31] & (RB2_dffs[32] # V1L91Q) # !Q44_sload_path[31] & RB2_dffs[32] & !V1L91Q;
RB2_dffs[31] = DFFE(RB2_dffs[31]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

RB5_dffs[31]_lut_out = Q44_sload_path[31] & (RB5_dffs[32] # DC1L9Q) # !Q44_sload_path[31] & RB5_dffs[32] & !DC1L9Q;
RB5_dffs[31] = DFFE(RB5_dffs[31]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

RB3_dffs[32]_lut_out = M1_COMM_ctrl_local.id[32] & (RB3_dffs[33] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[32] & RB3_dffs[33] & !WC1_ID_LOAD;
RB3_dffs[32] = DFFE(RB3_dffs[32]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

RB2_dffs[32]_lut_out = Q44_sload_path[32] & (RB2_dffs[33] # V1L91Q) # !Q44_sload_path[32] & RB2_dffs[33] & !V1L91Q;
RB2_dffs[32] = DFFE(RB2_dffs[32]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

RB5_dffs[32]_lut_out = Q44_sload_path[32] & (RB5_dffs[33] # DC1L9Q) # !Q44_sload_path[32] & RB5_dffs[33] & !DC1L9Q;
RB5_dffs[32] = DFFE(RB5_dffs[32]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

RB3_dffs[33]_lut_out = M1_COMM_ctrl_local.id[33] & (RB3_dffs[34] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[33] & RB3_dffs[34] & !WC1_ID_LOAD;
RB3_dffs[33] = DFFE(RB3_dffs[33]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

RB2_dffs[33]_lut_out = Q44_sload_path[33] & (RB2_dffs[34] # V1L91Q) # !Q44_sload_path[33] & RB2_dffs[34] & !V1L91Q;
RB2_dffs[33] = DFFE(RB2_dffs[33]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

RB5_dffs[33]_lut_out = Q44_sload_path[33] & (RB5_dffs[34] # DC1L9Q) # !Q44_sload_path[33] & RB5_dffs[34] & !DC1L9Q;
RB5_dffs[33] = DFFE(RB5_dffs[33]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

RB3_dffs[34]_lut_out = M1_COMM_ctrl_local.id[34] & (RB3_dffs[35] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[34] & RB3_dffs[35] & !WC1_ID_LOAD;
RB3_dffs[34] = DFFE(RB3_dffs[34]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

RB2_dffs[34]_lut_out = Q44_sload_path[34] & (RB2_dffs[35] # V1L91Q) # !Q44_sload_path[34] & RB2_dffs[35] & !V1L91Q;
RB2_dffs[34] = DFFE(RB2_dffs[34]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

RB5_dffs[34]_lut_out = Q44_sload_path[34] & (RB5_dffs[35] # DC1L9Q) # !Q44_sload_path[34] & RB5_dffs[35] & !DC1L9Q;
RB5_dffs[34] = DFFE(RB5_dffs[34]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

RB3_dffs[35]_lut_out = M1_COMM_ctrl_local.id[35] & (RB3_dffs[36] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[35] & RB3_dffs[36] & !WC1_ID_LOAD;
RB3_dffs[35] = DFFE(RB3_dffs[35]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

RB2_dffs[35]_lut_out = Q44_sload_path[35] & (RB2_dffs[36] # V1L91Q) # !Q44_sload_path[35] & RB2_dffs[36] & !V1L91Q;
RB2_dffs[35] = DFFE(RB2_dffs[35]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

RB5_dffs[35]_lut_out = Q44_sload_path[35] & (RB5_dffs[36] # DC1L9Q) # !Q44_sload_path[35] & RB5_dffs[36] & !DC1L9Q;
RB5_dffs[35] = DFFE(RB5_dffs[35]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

RB3_dffs[36]_lut_out = M1_COMM_ctrl_local.id[36] & (RB3_dffs[37] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[36] & RB3_dffs[37] & !WC1_ID_LOAD;
RB3_dffs[36] = DFFE(RB3_dffs[36]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

RB2_dffs[36]_lut_out = Q44_sload_path[36] & (RB2_dffs[37] # V1L91Q) # !Q44_sload_path[36] & RB2_dffs[37] & !V1L91Q;
RB2_dffs[36] = DFFE(RB2_dffs[36]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

RB5_dffs[36]_lut_out = Q44_sload_path[36] & (RB5_dffs[37] # DC1L9Q) # !Q44_sload_path[36] & RB5_dffs[37] & !DC1L9Q;
RB5_dffs[36] = DFFE(RB5_dffs[36]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

RB3_dffs[37]_lut_out = M1_COMM_ctrl_local.id[37] & (RB3_dffs[38] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[37] & RB3_dffs[38] & !WC1_ID_LOAD;
RB3_dffs[37] = DFFE(RB3_dffs[37]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

RB2_dffs[37]_lut_out = Q44_sload_path[37] & (RB2_dffs[38] # V1L91Q) # !Q44_sload_path[37] & RB2_dffs[38] & !V1L91Q;
RB2_dffs[37] = DFFE(RB2_dffs[37]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

RB5_dffs[37]_lut_out = Q44_sload_path[37] & (RB5_dffs[38] # DC1L9Q) # !Q44_sload_path[37] & RB5_dffs[38] & !DC1L9Q;
RB5_dffs[37] = DFFE(RB5_dffs[37]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

RB3_dffs[38]_lut_out = M1_COMM_ctrl_local.id[38] & (RB3_dffs[39] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[38] & RB3_dffs[39] & !WC1_ID_LOAD;
RB3_dffs[38] = DFFE(RB3_dffs[38]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

RB2_dffs[38]_lut_out = Q44_sload_path[38] & (RB2_dffs[39] # V1L91Q) # !Q44_sload_path[38] & RB2_dffs[39] & !V1L91Q;
RB2_dffs[38] = DFFE(RB2_dffs[38]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

RB5_dffs[38]_lut_out = Q44_sload_path[38] & (RB5_dffs[39] # DC1L9Q) # !Q44_sload_path[38] & RB5_dffs[39] & !DC1L9Q;
RB5_dffs[38] = DFFE(RB5_dffs[38]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

RB3_dffs[39]_lut_out = M1_COMM_ctrl_local.id[39] & (RB3_dffs[40] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[39] & RB3_dffs[40] & !WC1_ID_LOAD;
RB3_dffs[39] = DFFE(RB3_dffs[39]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

RB2_dffs[39]_lut_out = Q44_sload_path[39] & (RB2_dffs[40] # V1L91Q) # !Q44_sload_path[39] & RB2_dffs[40] & !V1L91Q;
RB2_dffs[39] = DFFE(RB2_dffs[39]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

RB5_dffs[39]_lut_out = Q44_sload_path[39] & (RB5_dffs[40] # DC1L9Q) # !Q44_sload_path[39] & RB5_dffs[40] & !DC1L9Q;
RB5_dffs[39] = DFFE(RB5_dffs[39]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

RB3_dffs[40]_lut_out = M1_COMM_ctrl_local.id[40] & (RB3_dffs[41] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[40] & RB3_dffs[41] & !WC1_ID_LOAD;
RB3_dffs[40] = DFFE(RB3_dffs[40]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

RB2_dffs[40]_lut_out = Q44_sload_path[40] & (RB2_dffs[41] # V1L91Q) # !Q44_sload_path[40] & RB2_dffs[41] & !V1L91Q;
RB2_dffs[40] = DFFE(RB2_dffs[40]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

RB5_dffs[40]_lut_out = Q44_sload_path[40] & (RB5_dffs[41] # DC1L9Q) # !Q44_sload_path[40] & RB5_dffs[41] & !DC1L9Q;
RB5_dffs[40] = DFFE(RB5_dffs[40]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

RB3_dffs[41]_lut_out = M1_COMM_ctrl_local.id[41] & (RB3_dffs[42] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[41] & RB3_dffs[42] & !WC1_ID_LOAD;
RB3_dffs[41] = DFFE(RB3_dffs[41]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

RB2_dffs[41]_lut_out = Q44_sload_path[41] & (RB2_dffs[42] # V1L91Q) # !Q44_sload_path[41] & RB2_dffs[42] & !V1L91Q;
RB2_dffs[41] = DFFE(RB2_dffs[41]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

RB5_dffs[41]_lut_out = Q44_sload_path[41] & (RB5_dffs[42] # DC1L9Q) # !Q44_sload_path[41] & RB5_dffs[42] & !DC1L9Q;
RB5_dffs[41] = DFFE(RB5_dffs[41]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

RB3_dffs[42]_lut_out = M1_COMM_ctrl_local.id[42] & (RB3_dffs[43] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[42] & RB3_dffs[43] & !WC1_ID_LOAD;
RB3_dffs[42] = DFFE(RB3_dffs[42]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

RB2_dffs[42]_lut_out = Q44_sload_path[42] & (RB2_dffs[43] # V1L91Q) # !Q44_sload_path[42] & RB2_dffs[43] & !V1L91Q;
RB2_dffs[42] = DFFE(RB2_dffs[42]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

RB5_dffs[42]_lut_out = Q44_sload_path[42] & (RB5_dffs[43] # DC1L9Q) # !Q44_sload_path[42] & RB5_dffs[43] & !DC1L9Q;
RB5_dffs[42] = DFFE(RB5_dffs[42]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

RB3_dffs[43]_lut_out = M1_COMM_ctrl_local.id[43] & (RB3_dffs[44] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[43] & RB3_dffs[44] & !WC1_ID_LOAD;
RB3_dffs[43] = DFFE(RB3_dffs[43]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

RB2_dffs[43]_lut_out = Q44_sload_path[43] & (RB2_dffs[44] # V1L91Q) # !Q44_sload_path[43] & RB2_dffs[44] & !V1L91Q;
RB2_dffs[43] = DFFE(RB2_dffs[43]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

RB5_dffs[43]_lut_out = Q44_sload_path[43] & (RB5_dffs[44] # DC1L9Q) # !Q44_sload_path[43] & RB5_dffs[44] & !DC1L9Q;
RB5_dffs[43] = DFFE(RB5_dffs[43]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

RB3_dffs[44]_lut_out = M1_COMM_ctrl_local.id[44] & (RB3_dffs[45] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[44] & RB3_dffs[45] & !WC1_ID_LOAD;
RB3_dffs[44] = DFFE(RB3_dffs[44]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

RB2_dffs[44]_lut_out = Q44_sload_path[44] & (RB2_dffs[45] # V1L91Q) # !Q44_sload_path[44] & RB2_dffs[45] & !V1L91Q;
RB2_dffs[44] = DFFE(RB2_dffs[44]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

RB5_dffs[44]_lut_out = Q44_sload_path[44] & (RB5_dffs[45] # DC1L9Q) # !Q44_sload_path[44] & RB5_dffs[45] & !DC1L9Q;
RB5_dffs[44] = DFFE(RB5_dffs[44]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

RB3_dffs[45]_lut_out = M1_COMM_ctrl_local.id[45] & (RB3_dffs[46] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[45] & RB3_dffs[46] & !WC1_ID_LOAD;
RB3_dffs[45] = DFFE(RB3_dffs[45]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

RB2_dffs[45]_lut_out = Q44_sload_path[45] & (RB2_dffs[46] # V1L91Q) # !Q44_sload_path[45] & RB2_dffs[46] & !V1L91Q;
RB2_dffs[45] = DFFE(RB2_dffs[45]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

RB5_dffs[45]_lut_out = Q44_sload_path[45] & (RB5_dffs[46] # DC1L9Q) # !Q44_sload_path[45] & RB5_dffs[46] & !DC1L9Q;
RB5_dffs[45] = DFFE(RB5_dffs[45]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

RB3_dffs[46]_lut_out = M1_COMM_ctrl_local.id[46] & (RB3_dffs[47] # WC1_ID_LOAD) # !M1_COMM_ctrl_local.id[46] & RB3_dffs[47] & !WC1_ID_LOAD;
RB3_dffs[46] = DFFE(RB3_dffs[46]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

RB2_dffs[46]_lut_out = Q44_sload_path[46] & (RB2_dffs[47] # V1L91Q) # !Q44_sload_path[46] & RB2_dffs[47] & !V1L91Q;
RB2_dffs[46] = DFFE(RB2_dffs[46]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

RB5_dffs[46]_lut_out = Q44_sload_path[46] & (RB5_dffs[47] # DC1L9Q) # !Q44_sload_path[46] & RB5_dffs[47] & !DC1L9Q;
RB5_dffs[46] = DFFE(RB5_dffs[46]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--RB3_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

RB3_dffs[47]_lut_out = WC1_ID_LOAD & M1_COMM_ctrl_local.id[47];
RB3_dffs[47] = DFFE(RB3_dffs[47]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst37);


--RB2_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

RB2_dffs[47]_lut_out = V1L91Q & Q44_sload_path[47];
RB2_dffs[47] = DFFE(RB2_dffs[47]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst36);


--RB5_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

RB5_dffs[47]_lut_out = DC1L9Q & Q44_sload_path[47];
RB5_dffs[47] = DFFE(RB5_dffs[47]_lut_out, GLOBAL(TE1_outclock0), , , U1_inst38);


--M1L827 is slaveregister:inst_slaveregister|i5220~117
--operation mode is normal

M1L827 = UE1L63Q & !UE1L53Q & M1L033 & !M1_i1639;


--M1L173 is slaveregister:inst_slaveregister|i4548~558
--operation mode is normal

M1L173 = UE1L83Q # UE1L73Q # !M1L913 # !UE1L14Q;


--M1L7131 is slaveregister:inst_slaveregister|i14861~50
--operation mode is normal

M1L7131 = !UE1L53Q & (M1_i1639 # !M1L033 # !UE1L63Q);


--M1L5101 is slaveregister:inst_slaveregister|i5594~500
--operation mode is normal

M1L5101 = M1L059 & (UE1L53Q & UE1L73Q # !M1L603);


--M1L586 is slaveregister:inst_slaveregister|i5208~738
--operation mode is normal

M1L586 = UE1L53Q & !M1L133 & (M1_i1176 # !UE1L63Q);


--M1L9221 is slaveregister:inst_slaveregister|i5652~509
--operation mode is normal

M1L9221 = M1L7521 # M1L2521 # UE1L53Q & M1L8521;


--M1L2701 is slaveregister:inst_slaveregister|i5640~381
--operation mode is normal

M1L2701 = UE1L53Q $ !UE1L73Q # !M1L603;


--M1L686 is slaveregister:inst_slaveregister|i5208~740
--operation mode is normal

M1L686 = UE1L53Q & (M1_i1176 # !UE1L63Q);


--M1L1901 is slaveregister:inst_slaveregister|i5642~926
--operation mode is normal

M1L1901 = UE1L53Q & !M1L229 & (M1_i1176 # !UE1L63Q);

--M1L1111 is slaveregister:inst_slaveregister|i5642~951
--operation mode is normal

M1L1111 = UE1L53Q & !M1L229 & (M1_i1176 # !UE1L63Q);


--M1L528 is slaveregister:inst_slaveregister|i5393~1248
--operation mode is normal

M1L528 = M1_i1639 # UE1L63Q & UE1L53Q # !M1L033;


--M1L277 is slaveregister:inst_slaveregister|i5384~1049
--operation mode is normal

M1L277 = UE1L63Q & UE1L53Q & M1_i1176;


--FE1L084 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~182
--operation mode is normal

FE1L084 = FE1_j_dly[1] # FE1_j_dly[3] # FE1_j_dly[4] # !FE1_j_dly[2];

--FE1L184 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~184
--operation mode is normal

FE1L184 = FE1_j_dly[1] # FE1_j_dly[3] # FE1_j_dly[4] # !FE1_j_dly[2];


--FE1L004 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~919
--operation mode is normal

FE1L004 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1_j_dly[2] # !FE1_j_dly[1];

--FE1L114 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~943
--operation mode is normal

FE1L114 = FE1_j_dly[3] # FE1_j_dly[4] # !FE1_j_dly[2] # !FE1_j_dly[1];


--FE1L305 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~503
--operation mode is normal

FE1L305 = FE1_j_dly[4] # FE1_j_dly[1] # FE1_j_dly[2] # !FE1_j_dly[3];

--FE1L215 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~520
--operation mode is normal

FE1L215 = FE1_j_dly[4] # FE1_j_dly[1] # FE1_j_dly[2] # !FE1_j_dly[3];


--FE1L783 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~177
--operation mode is normal

FE1L783 = FE1L847 & (!FE1L915 # !FE1_j_dly[2] # !FE1_j_dly[1]);


--FE1L594 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1900~231
--operation mode is normal

FE1L594 = FE1_j_dly[1] # FE1_j_dly[2] # FE1_j_dly[3] # FE1_j_dly[4];

--FE1L694 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1900~233
--operation mode is normal

FE1L694 = FE1_j_dly[1] # FE1_j_dly[2] # FE1_j_dly[3] # FE1_j_dly[4];


--FE1L175 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~735
--operation mode is normal

FE1L175 = FE1_ring_init & (FE1_j_dly[3] # FE1_j_dly[4] # !FE1L884);

--FE1L085 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~751
--operation mode is normal

FE1L085 = FE1_ring_init & (FE1_j_dly[3] # FE1_j_dly[4] # !FE1L884);


--FE2L974 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~182
--operation mode is normal

FE2L974 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] # !FE2_j_dly[2];

--FE2L084 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~184
--operation mode is normal

FE2L084 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] # !FE2_j_dly[2];


--FE2L993 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~915
--operation mode is normal

FE2L993 = FE2_j_dly[3] # FE2_j_dly[4] # !FE2_j_dly[2] # !FE2_j_dly[1];

--FE2L014 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~939
--operation mode is normal

FE2L014 = FE2_j_dly[3] # FE2_j_dly[4] # !FE2_j_dly[2] # !FE2_j_dly[1];


--FE2L205 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~503
--operation mode is normal

FE2L205 = FE2_j_dly[4] # FE2_j_dly[1] # FE2_j_dly[2] # !FE2_j_dly[3];

--FE2L115 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~520
--operation mode is normal

FE2L115 = FE2_j_dly[4] # FE2_j_dly[1] # FE2_j_dly[2] # !FE2_j_dly[3];


--FE2L494 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1900~231
--operation mode is normal

FE2L494 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] # FE2_j_dly[2];

--FE2L594 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1900~233
--operation mode is normal

FE2L594 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] # FE2_j_dly[2];


--FE2L175 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~735
--operation mode is normal

FE2L175 = FE2_ring_init & (FE2_j_dly[3] # FE2_j_dly[4] # !FE2L784);

--FE2L085 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~751
--operation mode is normal

FE2L085 = FE2_ring_init & (FE2_j_dly[3] # FE2_j_dly[4] # !FE2L784);


--FE1L484 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~229
--operation mode is normal

FE1L484 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[1] $ !FE1_j_dly[2];


--FE1L185 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~893
--operation mode is normal

FE1L185 = FE1L974 & (FE1_j_dly[3] # FE1_j_dly[4] # !FE1L379);


--FE1L584 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~231
--operation mode is normal

FE1L584 = FE1_j_dly[2] # FE1_j_dly[3] # FE1_j_dly[4] # !FE1_j_dly[1];


--FE1L125 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~840
--operation mode is normal

FE1L125 = FE1_j_dly[3] # FE1_j_dly[4] # FE1_j_dly[2];


--FE2L384 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~229
--operation mode is normal

FE2L384 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[1] $ !FE2_j_dly[2];


--FE2L185 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~893
--operation mode is normal

FE2L185 = FE2L874 & (FE2_j_dly[3] # FE2_j_dly[4] # !FE2L479);


--FE2L484 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~231
--operation mode is normal

FE2L484 = FE2_j_dly[2] # FE2_j_dly[3] # FE2_j_dly[4] # !FE2_j_dly[1];


--FE2L025 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~840
--operation mode is normal

FE2L025 = FE2_j_dly[3] # FE2_j_dly[4] # FE2_j_dly[2];


--GE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10977
--operation mode is normal

GE1L613 = GE1_ram_address_header[1] & GE1L743 & (!GE1L843 # !GE1_ram_address_header[3]);


--GE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~627
--operation mode is normal

GE1L291 = GE1_ram_address_header[1] & (GE1_ram_address_header[3] # !GE1L533) # !GE1_ram_address_header[1] & !GE1L743;


--GE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~636
--operation mode is normal

GE2L002 = GE2_ram_address_header[1] & (GE2_ram_address_header[3] # !GE2L343) # !GE2_ram_address_header[1] & !GE2L553;


--FE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~48
--operation mode is normal

FE2L803 = FE2L6311Q # FE2_ring_write_clk1 & FE2_ring_rd_en # !FE2_ring_write_clk1 & FE2L942;


--FE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~48
--operation mode is normal

FE1L703 = FE1L6311Q # FE1_ring_write_clk1 & FE1_ring_rd_en # !FE1_ring_write_clk1 & FE1L842;


--FE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1299~52
--operation mode is normal

FE1L732 = FE1L367 & (FE1L7311Q # !FE1_ring_write_clk1 & !FE1L688);


--FE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1299~54
--operation mode is normal

FE1L832 = FE1L7311Q # !FE1_ring_write_clk1 & !FE1L688;


--FE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~32
--operation mode is normal

FE1L052 = FE1L6311Q # !FE1_ring_write_clk1 & FE1L842;


--FE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1299~52
--operation mode is normal

FE2L832 = FE2L467 & (FE2L7311Q # !FE2_ring_write_clk1 & !FE2L788);


--FE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1299~54
--operation mode is normal

FE2L932 = FE2L7311Q # !FE2_ring_write_clk1 & !FE2L788;


--FE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~32
--operation mode is normal

FE2L152 = FE2L6311Q # !FE2_ring_write_clk1 & FE2L942;


--FE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1041
--operation mode is normal

FE2L582 = FE2L4801Q & (FE2L6311Q # !FE2_ring_write_clk1 & FE2L942);


--FE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1041
--operation mode is normal

FE1L482 = FE1L4801Q & (FE1L6311Q # !FE1_ring_write_clk1 & FE1L842);


--FE1L734 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~936
--operation mode is normal

FE1L734 = FE1_j_dly[4] # FE1_j_dly[1] # !FE1_j_dly[2] # !FE1_j_dly[3];

--FE1L054 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~954
--operation mode is normal

FE1L054 = FE1_j_dly[4] # FE1_j_dly[1] # !FE1_j_dly[2] # !FE1_j_dly[3];


--FE1L053 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1107
--operation mode is normal

FE1L053 = FE1_j_dly[4] # FE1_j_dly[2] # !FE1_j_dly[1] # !FE1_j_dly[3];

--FE1L063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1125
--operation mode is normal

FE1L063 = FE1_j_dly[4] # FE1_j_dly[2] # !FE1_j_dly[1] # !FE1_j_dly[3];


--FE1L104 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~921
--operation mode is normal

FE1L104 = FE1_j_dly[1] # FE1_j_dly[2] # FE1_j_dly[3] # !FE1_j_dly[4];


--FE1L153 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1109
--operation mode is normal

FE1L153 = FE1_j_dly[4] # !FE1_j_dly[2] # !FE1_j_dly[1] # !FE1_j_dly[3];

--FE1L953 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1124
--operation mode is normal

FE1L953 = FE1_j_dly[4] # !FE1_j_dly[2] # !FE1_j_dly[1] # !FE1_j_dly[3];


--FE2L534 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~936
--operation mode is normal

FE2L534 = FE2_j_dly[4] # FE2_j_dly[1] # !FE2_j_dly[2] # !FE2_j_dly[3];

--FE2L944 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~956
--operation mode is normal

FE2L944 = FE2_j_dly[4] # FE2_j_dly[1] # !FE2_j_dly[2] # !FE2_j_dly[3];


--FE2L153 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1123
--operation mode is normal

FE2L153 = FE2_j_dly[4] # FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[3];

--FE2L063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1140
--operation mode is normal

FE2L063 = FE2_j_dly[4] # FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[3];


--FE2L004 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~917
--operation mode is normal

FE2L004 = FE2_j_dly[1] # FE2_j_dly[2] # FE2_j_dly[3] # !FE2_j_dly[4];


--FE2L253 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1125
--operation mode is normal

FE2L253 = FE2_j_dly[4] # !FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[3];

--FE2L953 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1139
--operation mode is normal

FE2L953 = FE2_j_dly[4] # !FE2_j_dly[2] # !FE2_j_dly[1] # !FE2_j_dly[3];


--FE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~937
--operation mode is normal

FE2L571 = FE2L1411Q & (FE2_init_k # FE2L771) # !FE2L1411Q & FE2L3411Q & FE2L771;


--FE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~947
--operation mode is normal

FE1L571 = FE1L1411Q & (FE1_init_k # FE1L771) # !FE1L1411Q & FE1L3411Q & FE1L771;


--BE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6962
--operation mode is normal

BE2L522 = BE2L622 # BE2L323Q # BE2L413Q # BE2L613Q;


--BE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6966
--operation mode is normal

BE2L622 = BE2L713Q # BE2L423Q # BE2L513Q # BE1L713Q;


--LC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92
--operation mode is normal

LC1L6 = LC1L7 # Q11_pre_out[5] # Q11_pre_out[1] # Q11_pre_out[2];


--LC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96
--operation mode is normal

LC1L7 = Q11_pre_out[3] # Q11_pre_out[4] # !DC1L61Q # !Q11_sload_path[0];


--LC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92
--operation mode is normal

LC1L3 = LC1L4 & Q11_pre_out[5] & Q11_sload_path[0] & Q11_pre_out[1];


--LC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96
--operation mode is normal

LC1L4 = LC1_b_non_empty & Q11_pre_out[2] & Q11_pre_out[3] & Q11_pre_out[4];


--FE2L2301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7918
--operation mode is normal

FE2L2301 = FE2_j_dly[2] & !FE2_j_dly[1];


--FE2L045 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~736
--operation mode is normal

FE2L045 = FE2_j_dly[1] & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[7] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[8]);


--FE2L145 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~737
--operation mode is normal

FE2L145 = FE2_j_dly[0] & (FE2_flagged_rl_compr_dly[7] # !FE2_j_dly[1]) # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[8] & FE2_j_dly[1];


--FE2L935 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~735
--operation mode is normal

FE2L935 = FE2L045 & (FE2L145 # !FE2_flagged_rl_compr_dly[9]) # !FE2L045 & FE2L145 & FE2_flagged_rl_compr_dly[9];


--FE2L245 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~741
--operation mode is normal

FE2L245 = FE2L935 & !FE2_j_dly[4] & !FE2_j_dly[3] & !FE2_j_dly[2];


--FE2L225 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~846
--operation mode is normal

FE2L225 = !FE2_j_dly[1] & (FE2_j_dly[0] & FE2_flagged_rl_compr_dly[8] # !FE2_j_dly[0] & FE2_flagged_rl_compr_dly[9]);


--FE2L325 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~847
--operation mode is normal

FE2L325 = FE2_j_dly[0] & FE2_flagged_rl_compr_dly[8] & !FE2_j_dly[1] # !FE2_j_dly[0] & (FE2_j_dly[1] # FE2_flagged_rl_compr_dly[9]);


--FE2L125 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~845
--operation mode is normal

FE2L125 = FE2L225 & (FE2L325 # !FE2_flagged_rl_compr_dly[7]) # !FE2L225 & FE2L325 & FE2_flagged_rl_compr_dly[7];


--FE2L425 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~851
--operation mode is normal

FE2L425 = FE2L125 & FE2_j_dly[2] & !FE2_j_dly[4] & !FE2_j_dly[3];


--FE2L734 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~941
--operation mode is normal

FE2L734 = FE2_j_dly[2] & (FE2_j_dly[3] # !FE2_j_dly[0] & !FE2_j_dly[1]) # !FE2_j_dly[2] & !FE2_j_dly[3];


--FE2L634 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~939
--operation mode is normal

FE2L634 = FE2L734 # FE2_j_dly[4];


--M1L536 is slaveregister:inst_slaveregister|i5058~150
--operation mode is normal

M1L536 = (VC1L38 # VC1L08 # VC1L87 # VC1L67) & CASCADE(VC1L3);


--VC1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335
--operation mode is normal

VC1L38 = VC1L28 # VC1L47 & (VC1L48 # VC1L06);


--VC1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339
--operation mode is normal

VC1L48 = VC1L58 # VC1L66 # VC1L46 # VC1L26;


--VC1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341
--operation mode is normal

VC1L58 = VC1L27 # VC1L07 # VC1L86;


--WB01_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB01_aeb_out = Q61_sload_path[4];


--WB4_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

WB4_aeb_out = Q4_sload_path[4];


--M1L9011 is slaveregister:inst_slaveregister|i5642~949
--operation mode is normal

M1L9011 = (!UE1L83Q # !UE1L14Q # !M1L992 # !M1L863) & CASCADE(M1L073);


--FE1L904 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~939
--operation mode is normal

FE1L904 = (FE1_j_dly[4] # !FE1_j_dly[3]) & CASCADE(FE1L804);


--FE2L804 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~935
--operation mode is normal

FE2L804 = (FE2_j_dly[4] # !FE2_j_dly[3]) & CASCADE(FE2L704);


--DD23L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

DD23L1 = WC1L97Q;


--MC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

MC1L21 = !KC1_rd_ptr_lsb;


--Q42L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q42L81 = !Q42_cout;


--Q6L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q6L43 = !Q6_cout;


--Q01L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q01L41 = !Q01_cout;


--Q41L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q41L81 = !Q41_cout;


--Q4L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q4L31 = !Q4_cout;


--Q12L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q12L8 = Q12_cout;


--Q22L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q22L9 = !Q22_cout;


--Q81L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0
--operation mode is normal

Q81L43 = !Q81_the_carries[10];


--Q02L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q02L81 = !Q02_cout;


--Q61L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q61L31 = !Q61_cout;


--Q71L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

Q71L11 = Q71_cout;


--Q22L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

Q22L3 = CARRY(Q12L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE
--operation mode is input

PLD_FPGA_nWE = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10]
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11]
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--COM_AD_D[11] is COM_AD_D[11]
--operation mode is input

COM_AD_D[11] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[10] is COM_AD_D[10]
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(TE1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!S1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(QC1L31);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(QC1L11);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(QC1L01);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(QC1L7);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(QC1L6);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(QC1L5);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(QC1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(QC1L3);


--COM_DB[5] is COM_DB[5]
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4]
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3]
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2]
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1]
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0]
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(SD1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(BE1L452Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(BE1L32Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(BE1L113Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(BE1L652Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BE1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(BE1L862Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(BE1L1Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(BE1L42Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(BE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(SD1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(BE2L652Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(BE2L32Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(BE2L313Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(BE2L852Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BE2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(BE2L072Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(BE2L1Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(BE2L42Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(BE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(VCC);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(VCC);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE = OUTPUT(C1L86Q);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(C1L66Q, C1_i445);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(C1L56Q, C1_i445);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(C1L46Q, C1_i445);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(C1L36Q, C1_i445);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(C1L26Q, C1_i445);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(C1L16Q, C1_i445);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(C1L06Q, C1_i445);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(C1L95Q, C1_i445);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7]
--operation mode is output

R2BUS[7]_tri_out = TRI(C1L551Q, C1_i445);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6]_tri_out = TRI(C1L451Q, C1_i445);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5]_tri_out = TRI(C1L351Q, C1_i445);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4]_tri_out = TRI(C1L251Q, C1_i445);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3]_tri_out = TRI(C1L151Q, C1_i445);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2]_tri_out = TRI(C1L051Q, C1_i445);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1]_tri_out = TRI(C1L941Q, C1_i445);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0]_tri_out = TRI(C1L841Q, C1_i445);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(C1_led_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(C1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!C1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET
--operation mode is output

FL_AUX_RESET = OUTPUT(M1_CS_FL_aux_reset_local);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(GND, GND);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(GND, GND);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(GND, GND);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(SE2L1Q, SE2_i68);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(SE1L1Q, SE1_i68);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7]
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6]
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5]
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4]
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3]
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2]
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1]
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0]
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7]
--operation mode is output

FPGA_D[7]_tri_out = TRI(GND, GND);
FPGA_D[7] = OUTPUT(FPGA_D[7]_tri_out);


--FPGA_D[6] is FPGA_D[6]
--operation mode is output

FPGA_D[6]_tri_out = TRI(GND, GND);
FPGA_D[6] = OUTPUT(FPGA_D[6]_tri_out);


--FPGA_D[5] is FPGA_D[5]
--operation mode is output

FPGA_D[5]_tri_out = TRI(GND, GND);
FPGA_D[5] = OUTPUT(FPGA_D[5]_tri_out);


--FPGA_D[4] is FPGA_D[4]
--operation mode is output

FPGA_D[4]_tri_out = TRI(GND, GND);
FPGA_D[4] = OUTPUT(FPGA_D[4]_tri_out);


--FPGA_D[3] is FPGA_D[3]
--operation mode is output

FPGA_D[3]_tri_out = TRI(GND, GND);
FPGA_D[3] = OUTPUT(FPGA_D[3]_tri_out);


--FPGA_D[2] is FPGA_D[2]
--operation mode is output

FPGA_D[2]_tri_out = TRI(GND, GND);
FPGA_D[2] = OUTPUT(FPGA_D[2]_tri_out);


--FPGA_D[1] is FPGA_D[1]
--operation mode is output

FPGA_D[1]_tri_out = TRI(GND, GND);
FPGA_D[1] = OUTPUT(FPGA_D[1]_tri_out);


--FPGA_D[0] is FPGA_D[0]
--operation mode is output

FPGA_D[0]_tri_out = TRI(GND, GND);
FPGA_D[0] = OUTPUT(FPGA_D[0]_tri_out);


--FPGA_DA is FPGA_DA
--operation mode is output

FPGA_DA_tri_out = TRI(GND, GND);
FPGA_DA = OUTPUT(FPGA_DA_tri_out);


--FPGA_CE is FPGA_CE
--operation mode is output

FPGA_CE_tri_out = TRI(GND, GND);
FPGA_CE = OUTPUT(FPGA_CE_tri_out);


--FPGA_RW is FPGA_RW
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15]_tri_out = TRI(GND, GND);
PGM[15] = OUTPUT(PGM[15]_tri_out);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14]_tri_out = TRI(GND, GND);
PGM[14] = OUTPUT(PGM[14]_tri_out);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13]_tri_out = TRI(GND, GND);
PGM[13] = OUTPUT(PGM[13]_tri_out);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12]_tri_out = TRI(GND, GND);
PGM[12] = OUTPUT(PGM[12]_tri_out);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10]_tri_out = TRI(GND, GND);
PGM[10] = OUTPUT(PGM[10]_tri_out);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9]_tri_out = TRI(GND, GND);
PGM[9] = OUTPUT(PGM[9]_tri_out);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8]_tri_out = TRI(GND, GND);
PGM[8] = OUTPUT(PGM[8]_tri_out);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7]_tri_out = TRI(GND, GND);
PGM[7] = OUTPUT(PGM[7]_tri_out);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6]_tri_out = TRI(GND, GND);
PGM[6] = OUTPUT(PGM[6]_tri_out);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5]_tri_out = TRI(GND, GND);
PGM[5] = OUTPUT(PGM[5]_tri_out);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4]_tri_out = TRI(GND, GND);
PGM[4] = OUTPUT(PGM[4]_tri_out);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3]_tri_out = TRI(GND, GND);
PGM[3] = OUTPUT(PGM[3]_tri_out);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2]_tri_out = TRI(GND, GND);
PGM[2] = OUTPUT(PGM[2]_tri_out);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1]_tri_out = TRI(GND, GND);
PGM[1] = OUTPUT(PGM[1]_tri_out);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0]_tri_out = TRI(GND, GND);
PGM[0] = OUTPUT(PGM[0]_tri_out);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--GF25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

GF25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(CF1L911, CF1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--GF35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

GF35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(CF1L021, CF1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--GF45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

GF45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(CF1L121, CF1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--GF55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

GF55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(CF1L221, CF1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--GF91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

GF91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(CF1L68, CF1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--GF02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

GF02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(CF1L78, CF1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--GF12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

GF12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(CF1L88, CF1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--GF22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

GF22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(CF1L98, CF1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--GF32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

GF32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(CF1L09, CF1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--GF42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

GF42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(CF1L19, CF1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--GF52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

GF52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(CF1L29, CF1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--GF62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

GF62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(CF1L39, CF1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--GF72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

GF72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(CF1L49, CF1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--GF82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

GF82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(CF1L59, CF1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--GF92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

GF92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(CF1L69, CF1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--GF03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

GF03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(CF1L79, CF1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--GF13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

GF13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(CF1L89, CF1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--GF23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

GF23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(CF1L99, CF1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--GF33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

GF33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(CF1L001, CF1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--GF43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

GF43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(CF1L101, CF1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--GF53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

GF53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(CF1L201, CF1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--GF63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

GF63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(CF1L301, CF1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--GF73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

GF73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(CF1L401, CF1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--GF83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

GF83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(CF1L501, CF1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--GF93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

GF93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(CF1L601, CF1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--GF04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

GF04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(CF1L701, CF1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--GF14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

GF14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(CF1L801, CF1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--GF24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

GF24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(CF1L901, CF1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--GF34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

GF34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(CF1L011, CF1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--GF44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

GF44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(CF1L111, CF1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--GF54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

GF54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(CF1L211, CF1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--GF64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

GF64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(CF1L311, CF1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--GF74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

GF74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(CF1L411, CF1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--GF84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

GF84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(CF1L511, CF1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--GF94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

GF94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(CF1L611, CF1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--GF05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

GF05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(CF1L711, CF1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--GF2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

GF2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(CF1L53, CF1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--GF3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

GF3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(CF1L63, CF1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--GF4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

GF4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(CF1L73, CF1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--GF5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

GF5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(CF1L83, CF1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--GF6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

GF6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(CF1L93, CF1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--GF7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

GF7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(CF1L04, CF1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--GF8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

GF8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(CF1L14, CF1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--GF9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

GF9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(CF1L24, CF1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--GF01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

GF01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(CF1L34, CF1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--GF11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

GF11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(CF1L44, CF1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--GF21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

GF21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(CF1L54, CF1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--GF31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

GF31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(CF1L64, CF1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--GF41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

GF41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(CF1L74, CF1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--GF51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

GF51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(CF1L84, CF1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--GF61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

GF61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(CF1L94, CF1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--GF71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

GF71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(CF1L05, CF1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--GF75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

GF75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(CF1L941, CF1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--GF65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

GF65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(CF1L641, CF1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(CF1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(CF1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(CF1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(CF1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(CF1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(CF1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(CF1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(CF1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(CF1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(CF1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(CF1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(CF1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(CF1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(CF1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(CF1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(CF1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(CF1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(CF1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(CF1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(CF1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(CF1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(CF1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(CF1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(CF1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(CF1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(CF1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(CF1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(CF1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(CF1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(CF1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(CF1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(CF1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(CF1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(CF1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(CF1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(CF1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(CF1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(CF1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(CF1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(CF1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(CF1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(CF1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(CF1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(CF1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(CF1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(CF1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(CF1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(CF1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(CF1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(CF1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(CF1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(CF1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(CF1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(CF1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(CF1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(CF1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(CF1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(CF1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(CF1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(CF1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(CF1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(CF1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(CF1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(CF1L37);


--HF1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

HF1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(CF1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


