Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Apr  5 18:59:16 2020
| Host         : Aegis running 64-bit major release  (build 9200)
| Command      : report_methodology -file i2cAddrSwitch_methodology_drc_routed.rpt -pb i2cAddrSwitch_methodology_drc_routed.pb -rpx i2cAddrSwitch_methodology_drc_routed.rpx
| Design       : i2cAddrSwitch
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 21         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 24         |
| TIMING-20 | Warning          | Non-clocked latch            | 12         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin SDOMaster_OBUFT_inst_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin SDOMaster_tristate_oe_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin SDOSlave_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin SDOSlave_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin commType_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin commType_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin frameBitCounter_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin incycle_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin readwrite_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin slaveAddr_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin state_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin state_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin state_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin state_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin stop_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SDOMaster_tristate_oe_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SDOMaster_tristate_oe_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell SDOMaster_tristate_oe_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SDOMaster_OBUFT_inst_i_2/CLR, SDOMaster_tristate_oe_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell SDOSlave_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SDOSlave_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell SDOSlave_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SDOSlave_reg_C/CLR, SDOSlave_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell commType_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) commType_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell commType_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) commType_reg_C/CLR, commType_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[0]_C/CLR, frameBitCounter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[1]_C/CLR, frameBitCounter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell frameBitCounter_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) frameBitCounter_reg[2]_C/CLR, frameBitCounter_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell readwrite_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) readwrite_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell readwrite_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) readwrite_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell slaveAddr_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) slaveAddr_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell slaveAddr_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) slaveAddr_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell state[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell state[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell state[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell state[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell state[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell state[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell state[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SDOMaster_tristate_oe_reg_LDC cannot be properly analyzed as its control pin SDOMaster_tristate_oe_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SDOSlave_reg_LDC cannot be properly analyzed as its control pin SDOSlave_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch commType_reg_LDC cannot be properly analyzed as its control pin commType_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch frameBitCounter_reg[0]_LDC cannot be properly analyzed as its control pin frameBitCounter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch frameBitCounter_reg[1]_LDC cannot be properly analyzed as its control pin frameBitCounter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch frameBitCounter_reg[2]_LDC cannot be properly analyzed as its control pin frameBitCounter_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch readwrite_reg_LDC cannot be properly analyzed as its control pin readwrite_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch slaveAddr_reg[6]_LDC cannot be properly analyzed as its control pin slaveAddr_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch state_reg[0]_LDC cannot be properly analyzed as its control pin state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch state_reg[1]_LDC cannot be properly analyzed as its control pin state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch state_reg[2]_LDC cannot be properly analyzed as its control pin state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch state_reg[3]_LDC cannot be properly analyzed as its control pin state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>


