Loading plugins phase: Elapsed time ==> 0s.222ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -d CY8C5888LTI-LP097 -s C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.699ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -dcpsoc3 EmulatedFunctionGenerator.v -verilog
======================================================================

======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -dcpsoc3 EmulatedFunctionGenerator.v -verilog
======================================================================

======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -dcpsoc3 -verilog EmulatedFunctionGenerator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 04 13:15:47 2020


======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   vpp
Options  :    -yv2 -q10 EmulatedFunctionGenerator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 04 13:15:47 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Users\George Anwar\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'EmulatedFunctionGenerator.ctl'.
C:\Users\George Anwar\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\George Anwar\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -dcpsoc3 -verilog EmulatedFunctionGenerator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 04 13:15:48 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\codegentemp\EmulatedFunctionGenerator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\codegentemp\EmulatedFunctionGenerator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\George Anwar\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  EmulatedFunctionGenerator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -dcpsoc3 -verilog EmulatedFunctionGenerator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 04 13:15:49 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\codegentemp\EmulatedFunctionGenerator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\codegentemp\EmulatedFunctionGenerator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\George Anwar\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\Timer_1:Net_260\
	Net_27
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_26
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\LabVIEW_UART:BUART:reset_sr\
	Net_47
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_43
	\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:lt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:eq\
	\LabVIEW_UART:BUART:sRX:MODULE_5:gt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:gte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:lte\
	Net_53
	Net_54
	Net_55
	Net_56
	Net_57
	Net_58
	Net_59
	Net_62
	Net_63
	Net_64
	Net_66
	Net_67
	Net_68
	Net_69
	Net_72
	\ByteCounter:Net_49\
	\ByteCounter:Net_82\
	\ByteCounter:Net_95\
	\ByteCounter:Net_91\
	\ByteCounter:Net_102\
	\ByteCounter:CounterUDB:ctrl_cmod_2\
	\ByteCounter:CounterUDB:ctrl_cmod_1\
	\ByteCounter:CounterUDB:ctrl_cmod_0\
	\ByteCounter:CounterUDB:reload_tc\
	Net_82
	Net_83
	Net_84
	Net_85
	Net_86
	Net_87
	Net_88


Deleted 73 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing Net_2 to zero
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing tmpOE__Vin_net_0 to \ADC_DelSig_1:soc\
Aliasing one to \ADC_DelSig_1:soc\
Aliasing tmpOE__Vout_net_0 to \ADC_DelSig_1:soc\
Aliasing Net_21 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to \ADC_DelSig_1:soc\
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \LabVIEW_UART:BUART:tx_hd_send_break\ to zero
Aliasing \LabVIEW_UART:BUART:HalfDuplexSend\ to zero
Aliasing \LabVIEW_UART:BUART:FinalParityType_1\ to zero
Aliasing \LabVIEW_UART:BUART:FinalParityType_0\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \LabVIEW_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_6\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_5\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_4\ to zero
Aliasing \LabVIEW_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig_1:soc\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_1\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_0\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ADC_DelSig_1:soc\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_1\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_0\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC_DelSig_1:soc\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \LabVIEW_UART:BUART:rx_status_1\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ADC_DelSig_1:soc\
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ADC_DelSig_1:soc\
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig_1:soc\
Aliasing tmpOE__Rx_1_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__Tx_1_net_0 to \ADC_DelSig_1:soc\
Aliasing \UARTReset:clk\ to zero
Aliasing \UARTReset:rst\ to zero
Aliasing \LEDDrive:clk\ to zero
Aliasing \LEDDrive:rst\ to zero
Aliasing tmpOE__LED_net_0 to \ADC_DelSig_1:soc\
Aliasing \ByteCounter:Net_89\ to \ADC_DelSig_1:soc\
Aliasing \ByteCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ByteCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ByteCounter:CounterUDB:capt_rising\ to zero
Aliasing \ByteCountReset:clk\ to zero
Aliasing \ByteCountReset:rst\ to zero
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing Net_44D to zero
Aliasing \LabVIEW_UART:BUART:rx_break_status\\D\ to zero
Aliasing \ByteCounter:CounterUDB:prevCapture\\D\ to zero
Aliasing \ByteCounter:CounterUDB:cmp_out_reg_i\\D\ to \ByteCounter:CounterUDB:prevCompare\\D\
Removing Rhs of wire \WaveDAC8_1:Net_183\[12] = \WaveDAC8_1:demux:tmp__demux_0_reg\[18]
Removing Rhs of wire \WaveDAC8_1:Net_107\[16] = \WaveDAC8_1:demux:tmp__demux_1_reg\[21]
Removing Rhs of wire \WaveDAC8_1:Net_134\[19] = \WaveDAC8_1:cydff_1\[32]
Removing Lhs of wire \WaveDAC8_1:Net_336\[20] = \WaveDAC8_1:Net_279\[3]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[23] = zero[13]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[24] = zero[13]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[25] = zero[13]
Removing Lhs of wire Net_2[33] = zero[13]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[46] = \ADC_DelSig_1:Net_250\[81]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[48] = zero[13]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[49] = zero[13]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[83] = zero[13]
Removing Rhs of wire tmpOE__Vin_net_0[89] = \ADC_DelSig_1:soc\[85]
Removing Lhs of wire one[93] = tmpOE__Vin_net_0[89]
Removing Lhs of wire tmpOE__Vout_net_0[96] = tmpOE__Vin_net_0[89]
Removing Lhs of wire Net_21[103] = zero[13]
Removing Rhs of wire Net_22[105] = \Timer_1:Net_55\[106]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[122] = \Timer_1:TimerUDB:control_7\[114]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[124] = zero[13]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[133] = \Timer_1:TimerUDB:runmode_enable\[145]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[134] = \Timer_1:TimerUDB:hwEnable\[135]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[134] = \Timer_1:TimerUDB:control_7\[114]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[137] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[139] = \Timer_1:TimerUDB:status_tc\[136]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[144] = \Timer_1:TimerUDB:capt_fifo_load\[132]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[147] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[148] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[149] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[150] = \Timer_1:TimerUDB:status_tc\[136]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[151] = \Timer_1:TimerUDB:capt_fifo_load\[132]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[152] = \Timer_1:TimerUDB:fifo_full\[153]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[154] = \Timer_1:TimerUDB:fifo_nempty\[155]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[157] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[158] = \Timer_1:TimerUDB:trig_reg\[146]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[159] = \Timer_1:TimerUDB:per_zero\[138]
Removing Lhs of wire \LabVIEW_UART:Net_61\[339] = \LabVIEW_UART:Net_9\[338]
Removing Rhs of wire Net_6[343] = \UARTReset:control_out_0\[638]
Removing Rhs of wire Net_6[343] = \UARTReset:control_0\[661]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_hd_send_break\[344] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:HalfDuplexSend\[345] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalParityType_1\[346] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalParityType_0\[347] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_2\[348] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_1\[349] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_0\[350] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_ctrl_mark\[351] = zero[13]
Removing Rhs of wire Net_48[358] = \LabVIEW_UART:BUART:rx_interrupt_out\[359]
Removing Rhs of wire \LabVIEW_UART:BUART:tx_bitclk_enable_pre\[363] = \LabVIEW_UART:BUART:tx_bitclk_dp\[399]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_counter_tc\[409] = \LabVIEW_UART:BUART:tx_counter_dp\[400]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_6\[410] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_5\[411] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_4\[412] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_1\[414] = \LabVIEW_UART:BUART:tx_fifo_empty\[377]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_3\[416] = \LabVIEW_UART:BUART:tx_fifo_notfull\[376]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_count7_bit8_wire\[476] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[484] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[495]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[486] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[496]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[487] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[512]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[488] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[526]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[489] = \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\[490]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\[490] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[491] = \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\[492]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\[492] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[498] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[499] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[500] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_1\[501] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[502] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_0\[503] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[504] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[505] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[506] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[507] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[508] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[509] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[514] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_1\[515] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[516] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_0\[517] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[518] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[519] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[520] = \LabVIEW_UART:BUART:pollcount_1\[482]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[521] = \LabVIEW_UART:BUART:pollcount_0\[485]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[522] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[523] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_1\[530] = zero[13]
Removing Rhs of wire \LabVIEW_UART:BUART:rx_status_2\[531] = \LabVIEW_UART:BUART:rx_parity_error_status\[532]
Removing Rhs of wire \LabVIEW_UART:BUART:rx_status_3\[533] = \LabVIEW_UART:BUART:rx_stop_bit_error\[534]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[544] = \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[593]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[548] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[615]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[549] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[550] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[551] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[552] = \LabVIEW_UART:BUART:sRX:MODIN4_6\[553]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_6\[553] = \LabVIEW_UART:BUART:rx_count_6\[471]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[554] = \LabVIEW_UART:BUART:sRX:MODIN4_5\[555]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_5\[555] = \LabVIEW_UART:BUART:rx_count_5\[472]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[556] = \LabVIEW_UART:BUART:sRX:MODIN4_4\[557]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_4\[557] = \LabVIEW_UART:BUART:rx_count_4\[473]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[558] = \LabVIEW_UART:BUART:sRX:MODIN4_3\[559]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_3\[559] = \LabVIEW_UART:BUART:rx_count_3\[474]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[560] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[561] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[562] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[563] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[564] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[565] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[566] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[567] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[568] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[569] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[570] = \LabVIEW_UART:BUART:rx_count_6\[471]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[571] = \LabVIEW_UART:BUART:rx_count_5\[472]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[572] = \LabVIEW_UART:BUART:rx_count_4\[473]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[573] = \LabVIEW_UART:BUART:rx_count_3\[474]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[574] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[575] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[576] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[577] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[578] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[579] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[580] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[595] = \LabVIEW_UART:BUART:rx_postpoll\[430]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[596] = \LabVIEW_UART:BUART:rx_parity_bit\[547]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[597] = \LabVIEW_UART:BUART:rx_postpoll\[430]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[598] = \LabVIEW_UART:BUART:rx_parity_bit\[547]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[599] = \LabVIEW_UART:BUART:rx_postpoll\[430]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[600] = \LabVIEW_UART:BUART:rx_parity_bit\[547]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[602] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[603] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[601]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[604] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[601]
Removing Lhs of wire tmpOE__Rx_1_net_0[626] = tmpOE__Vin_net_0[89]
Removing Lhs of wire tmpOE__Tx_1_net_0[631] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \UARTReset:clk\[636] = zero[13]
Removing Lhs of wire \UARTReset:rst\[637] = zero[13]
Removing Lhs of wire \LEDDrive:clk\[663] = zero[13]
Removing Lhs of wire \LEDDrive:rst\[664] = zero[13]
Removing Rhs of wire Net_65[665] = \LEDDrive:control_out_0\[666]
Removing Rhs of wire Net_65[665] = \LEDDrive:control_0\[689]
Removing Lhs of wire tmpOE__LED_net_0[691] = tmpOE__Vin_net_0[89]
Removing Rhs of wire Net_75[696] = \ByteCounter:Net_43\[697]
Removing Lhs of wire \ByteCounter:Net_89\[701] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_capmode_1\[711] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_capmode_0\[712] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_enable\[724] = \ByteCounter:CounterUDB:control_7\[716]
Removing Lhs of wire \ByteCounter:CounterUDB:capt_rising\[726] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:capt_falling\[727] = \ByteCounter:CounterUDB:prevCapture\[725]
Removing Rhs of wire Net_34[731] = \ByteCountReset:control_out_0\[798]
Removing Rhs of wire Net_34[731] = \ByteCountReset:control_0\[821]
Removing Rhs of wire Net_73[732] = \ByteCounter:CounterUDB:cmp_out_reg_i\[760]
Removing Lhs of wire \ByteCounter:CounterUDB:final_enable\[733] = \ByteCounter:CounterUDB:control_7\[716]
Removing Lhs of wire \ByteCounter:CounterUDB:counter_enable\[734] = \ByteCounter:CounterUDB:control_7\[716]
Removing Rhs of wire \ByteCounter:CounterUDB:status_0\[735] = \ByteCounter:CounterUDB:cmp_out_status\[736]
Removing Rhs of wire \ByteCounter:CounterUDB:status_1\[737] = \ByteCounter:CounterUDB:per_zero\[738]
Removing Rhs of wire \ByteCounter:CounterUDB:status_2\[739] = \ByteCounter:CounterUDB:overflow_status\[740]
Removing Rhs of wire \ByteCounter:CounterUDB:status_3\[741] = \ByteCounter:CounterUDB:underflow_status\[742]
Removing Lhs of wire \ByteCounter:CounterUDB:status_4\[743] = \ByteCounter:CounterUDB:hwCapture\[729]
Removing Rhs of wire \ByteCounter:CounterUDB:status_5\[744] = \ByteCounter:CounterUDB:fifo_full\[745]
Removing Rhs of wire \ByteCounter:CounterUDB:status_6\[746] = \ByteCounter:CounterUDB:fifo_nempty\[747]
Removing Lhs of wire \ByteCounter:CounterUDB:dp_dir\[750] = tmpOE__Vin_net_0[89]
Removing Rhs of wire \ByteCounter:CounterUDB:cmp_out_i\[757] = \ByteCounter:CounterUDB:cmp_equal\[758]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_2\[764] = tmpOE__Vin_net_0[89]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_1\[765] = \ByteCounter:CounterUDB:count_enable\[762]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_0\[766] = \ByteCounter:CounterUDB:reload\[730]
Removing Lhs of wire \ByteCountReset:clk\[796] = zero[13]
Removing Lhs of wire \ByteCountReset:rst\[797] = zero[13]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[823] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[824] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[825] = \Timer_1:TimerUDB:status_tc\[136]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[826] = \Timer_1:TimerUDB:control_7\[114]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[827] = \Timer_1:TimerUDB:capt_fifo_load\[132]
Removing Lhs of wire \LabVIEW_UART:BUART:reset_reg\\D\[828] = Net_6[343]
Removing Lhs of wire Net_44D[833] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_bitclk\\D\[843] = \LabVIEW_UART:BUART:rx_bitclk_pre\[465]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_error_pre\\D\[852] = \LabVIEW_UART:BUART:rx_parity_error_pre\[542]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_break_status\\D\[853] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:prevCapture\\D\[857] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:overflow_reg_i\\D\[858] = \ByteCounter:CounterUDB:overflow\[749]
Removing Lhs of wire \ByteCounter:CounterUDB:underflow_reg_i\\D\[859] = \ByteCounter:CounterUDB:underflow\[752]
Removing Lhs of wire \ByteCounter:CounterUDB:tc_reg_i\\D\[860] = \ByteCounter:CounterUDB:tc_i\[755]
Removing Lhs of wire \ByteCounter:CounterUDB:prevCompare\\D\[861] = \ByteCounter:CounterUDB:cmp_out_i\[757]
Removing Lhs of wire \ByteCounter:CounterUDB:cmp_out_reg_i\\D\[862] = \ByteCounter:CounterUDB:cmp_out_i\[757]
Removing Lhs of wire \ByteCounter:CounterUDB:count_stored_i\\D\[863] = Net_48[358]

------------------------------------------------------
Aliased 0 equations, 183 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vin_net_0' (cost = 0):
tmpOE__Vin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_addressmatch\' (cost = 0):
\LabVIEW_UART:BUART:rx_addressmatch\ <= (\LabVIEW_UART:BUART:rx_addressmatch2\
	OR \LabVIEW_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_bitclk_pre\' (cost = 1):
\LabVIEW_UART:BUART:rx_bitclk_pre\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\LabVIEW_UART:BUART:rx_bitclk_pre16x\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and \LabVIEW_UART:BUART:rx_count_1\ and \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_poll_bit1\' (cost = 1):
\LabVIEW_UART:BUART:rx_poll_bit1\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_poll_bit2\' (cost = 1):
\LabVIEW_UART:BUART:rx_poll_bit2\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:pollingrange\' (cost = 4):
\LabVIEW_UART:BUART:pollingrange\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LabVIEW_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \LabVIEW_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\)
	OR (not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\)
	OR (not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:capt_either_edge\' (cost = 0):
\ByteCounter:CounterUDB:capt_either_edge\ <= (\ByteCounter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:overflow\' (cost = 0):
\ByteCounter:CounterUDB:overflow\ <= (\ByteCounter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:underflow\' (cost = 0):
\ByteCounter:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:pollcount_1\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_postpoll\' (cost = 72):
\LabVIEW_UART:BUART:rx_postpoll\ <= (\LabVIEW_UART:BUART:pollcount_1\
	OR (Net_46 and \LabVIEW_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not Net_46 and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (\LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (Net_46 and \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not Net_46 and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (\LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (Net_46 and \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 38 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \LabVIEW_UART:BUART:rx_status_0\ to zero
Aliasing \LabVIEW_UART:BUART:rx_status_6\ to zero
Aliasing \ByteCounter:CounterUDB:hwCapture\ to zero
Aliasing \ByteCounter:CounterUDB:status_3\ to zero
Aliasing \ByteCounter:CounterUDB:underflow\ to zero
Aliasing \LabVIEW_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \LabVIEW_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LabVIEW_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[132] = zero[13]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[146] = \Timer_1:TimerUDB:control_7\[114]
Removing Rhs of wire \LabVIEW_UART:BUART:rx_bitclk_enable\[429] = \LabVIEW_UART:BUART:rx_bitclk\[477]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_0\[528] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_6\[537] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:hwCapture\[729] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:status_3\[741] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:underflow\[752] = zero[13]
Removing Lhs of wire \ByteCounter:CounterUDB:tc_i\[755] = \ByteCounter:CounterUDB:per_equal\[751]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_ctrl_mark_last\\D\[835] = \LabVIEW_UART:BUART:tx_ctrl_mark_last\[420]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_markspace_status\\D\[847] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_error_status\\D\[848] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_addr_match_status\\D\[850] = zero[13]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_markspace_pre\\D\[851] = \LabVIEW_UART:BUART:rx_markspace_pre\[541]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_bit\\D\[856] = \LabVIEW_UART:BUART:rx_parity_bit\[547]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \LabVIEW_UART:BUART:rx_parity_bit\ and Net_46 and \LabVIEW_UART:BUART:pollcount_0\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not Net_46 and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:rx_parity_bit\ and \LabVIEW_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj" -dcpsoc3 EmulatedFunctionGenerator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.105ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 04 May 2020 13:15:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\EmulatedFunctionGenerator.cydsn\EmulatedFunctionGenerator.cyprj -d CY8C5888LTI-LP097 EmulatedFunctionGenerator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \WaveDAC8_1:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: Net_44 from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ByteCounter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ByteCounter:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'LabVIEW_UART_IntClock'. Fanout=1, Signal=\LabVIEW_UART:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'WaveDAC8_1_DacClk'. Fanout=3, Signal=\WaveDAC8_1:Net_279\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LabVIEW_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LabVIEW_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LabVIEW_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ByteCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ByteCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: LED(0), Rx_1(0), Tx_1(0), Vin(0), Vout(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_73, Duplicate of \ByteCounter:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_73, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = Net_73 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LabVIEW_UART:BUART:rx_parity_bit\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \LabVIEW_UART:BUART:rx_parity_error_pre\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LabVIEW_UART:BUART:rx_markspace_pre\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LabVIEW_UART:BUART:tx_parity_bit\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:tx_parity_bit\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_15 ,
            pad => Vin(0)_PAD );

    Pin : Name = Vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout(0)__PA ,
            analog_term => Net_15 ,
            pad => Vout(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_46 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_42 ,
            pad => Tx_1(0)_PAD );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_65 ,
            pad => LED(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_42, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:txn\
        );
        Output = Net_42 (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\
            + !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_fifo_notfull\
        );
        Output = \LabVIEW_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LabVIEW_UART:BUART:pollcount_1\
            + Net_46 * \LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_load_fifo\ * 
              \LabVIEW_UART:BUART:rx_fifofull\
        );
        Output = \LabVIEW_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_fifonotempty\ * 
              \LabVIEW_UART:BUART:rx_state_stop1_reg\
        );
        Output = \LabVIEW_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_34 * !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\ * 
              !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\ * 
              !\ByteCounter:CounterUDB:overflow_reg_i\
        );
        Output = \ByteCounter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48 * \ByteCounter:CounterUDB:control_7\ * 
              !\ByteCounter:CounterUDB:count_stored_i\
        );
        Output = \ByteCounter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\LabVIEW_UART:BUART:reset_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \LabVIEW_UART:BUART:reset_reg\ (fanout=21)

    MacroCell: Name=\LabVIEW_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \LabVIEW_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_mark\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:tx_mark\
        );
        Output = \LabVIEW_UART:BUART:tx_mark\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_1\
        );
        Output = \LabVIEW_UART:BUART:rx_state_1\ (fanout=9)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_0\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * !Net_46 * 
              \LabVIEW_UART:BUART:rx_last\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:rx_count_0\
        );
        Output = \LabVIEW_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * Net_46 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\LabVIEW_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * !Net_46 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * Net_46 * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_address_detected\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_address_detected\
        );
        Output = \LabVIEW_UART:BUART:rx_address_detected\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * Net_46
        );
        Output = \LabVIEW_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\
        );
        Output = \ByteCounter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = \ByteCounter:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\ByteCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \ByteCounter:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\LabVIEW_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_2 => \LabVIEW_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \LabVIEW_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LabVIEW_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LabVIEW_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:counter_load_not\ ,
            ce0_reg => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LabVIEW_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LabVIEW_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_2 => \LabVIEW_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \LabVIEW_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:rx_bitclk_enable\ ,
            route_si => \LabVIEW_UART:BUART:rx_postpoll\ ,
            f0_load => \LabVIEW_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LabVIEW_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LabVIEW_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ByteCounter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ByteCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ByteCounter:CounterUDB:reload\ ,
            ce0_comb => \ByteCounter:CounterUDB:per_equal\ ,
            z0_comb => \ByteCounter:CounterUDB:status_1\ ,
            ce1_comb => \ByteCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \ByteCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ByteCounter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_22 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LabVIEW_UART:BUART:sTX:TxSts\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            status_3 => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \LabVIEW_UART:BUART:tx_status_2\ ,
            status_1 => \LabVIEW_UART:BUART:tx_fifo_empty\ ,
            status_0 => \LabVIEW_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LabVIEW_UART:BUART:sRX:RxSts\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            status_5 => \LabVIEW_UART:BUART:rx_status_5\ ,
            status_4 => \LabVIEW_UART:BUART:rx_status_4\ ,
            status_3 => \LabVIEW_UART:BUART:rx_status_3\ ,
            interrupt => Net_48 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ByteCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_34 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ByteCounter:CounterUDB:status_6\ ,
            status_5 => \ByteCounter:CounterUDB:status_5\ ,
            status_2 => \ByteCounter:CounterUDB:status_2\ ,
            status_1 => \ByteCounter:CounterUDB:status_1\ ,
            status_0 => \ByteCounter:CounterUDB:status_0\ ,
            interrupt => Net_75 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UARTReset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UARTReset:control_7\ ,
            control_6 => \UARTReset:control_6\ ,
            control_5 => \UARTReset:control_5\ ,
            control_4 => \UARTReset:control_4\ ,
            control_3 => \UARTReset:control_3\ ,
            control_2 => \UARTReset:control_2\ ,
            control_1 => \UARTReset:control_1\ ,
            control_0 => Net_6 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\LEDDrive:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LEDDrive:control_7\ ,
            control_6 => \LEDDrive:control_6\ ,
            control_5 => \LEDDrive:control_5\ ,
            control_4 => \LEDDrive:control_4\ ,
            control_3 => \LEDDrive:control_3\ ,
            control_2 => \LEDDrive:control_2\ ,
            control_1 => \LEDDrive:control_1\ ,
            control_0 => Net_65 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ByteCounter:CounterUDB:control_7\ ,
            control_6 => \ByteCounter:CounterUDB:control_6\ ,
            control_5 => \ByteCounter:CounterUDB:control_5\ ,
            control_4 => \ByteCounter:CounterUDB:control_4\ ,
            control_3 => \ByteCounter:CounterUDB:control_3\ ,
            control_2 => \ByteCounter:CounterUDB:control_2\ ,
            control_1 => \ByteCounter:CounterUDB:control_1\ ,
            control_0 => \ByteCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ByteCountReset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ByteCountReset:control_7\ ,
            control_6 => \ByteCountReset:control_6\ ,
            control_5 => \ByteCountReset:control_5\ ,
            control_4 => \ByteCountReset:control_4\ ,
            control_3 => \ByteCountReset:control_3\ ,
            control_2 => \ByteCountReset:control_2\ ,
            control_1 => \ByteCountReset:control_1\ ,
            control_0 => Net_34 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LabVIEW_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LabVIEW_UART:Net_9\ ,
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            load => \LabVIEW_UART:BUART:rx_counter_load\ ,
            count_6 => \LabVIEW_UART:BUART:rx_count_6\ ,
            count_5 => \LabVIEW_UART:BUART:rx_count_5\ ,
            count_4 => \LabVIEW_UART:BUART:rx_count_4\ ,
            count_3 => \LabVIEW_UART:BUART:rx_count_3\ ,
            count_2 => \LabVIEW_UART:BUART:rx_count_2\ ,
            count_1 => \LabVIEW_UART:BUART:rx_count_1\ ,
            count_0 => \LabVIEW_UART:BUART:rx_count_0\ ,
            tc => \LabVIEW_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_279_local\ ,
            termin => zero ,
            termout => Net_4 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_5 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ByteReceived
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CommandReceived
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   67 :  317 :  384 : 17.45 %
  Total P-terms               :   71 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.319ms
Tech Mapping phase: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Vin(0)
IO_7@[IOP=(0)][IoId=(7)] : Vout(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_1:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 57% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Vin(0)
IO_0@[IOP=(0)][IoId=(0)] : Vout(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_1:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.834ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_15 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
    agr4_x_p3_0
    p3_0
    agr4_x_p15_0
    p15_0
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_15
  agr4_x_vidac_3_vout                              -> Net_15
  agr4                                             -> Net_15
  agl4_x_agr4                                      -> Net_15
  agl4                                             -> Net_15
  agl4_x_dsm_0_vplus                               -> Net_15
  dsm_0_vplus                                      -> Net_15
  agr4_x_p3_0                                      -> Net_15
  p3_0                                             -> Net_15
  agr4_x_p15_0                                     -> Net_15
  p15_0                                            -> Net_15
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.40
                   Pterms :            3.55
               Macrocells :            1.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       8.27 :       3.27
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ByteCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \ByteCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_load_fifo\ * 
              \LabVIEW_UART:BUART:rx_fifofull\
        );
        Output = \LabVIEW_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ByteCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48 * \ByteCounter:CounterUDB:control_7\ * 
              !\ByteCounter:CounterUDB:count_stored_i\
        );
        Output = \ByteCounter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\LabVIEW_UART:BUART:sRX:RxSts\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        status_5 => \LabVIEW_UART:BUART:rx_status_5\ ,
        status_4 => \LabVIEW_UART:BUART:rx_status_4\ ,
        status_3 => \LabVIEW_UART:BUART:rx_status_3\ ,
        interrupt => Net_48 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_fifonotempty\ * 
              \LabVIEW_UART:BUART:rx_state_stop1_reg\
        );
        Output = \LabVIEW_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:reset_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \LabVIEW_UART:BUART:reset_reg\ (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LabVIEW_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_2 => \LabVIEW_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \LabVIEW_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:rx_bitclk_enable\ ,
        route_si => \LabVIEW_UART:BUART:rx_postpoll\ ,
        f0_load => \LabVIEW_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LabVIEW_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LabVIEW_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UARTReset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UARTReset:control_7\ ,
        control_6 => \UARTReset:control_6\ ,
        control_5 => \UARTReset:control_5\ ,
        control_4 => \UARTReset:control_4\ ,
        control_3 => \UARTReset:control_3\ ,
        control_2 => \UARTReset:control_2\ ,
        control_1 => \UARTReset:control_1\ ,
        control_0 => Net_6 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_22 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_address_detected\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_address_detected\
        );
        Output = \LabVIEW_UART:BUART:rx_address_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \LabVIEW_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_42, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:txn\
        );
        Output = Net_42 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_mark\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:tx_mark\
        );
        Output = \LabVIEW_UART:BUART:tx_mark\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\
            + !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:counter_load_not\ ,
        ce0_reg => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LabVIEW_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * Net_46 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * !Net_46 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * Net_46 * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * Net_46
        );
        Output = \LabVIEW_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * !Net_46 * 
              \LabVIEW_UART:BUART:rx_last\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_1\
        );
        Output = \LabVIEW_UART:BUART:rx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ByteCounter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ByteCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ByteCounter:CounterUDB:reload\ ,
        ce0_comb => \ByteCounter:CounterUDB:per_equal\ ,
        z0_comb => \ByteCounter:CounterUDB:status_1\ ,
        ce1_comb => \ByteCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \ByteCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ByteCounter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ByteCounter:CounterUDB:control_7\ ,
        control_6 => \ByteCounter:CounterUDB:control_6\ ,
        control_5 => \ByteCounter:CounterUDB:control_5\ ,
        control_4 => \ByteCounter:CounterUDB:control_4\ ,
        control_3 => \ByteCounter:CounterUDB:control_3\ ,
        control_2 => \ByteCounter:CounterUDB:control_2\ ,
        control_1 => \ByteCounter:CounterUDB:control_1\ ,
        control_0 => \ByteCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:rx_count_0\
        );
        Output = \LabVIEW_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LabVIEW_UART:BUART:pollcount_1\
            + Net_46 * \LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_46
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_0\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\LabVIEW_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LabVIEW_UART:Net_9\ ,
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        load => \LabVIEW_UART:BUART:rx_counter_load\ ,
        count_6 => \LabVIEW_UART:BUART:rx_count_6\ ,
        count_5 => \LabVIEW_UART:BUART:rx_count_5\ ,
        count_4 => \LabVIEW_UART:BUART:rx_count_4\ ,
        count_3 => \LabVIEW_UART:BUART:rx_count_3\ ,
        count_2 => \LabVIEW_UART:BUART:rx_count_2\ ,
        count_1 => \LabVIEW_UART:BUART:rx_count_1\ ,
        count_0 => \LabVIEW_UART:BUART:rx_count_0\ ,
        tc => \LabVIEW_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ByteCounter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_34 * !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ByteCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\
        );
        Output = \ByteCounter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ByteCounter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\ * 
              !\ByteCounter:CounterUDB:overflow_reg_i\
        );
        Output = \ByteCounter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

statusicell: Name =\ByteCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_34 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ByteCounter:CounterUDB:status_6\ ,
        status_5 => \ByteCounter:CounterUDB:status_5\ ,
        status_2 => \ByteCounter:CounterUDB:status_2\ ,
        status_1 => \ByteCounter:CounterUDB:status_1\ ,
        status_0 => \ByteCounter:CounterUDB:status_0\ ,
        interrupt => Net_75 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ByteCountReset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ByteCountReset:control_7\ ,
        control_6 => \ByteCountReset:control_6\ ,
        control_5 => \ByteCountReset:control_5\ ,
        control_4 => \ByteCountReset:control_4\ ,
        control_3 => \ByteCountReset:control_3\ ,
        control_2 => \ByteCountReset:control_2\ ,
        control_1 => \ByteCountReset:control_1\ ,
        control_0 => Net_34 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ByteCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\ * 
              !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_fifo_notfull\
        );
        Output = \LabVIEW_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ByteCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = \ByteCounter:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\LabVIEW_UART:BUART:sTX:TxSts\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        status_3 => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \LabVIEW_UART:BUART:tx_status_2\ ,
        status_1 => \LabVIEW_UART:BUART:tx_fifo_empty\ ,
        status_0 => \LabVIEW_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LabVIEW_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_2 => \LabVIEW_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \LabVIEW_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LabVIEW_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LabVIEW_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LEDDrive:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LEDDrive:control_7\ ,
        control_6 => \LEDDrive:control_6\ ,
        control_5 => \LEDDrive:control_5\ ,
        control_4 => \LEDDrive:control_4\ ,
        control_3 => \LEDDrive:control_3\ ,
        control_2 => \LEDDrive:control_2\ ,
        control_1 => \LEDDrive:control_1\ ,
        control_0 => Net_65 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ByteReceived
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =CommandReceived
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_279_local\ ,
            termin => zero ,
            termout => Net_4 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_5 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_65 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout(0)__PA ,
        analog_term => Net_15 ,
        pad => Vout(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_46 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_15 ,
        pad => Vin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_42 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => \LabVIEW_UART:Net_9\ ,
            dclk_1 => \LabVIEW_UART:Net_9_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_2 => \WaveDAC8_1:Net_279\ ,
            dclk_2 => \WaveDAC8_1:Net_279_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_15 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_1:Net_279_local\ ,
            vout => Net_15 ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+---------------
   0 |   2 |       |      NONE |         CMOS_OUT |  LED(0) | In(Net_65)
-----+-----+-------+-----------+------------------+---------+---------------
   3 |   0 |       |      NONE |      HI_Z_ANALOG | Vout(0) | Analog(Net_15)
     |   7 |       |      NONE |     HI_Z_DIGITAL | Rx_1(0) | FB(Net_46)
-----+-----+-------+-----------+------------------+---------+---------------
  15 |   0 |       |      NONE |      HI_Z_ANALOG |  Vin(0) | Analog(Net_15)
     |   2 |       |      NONE |         CMOS_OUT | Tx_1(0) | In(Net_42)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.209ms
Digital Placement phase: Elapsed time ==> 3s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "EmulatedFunctionGenerator_r.vh2" --pcf-path "EmulatedFunctionGenerator.pco" --des-name "EmulatedFunctionGenerator" --dsf-path "EmulatedFunctionGenerator.dsf" --sdc-path "EmulatedFunctionGenerator.sdc" --lib-path "EmulatedFunctionGenerator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in EmulatedFunctionGenerator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.869ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.531ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.532ms
API generation phase: Elapsed time ==> 2s.424ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.000ms
