# Generated by Yosys 0.9+932 (git sha1 9e5ff30d, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model PmodACL_Demo
.inputs clk_in SDI
.outputs SDO SCLK SS test1 test2 LED_PLUS[0] LED_PLUS[1] LED_MINUS[0] LED_MINUS[1] LED
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.z_axis_data[9] I3=LED_MINUS_SB_LUT4_O_I3 O=LED_MINUS[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.x_axis_data[9] I3=LED_MINUS_SB_LUT4_O_1_I3 O=LED_MINUS[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4] CO=LED_MINUS_SB_LUT4_O_1_I3 I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1 I3=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3] CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4] I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2] CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3] I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2] I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI CO=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.x_axis_data[5] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2 I3=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.x_axis_data[6] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2 I3=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.x_axis_data[7] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.x_axis_data[8] O=LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4] CO=LED_MINUS_SB_LUT4_O_I3 I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1 I3=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3] CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4] I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2] CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3] I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2] I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI CO=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.z_axis_data[5] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2 I3=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.z_axis_data[6] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2 I3=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:131|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.z_axis_data[7] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.z_axis_data[8] O=LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.z_axis_data[9] I3=LED_PLUS_SB_LUT4_O_I3 O=LED_PLUS[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.x_axis_data[9] I3=LED_PLUS_SB_LUT4_O_1_I3 O=LED_PLUS[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=SPI.C0.x_axis_data[5] I1=SPI.C0.x_axis_data[8] I2=SPI.C0.x_axis_data[7] I3=SPI.C0.x_axis_data[6] O=LED_PLUS_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SPI.C0.z_axis_data[8] I1=SPI.C0.z_axis_data[7] I2=SPI.C0.z_axis_data[6] I3=SPI.C0.z_axis_data[5] O=LED_PLUS_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=LED_MINUS[1] I1=LED_MINUS[0] I2=LED_PLUS[1] I3=LED_PLUS[0] O=LED
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q O=SCLK
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=SDI I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[0] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SDI_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.CONFIGUREsel_SB_DFF_Q_D Q=SPI.C0.CONFIGUREsel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.CONFIGUREsel_SB_DFF_Q_1_D Q=SPI.C0.CONFIGUREsel[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.CONFIGUREsel[1] I2=SPI.C0.CONFIGUREsel[2] I3=SPI.C0.STATE[4] O=SPI.C0.CONFIGUREsel_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.CONFIGUREsel_SB_DFF_Q_2_D Q=SPI.C0.CONFIGUREsel[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=count[19] I2=SPI.C0.CONFIGUREsel[0] I3=SPI.C0.STATE[4] O=SPI.C0.CONFIGUREsel_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE[4] I2=SPI.C0.CONFIGUREsel[0] I3=SPI.C0.CONFIGUREsel[2] O=SPI.C0.CONFIGUREsel_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.DATA_SB_DFF_Q_D Q=SPI.C0.DATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.DATA_SB_DFF_Q_1_D Q=SPI.C0.DATA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1 I2=SPI.C0.DATA[2] I3=SPI.C0.DATA[1] O=SPI.C0.DATA_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.DATA_SB_DFF_Q_2_D Q=SPI.C0.DATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1 I2=SPI.C0.DATA[1] I3=SPI.C0.DATA[0] O=SPI.C0.DATA_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=count[19] I1=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1 I2=SPI.C0.DATA[0] I3=SPI.C0.DATA[2] O=SPI.C0.DATA_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.STATE[6] I3=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.register_select I3=SPI.C1.done O=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_D Q=SPI.C0.STATE[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_1_D Q=SPI.C0.STATE[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.STATE_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=SPI.C0.STATE[5] I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I2=SPI.C0.STATE[1] I3=SPI.C1.done O=SPI.C0.STATE_SB_DFF_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_2_D Q=SPI.C0.STATE[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0 I1=count[19] I2=SPI.C0.done_configure I3=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=count[19] I3=SPI.C0.CONFIGUREsel[0] O=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[4] I2=SPI.C0.CONFIGUREsel[1] I3=SPI.C0.CONFIGUREsel[2] O=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=SPI.C0.STATE[0] I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O I2=SPI.C0.STATE[5] I3=SPI.C0.sample_done O=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_3_D Q=SPI.C0.STATE[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=genStart.CLKOUT I1=count[19] I2=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=SPI.C0.STATE_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$false I1=SPI.C0.sample_done I2=SPI.C0.STATE[5] I3=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O O=SPI.C0.STATE_SB_DFF_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_4_D Q=SPI.C0.STATE[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1 I2=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O O=SPI.C0.STATE_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 I3=SPI.C0.STATE[3] O=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=SPI.C0.done_configure_SB_LUT4_I3_1_O I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 O=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=SPI.C0.STATE[2] I1=SPI.C0.DATA[2] I2=SPI.C0.DATA[1] I3=SPI.C0.DATA[0] O=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=SPI.C0.done_configure I2=SPI.C0.STATE[5] I3=SPI.C0.sample_done O=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_5_D Q=SPI.C0.STATE[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0 I1=SPI.C0.STATE[1] I2=count[19] I3=SPI.C1.done O=SPI.C0.STATE_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=SPI.C0.STATE[4] I3=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C1.done I3=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0 O=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=SPI.C0.CONFIGUREsel[0] I2=SPI.C0.CONFIGUREsel[1] I3=SPI.C0.CONFIGUREsel[2] O=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.STATE_SB_DFF_Q_6_D Q=SPI.C0.STATE[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1 I2=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=genStart.CLKOUT O=SPI.C0.STATE_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O I3=SPI.C0.STATE[5] O=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=SPI.C0.done_configure_SB_LUT4_I3_1_O I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[3] I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0 I1=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I1 I2=SPI.C0.STATE[6] I3=count[19] O=SPI.C0.STATE_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=$false I1=SPI.C0.DATA[2] I2=SPI.C0.DATA[1] I3=SPI.C0.DATA[0] O=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE[2] I2=SPI.C0.STATE[6] I3=SPI.C1.done O=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_CARRY CI=SPI.C0.break_count[0] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=SPI.C0.break_count[1]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=SPI.C0.break_count[9]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=SPI.C0.break_count[8]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=SPI.C0.break_count[7]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=SPI.C0.break_count[6]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=SPI.C0.break_count[5]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=SPI.C0.break_count[4]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=SPI.C0.break_count[3]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=SPI.C0.break_count[2]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] CO=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=SPI.C0.break_count[10]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[11] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_1_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[10] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_10_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[1] I3=SPI.C0.break_count[0] O=SPI.C0.break_count_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_11_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C0.break_count[0] O=SPI.C0.break_count_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[10] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] O=SPI.C0.break_count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_2_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[9] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] O=SPI.C0.break_count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_3_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[8] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] O=SPI.C0.break_count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_4_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[7] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=SPI.C0.break_count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_5_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[6] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=SPI.C0.break_count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_6_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[5] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=SPI.C0.break_count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_7_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[4] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=SPI.C0.break_count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_8_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[3] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=SPI.C0.break_count_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.break_count_SB_DFFESR_Q_9_D E=SPI.C0.break_count_SB_DFFESR_Q_E Q=SPI.C0.break_count[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I1=$false I2=SPI.C0.break_count[2] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=SPI.C0.break_count_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O I2=SPI.C0.break_count[11] I3=SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] O=SPI.C0.break_count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.STATE[5] O=SPI.C0.break_count_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFE C=SPI.C0.clk D=count[19] E=SPI.C0.done_configure_SB_DFFE_Q_E Q=SPI.C0.done_configure
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.STATE[0] I3=SPI.C0.done_configure O=SPI.C0.finish_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.STATE[0] I3=SPI.C0.done_configure O=SPI.C0.done_configure_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=SPI.C0.clk D=count[19] E=SPI.C0.end_configure_SB_DFFE_Q_E Q=SPI.C0.end_configure
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2 O=SPI.C0.end_configure_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE[1] I2=SPI.C1.done I3=SPI.C0.end_configure O=SPI.C0.done_configure_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.finish_SB_DFFESR_Q_D E=SPI.C0.finish_SB_DFFESR_Q_E Q=SPI.C0.finish R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.finish_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.CONFIGUREsel[1] I3=SPI.C0.STATE[4] O=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=count[19] I2=SPI.C0.STATE[0] I3=SPI.C0.STATE[4] O=SPI.C0.finish_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=SPI.C0.finish I1=SPI.C0.STATE[4] I2=SPI.C0.finish_SB_LUT4_I0_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3 O=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[0] I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=SPI.C0.finish_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=genStart.CLKOUT I2=SPI.C0.sample_done I3=SPI.C0.finish O=SPI.C0.finish_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0 I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=SPI.C0.finish_SB_LUT4_I3_O O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I0 I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=SPI.C0.finish_SB_LUT4_I3_O O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=SPI.C0.break_count[6] I1=SPI.C0.break_count[5] I2=SPI.C0.break_count[3] I3=SPI.C0.break_count[0] O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.break_count[7] I1=SPI.C0.break_count[4] I2=SPI.C0.break_count[2] I3=SPI.C0.break_count[1] O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1 I3=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2 O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=SPI.C0.break_count[3] I1=SPI.C0.break_count[2] I2=SPI.C0.break_count[1] I3=SPI.C0.break_count[0] O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.break_count[7] I1=SPI.C0.break_count[6] I2=SPI.C0.break_count[5] I3=SPI.C0.break_count[4] O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.break_count[11] I1=SPI.C0.break_count[10] I2=SPI.C0.break_count[9] I3=SPI.C0.break_count[8] O=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=SPI.C0.hold_count[0] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=$false I1=SPI.C0.hold_count[1]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] I0=$false I1=SPI.C0.hold_count[9]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] I0=$false I1=SPI.C0.hold_count[8]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] I0=$false I1=SPI.C0.hold_count[17]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] I0=$false I1=SPI.C0.hold_count[16]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] I0=$false I1=SPI.C0.hold_count[15]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] I0=$false I1=SPI.C0.hold_count[14]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] I0=$false I1=SPI.C0.hold_count[13]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] I0=$false I1=SPI.C0.hold_count[12]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] I0=$false I1=SPI.C0.hold_count[11]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] I0=$false I1=SPI.C0.hold_count[10]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] I0=$false I1=SPI.C0.hold_count[7]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] I0=$false I1=SPI.C0.hold_count[6]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] I0=$false I1=SPI.C0.hold_count[5]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] I0=$false I1=SPI.C0.hold_count[4]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] I0=$false I1=SPI.C0.hold_count[3]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] I0=$false I1=SPI.C0.hold_count[2]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20] I0=$false I1=SPI.C0.hold_count[19]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] CO=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] I0=$false I1=SPI.C0.hold_count[18]
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[20] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_1_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[19] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_10_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[10] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[10] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10] O=SPI.C0.hold_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_11_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[9] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9] O=SPI.C0.hold_count_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_12_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[8] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8] O=SPI.C0.hold_count_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_13_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[7] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7] O=SPI.C0.hold_count_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_14_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[6] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6] O=SPI.C0.hold_count_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_15_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[5] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5] O=SPI.C0.hold_count_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_16_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[4] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4] O=SPI.C0.hold_count_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_17_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[3] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=SPI.C0.hold_count_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_18_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[2] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=SPI.C0.hold_count_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_19_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[1] I3=SPI.C0.hold_count[0] O=SPI.C0.hold_count_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[19] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19] O=SPI.C0.hold_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_2_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[18] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_20_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=genStart.CLKOUT I3=SPI.C0.hold_count[0] O=SPI.C0.hold_count_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[18] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18] O=SPI.C0.hold_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_3_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[17] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[17] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17] O=SPI.C0.hold_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_4_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[16] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[16] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16] O=SPI.C0.hold_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_5_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[15] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[15] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15] O=SPI.C0.hold_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_6_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[14] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[14] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14] O=SPI.C0.hold_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_7_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[13] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[13] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13] O=SPI.C0.hold_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_8_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[12] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[12] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12] O=SPI.C0.hold_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.hold_count_SB_DFFESR_Q_9_D E=SPI.C0.hold_count_SB_DFFESR_Q_E Q=SPI.C0.hold_count[11] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[11] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11] O=SPI.C0.hold_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=genStart.CLKOUT I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.hold_count[20] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SPI.C0.hold_count[1] I2=SPI.C0.hold_count[0] I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=SPI.C0.hold_count[5] I1=SPI.C0.hold_count[4] I2=SPI.C0.hold_count[3] I3=SPI.C0.hold_count[2] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.hold_count[17] I1=SPI.C0.hold_count[16] I2=SPI.C0.hold_count[15] I3=SPI.C0.hold_count[14] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=SPI.C0.hold_count[20] I2=SPI.C0.hold_count[19] I3=SPI.C0.hold_count[18] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=SPI.C0.hold_count[9] I1=SPI.C0.hold_count[8] I2=SPI.C0.hold_count[7] I3=SPI.C0.hold_count[6] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C0.hold_count[13] I1=SPI.C0.hold_count[12] I2=SPI.C0.hold_count[11] I3=SPI.C0.hold_count[10] O=SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.STATE[3] O=SPI.C0.hold_count_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.prevstart[2] Q=SPI.C0.prevstart[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.prevstart[1] Q=SPI.C0.prevstart[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=SPI.C0.prevstart[0] Q=SPI.C0.prevstart[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SPI.C0.clk D=genStart.CLKOUT Q=SPI.C0.prevstart[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=SPI.C0.prevstart[1] I2=SPI.C0.prevstart[0] I3=genStart.CLKOUT O=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.prevstart[3] I3=SPI.C0.prevstart[2] O=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.register_select_SB_DFFESR_Q_D E=SPI.C0.register_select_SB_DFFESR_Q_E Q=SPI.C0.register_select R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.register_select I3=SPI.C1.done O=SPI.C0.register_select_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=count[19] I2=SPI.C0.STATE[6] I3=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0 O=SPI.C0.register_select_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.sample_done_SB_DFFESR_Q_D E=SPI.C0.sample_done_SB_DFFESR_Q_E Q=SPI.C0.sample_done R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C0.sample_done I2=SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2 O=SPI.C0.sample_done_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.DATA[1] I3=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1 O=SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C0.finish_SB_LUT4_I0_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3 O=SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[0] I2=SPI.C0.STATE[6] I3=SPI.C0.hold_count_SB_DFFESR_Q_E O=SPI.C0.sample_done_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.transmit_SB_DFFESR_Q_D E=SPI.C0.transmit_SB_DFFESR_Q_E Q=SPI.C0.transmit R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C0.STATE[2] I2=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0 I3=SPI.C0.transmit O=SPI.C0.transmit_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O I3=SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2 O=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I0_I2 I1=SPI.C0.STATE[4] I2=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=SPI.C0.transmit O=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=SPI.C0.transmit I1=SPI.C0.STATE[0] I2=SPI.C0.STATE[5] I3=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C0.STATE[6] I1=SPI.C0.DATA[2] I2=SPI.C0.DATA[1] I3=SPI.C0.DATA[0] O=SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[2] I2=SPI.C0.STATE[1] I3=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O O=SPI.C0.transmit_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[15] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_1_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[14] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_10_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[5] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_11_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[4] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_12_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[3] I2=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O I3=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_13_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[2] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_14_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[1] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_15_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[0] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[14] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_2_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[13] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 I1=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 I3=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=SPI.C0.STATE[0] I1=SPI.C0.done_configure I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 O=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=SPI.C0.STATE[0] I1=SPI.C0.STATE[5] I2=SPI.C0.STATE[6] I3=SPI.C0.STATE[4] O=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SPI.C0.txdata[13] I1=SPI.C0.STATE[4] I2=SPI.C0.CONFIGUREsel[1] I3=SPI.C0.CONFIGUREsel[2] O=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_3_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[12] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 I3=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2 I1=SPI.C0.txdata[12] I2=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=SPI.C0.STATE[5] O=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=SPI.C0.done_configure_SB_LUT4_I3_1_O I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 O=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_4_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[11] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[11] I2=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O I3=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=SPI.C0.finish_SB_LUT4_I0_I2 I2=SPI.C0.STATE[4] I3=SPI.C0.CONFIGUREsel[2] O=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=SPI.C0.finish_SB_LUT4_I0_I3 I2=SPI.C0.STATE[4] I3=SPI.C0.CONFIGUREsel[1] O=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_5_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[10] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[10] I2=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O O=SPI.C0.txdata_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=SPI.C0.DATA[2] O=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C0.txdata[10] I3=SPI.C1.done O=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=SPI.C1.done I1=SPI.C0.register_select I2=SPI.C0.DATA[1] I3=SPI.C0.DATA[0] O=SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001111
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_6_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 I1=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 I2=SPI.C0.txdata[9] I3=SPI.C1.done O=SPI.C0.txdata_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=SPI.C0.txdata[9] I1=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I2=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O O=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000100110001
.gate SB_LUT4 I0=SPI.C0.txdata[9] I1=SPI.C0.STATE[5] I2=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=SPI.C0.done_configure_SB_LUT4_I3_1_O O=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000110
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=SPI.C0.DATA[1] I1=SPI.C0.txdata[9] I2=SPI.C0.DATA[2] I3=SPI.C0.DATA[0] O=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=SPI.C1.done I1=SPI.C0.register_select I2=SPI.C0.DATA[0] I3=SPI.C0.DATA[2] O=SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001111
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_7_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[8] I2=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=SPI.C0.finish_SB_LUT4_I0_I2 I1=SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=SPI.C0.register_select O=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I1=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O I3=SPI.C0.STATE[5] O=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O I3=SPI.C0.STATE[5] O=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0 I3=SPI.C1.done O=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=SPI.C0.done_configure_SB_LUT4_I3_1_O I2=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2 I3=SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_8_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[7] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C0.txdata_SB_DFFESR_Q_9_D E=SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=SPI.C0.txdata[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata[6] I3=SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O O=SPI.C0.txdata_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C0.txdata_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O I3=SPI.C0.STATE[5] O=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=SPI.C0.txdata[15] I1=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I3=SPI.C0.STATE[5] O=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101000110010
.gate SB_LUT4 I0=$false I1=SPI.C0.STATE[6] I2=SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=SPI.C0.done_configure_SB_LUT4_I3_1_O O=SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[1] E=SPI.C0.x_axis_data_SB_DFFESR_Q_E Q=SPI.C0.x_axis_data[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[0] E=SPI.C0.x_axis_data_SB_DFFESR_Q_E Q=SPI.C0.x_axis_data[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[7] E=SPI.C0.x_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.x_axis_data[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[6] E=SPI.C0.x_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.x_axis_data[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[5] E=SPI.C0.x_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.x_axis_data[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE[6] I2=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2 I3=SPI.C0.DATA[0] O=SPI.C0.x_axis_data_SB_DFFESR_Q_4_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=$false I1=count[19] I2=SPI.C0.DATA[0] I3=SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1 O=SPI.C0.x_axis_data_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[1] E=SPI.C0.z_axis_data_SB_DFFESR_Q_E Q=SPI.C0.z_axis_data[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[0] E=SPI.C0.z_axis_data_SB_DFFESR_Q_E Q=SPI.C0.z_axis_data[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[7] E=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.z_axis_data[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[6] E=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.z_axis_data[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register[5] E=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E Q=SPI.C0.z_axis_data[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:88|spimaster.v:132|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=count[19] I1=SPI.C0.STATE[6] I2=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2 I3=SPI.C0.DATA[1] O=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.done I3=SPI.C0.register_select O=SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0 O=SPI.C0.z_axis_data_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=SPI.C0.clk D=$false E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.RxSTATE[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.RxSTATE[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.RxSTATE[0] I1=SPI.C1.RxSTATE[1] I2=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=SPI.C0.transmit O=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=SPI.C1.RxSTATE[0] I1=SPI.C1.RxSTATE[1] I2=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=SPI.C0.transmit O=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=SPI.C1.RxSTATE[0] I2=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=SPI.C1.RxSTATE[1] O=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.sdo_SB_LUT4_I2_I1 I3=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q O=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.RxSTATE[1] I3=count[19] O=SPI.C1.done_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=SPI.C0.clk D=$false E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.SCLKSTATE[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.SCLKSTATE_SB_DFFESR_Q_1_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.SCLKSTATE[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.SCLKSTATE[0] I1=SPI.C1.SCLKSTATE[1] I2=SPI.C1.done I3=SPI.C0.transmit O=SPI.C1.SCLKSTATE_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.SCLKSTATE[1] I3=count[19] O=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=SPI.C0.clk D=$false E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.TxSTATE[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.TxSTATE_SB_DFFESR_Q_1_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.TxSTATE[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.TxSTATE[0] I1=SPI.C1.TxSTATE[1] I2=SPI.C1.TxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=SPI.C0.transmit O=SPI.C1.TxSTATE_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I3=SPI.C1.sdo_SB_LUT4_I2_I1 O=SPI.C1.TxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_1_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=$false I2=SPI.C1.clk_count[6] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[6] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_2_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=$false I2=SPI.C1.clk_count[5] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[5] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_3_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=$false I2=SPI.C1.clk_count[4] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[4] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_4_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=$false I2=SPI.C1.clk_count[3] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[3] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_5_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=$false I2=SPI.C1.clk_count[2] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[2] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_6_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O O=SPI.C1.clk_count_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=SPI.C1.done I3=SPI.C1.clk_count[1] O=SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[1] I3=SPI.C1.clk_count[0] O=SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.clk_count_SB_DFFESR_Q_7_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_count[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I3=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=SPI.C1.done I1=SPI.C1.clk_count[0] I2=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=SPI.C1.clk_edge_buffer O=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011000000110
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=SPI.C1.clk_edge_buffer O=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 O=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C1.clk_count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.SCLKSTATE[0] I3=SPI.C1.SCLKSTATE[1] O=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=SPI.C1.clk_count[7] I3=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=SPI.C1.clk_count[6]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=SPI.C1.clk_count[5]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=SPI.C1.clk_count[4]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=SPI.C1.clk_count[3]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=SPI.C1.clk_count[2]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.clk_count[0] CO=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=SPI.C1.clk_count[1]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.clk_count[7] I3=SPI.C1.done O=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=SPI.C0.clk D=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D E=SPI.C1.clk_edge_buffer_SB_DFFE_Q_E Q=SPI.C1.clk_edge_buffer
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=SPI.C1.clk_edge_buffer O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=SPI.C1.clk_edge_buffer O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001010100010
.gate SB_LUT4 I0=count[19] I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O I2=SPI.C1.SCLKSTATE[1] I3=SPI.C1.SCLKSTATE[0] O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_DFFE C=SPI.C0.clk D=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=SPI.C1.done O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=SPI.C1.done I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I3=SPI.C1.sdo_SB_LUT4_I2_I1 O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=count[19] I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O I2=SPI.C1.SCLKSTATE[1] I3=SPI.C1.SCLKSTATE[0] O=SPI.C1.sdo_SB_LUT4_I2_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=SPI.C1.clk_count[7] I1=SPI.C1.clk_count[6] I2=SPI.C1.clk_count[5] I3=SPI.C1.clk_count[4] O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI.C1.clk_count[3] I1=SPI.C1.clk_count[2] I2=SPI.C1.clk_count[1] I3=SPI.C1.clk_count[0] O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C1.SCLKSTATE[1] O=SPI.C1.clk_edge_buffer_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.done_SB_DFFESR_Q_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.done R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=SPI.C1.done_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=SPI.C1.RxSTATE[1] I1=SPI.C1.done I2=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I3=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 O=SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=SPI.C1.SCLKSTATE[0] I1=SPI.C1.RxSTATE[0] I2=SPI.C0.transmit I3=SPI.C1.SCLKSTATE[1] O=SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_count_SB_DFFESR_Q_D E=SPI.C1.rx_count_SB_DFFESR_Q_E Q=SPI.C1.rx_count[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_count_SB_DFFESR_Q_1_D E=SPI.C1.rx_count_SB_DFFESR_Q_E Q=SPI.C1.rx_count[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I1=$false I2=SPI.C1.rx_count[2] I3=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=SPI.C1.rx_count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_count_SB_DFFESR_Q_2_D E=SPI.C1.rx_count_SB_DFFESR_Q_E Q=SPI.C1.rx_count[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I1=$false I2=SPI.C1.rx_count[1] I3=SPI.C1.rx_count[0] O=SPI.C1.rx_count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_count_SB_DFFESR_Q_3_D E=SPI.C1.rx_count_SB_DFFESR_Q_E Q=SPI.C1.rx_count[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C1.rx_count[0] O=SPI.C1.rx_count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=SPI.C1.rx_count[3] I3=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=SPI.C1.rx_count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=SPI.C1.rx_count[3] I1=SPI.C1.rx_count[2] I2=SPI.C1.rx_count[1] I3=SPI.C1.rx_count[0] O=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=SPI.C1.rx_count[2]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.rx_count[0] CO=SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=SPI.C1.rx_count[1]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O O=SPI.C1.rx_count_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_1_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[5] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[6] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_2_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[4] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[5] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_3_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[3] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[4] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_4_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[2] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[3] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_5_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[1] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[2] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.rx_shift_register_SB_DFFESR_Q_6_D E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[0] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[1] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESR C=SPI.C0.clk D=SDI_SB_LUT4_I0_O E=SPI.C1.done_SB_DFFESR_Q_E Q=SPI.C1.rx_shift_register[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:153|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.rx_shift_register[6] I1=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O I2=SPI.C1.rx_shift_register[7] I3=SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=SPI.C1.rx_shift_register_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_DFFESS C=SPI.C0.clk D=SPI.C1.sdo_SB_DFFESS_Q_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.sdo S=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.TxSTATE[0] I1=SPI.C1.TxSTATE[1] I2=SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I2 I3=SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I3 O=SPI.C1.sdo_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.TxSTATE[1] I3=count[19] O=SPI.C1.sdo_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=SPI.C1.sdo I2=SPI.C1.done I3=SPI.C0.transmit O=SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I1=SPI.C1.sdo_SB_LUT4_I2_I1 I2=SPI.C1.sdo I3=SPI.C1.tx_shift_register[15] O=SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110100101111
.gate SB_DFFE C=SPI.C0.clk D=SPI.C1.sdo_SB_LUT4_I2_I1_SB_DFFE_Q_D E=SPI.C1.SCLKSTATE_SB_DFFESR_Q_E Q=SPI.C1.sdo_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:202|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_count_SB_DFFESR_Q_D E=SPI.C1.tx_count_SB_DFFESR_Q_E Q=SPI.C1.tx_count[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_count_SB_DFFESR_Q_1_D E=SPI.C1.tx_count_SB_DFFESR_Q_E Q=SPI.C1.tx_count[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I1=$false I2=SPI.C1.tx_count[2] I3=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=SPI.C1.tx_count_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_count_SB_DFFESR_Q_2_D E=SPI.C1.tx_count_SB_DFFESR_Q_E Q=SPI.C1.tx_count[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I1=$false I2=SPI.C1.tx_count[1] I3=SPI.C1.tx_count[0] O=SPI.C1.tx_count_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_count_SB_DFFESR_Q_3_D E=SPI.C1.tx_count_SB_DFFESR_Q_E Q=SPI.C1.tx_count[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SPI.C1.tx_count[0] O=SPI.C1.tx_count_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=SPI.C1.tx_count[3] I3=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=SPI.C1.tx_count_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=$false I1=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I2=SPI.C1.sdo_SB_LUT4_I2_I1 I3=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1 O=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=SPI.C1.tx_count[3] I1=SPI.C1.tx_count[2] I2=SPI.C1.tx_count[1] I3=SPI.C1.tx_count[0] O=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=SPI.C1.tx_count[2]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=SPI.C1.tx_count[0] CO=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=SPI.C1.tx_count[1]
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=count[19] I1=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q I3=SPI.C1.sdo_SB_LUT4_I2_I1 O=SPI.C1.tx_count_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[15] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[14] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[5] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[4] I3=SPI.C1.tx_shift_register[5] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[4] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[3] I3=SPI.C1.tx_shift_register[4] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[3] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[2] I3=SPI.C1.tx_shift_register[3] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[2] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[1] I3=SPI.C1.tx_shift_register[2] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.TxSTATE[0] I1=SPI.C1.TxSTATE[1] I2=SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D_SB_LUT4_O_I2 I3=SPI.C0.txdata[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[0] I3=SPI.C1.tx_shift_register[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 I1=SPI.C1.tx_shift_register[0] I2=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I3=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O O=SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=SPI.C0.txdata[0] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[14] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[13] I3=SPI.C1.tx_shift_register[14] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[13] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[13] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[12] I3=SPI.C1.tx_shift_register[13] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[12] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[12] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[11] I3=SPI.C1.tx_shift_register[12] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[11] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[11] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[10] I3=SPI.C1.tx_shift_register[11] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[10] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[10] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[9] I3=SPI.C1.tx_shift_register[10] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[9] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[8] I3=SPI.C1.tx_shift_register[9] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[8] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[7] I3=SPI.C1.tx_shift_register[8] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[7] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[6] I3=SPI.C1.tx_shift_register[7] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_DFFESR C=SPI.C0.clk D=SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D E=SPI.C1.sdo_SB_DFFESS_Q_E Q=SPI.C1.tx_shift_register[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:104|spiinterface.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[6] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[5] I3=SPI.C1.tx_shift_register[6] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=SPI.C1.tx_shift_register_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=SPI.C0.txdata[15] I2=SPI.C1.TxSTATE[0] I3=SPI.C1.TxSTATE[1] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1 I1=SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O I2=SPI.C1.tx_shift_register[14] I3=SPI.C1.tx_shift_register[15] O=SPI.C1.tx_shift_register_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SS_SB_LUT4_O_I3 O=SS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=SPI.C0.clk D=SS_SB_LUT4_O_I3_SB_DFFE_Q_D E=SS_SB_LUT4_O_I3_SB_DFFE_Q_E Q=SS_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:97|spicomponent.v:119|slaveselect.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=SPI.C0.transmit I3=count[19] O=SS_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=count[19] I2=SPI.C0.transmit I3=SPI.C1.done O=SS_SB_LUT4_O_I3_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[26] E=count_SB_DFFE_Q_E Q=count[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[25] E=count_SB_DFFE_Q_E Q=count[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[16] E=count_SB_DFFE_Q_E Q=count[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[15] E=count_SB_DFFE_Q_E Q=count[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[14] E=count_SB_DFFE_Q_E Q=count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[13] E=count_SB_DFFE_Q_E Q=count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[12] E=count_SB_DFFE_Q_E Q=count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[11] E=count_SB_DFFE_Q_E Q=count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[10] E=count_SB_DFFE_Q_E Q=count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[9] E=count_SB_DFFE_Q_E Q=count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[8] E=count_SB_DFFE_Q_E Q=count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[7] E=count_SB_DFFE_Q_E Q=count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[24] E=count_SB_DFFE_Q_E Q=count[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[6] E=count_SB_DFFE_Q_E Q=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[5] E=count_SB_DFFE_Q_E Q=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[4] E=count_SB_DFFE_Q_E Q=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[3] E=count_SB_DFFE_Q_E Q=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[2] E=count_SB_DFFE_Q_E Q=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[1] E=count_SB_DFFE_Q_E Q=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[0] E=count_SB_DFFE_Q_E Q=count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[23] E=count_SB_DFFE_Q_E Q=count[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[22] E=count_SB_DFFE_Q_E Q=count[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[21] E=count_SB_DFFE_Q_E Q=count[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[20] E=count_SB_DFFE_Q_E Q=count[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[19] E=count_SB_DFFE_Q_E Q=count[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[18] E=count_SB_DFFE_Q_E Q=count[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_in D=count_SB_DFFE_Q_D[17] E=count_SB_DFFE_Q_E Q=count[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:85|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_CARRY CI=count_SB_DFFE_Q_D[0] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] I0=$false I1=count_SB_DFFE_Q_D_SB_CARRY_CI_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[1] O=count_SB_DFFE_Q_D_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=count[9] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=count_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[8] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=count_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[24] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] O=count_SB_DFFE_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[23] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=count_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[22] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=count_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[21] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=count_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[20] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=count_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[1] I3=count[0] O=count_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[19] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=count_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[18] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=count_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[17] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=count_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[16] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=count_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[7] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=count_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[15] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=count_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[14] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=count_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[13] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=count_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[12] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=count_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[11] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=count_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[10] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=count_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[0] O=count_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=count[6] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=count_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[5] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=count_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[4] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=count_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[3] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=count_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[2] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=count_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[26] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[26] O=count_SB_DFFE_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[25] I3=count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] O=count_SB_DFFE_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=$false I1=count[9]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=$false I1=count[8]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] I0=$false I1=count[23]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=$false I1=count[22]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=$false I1=count[21]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=$false I1=count[20]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count[0] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=$false I1=count[1]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=$false I1=count[19]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=$false I1=count[18]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=$false I1=count[17]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=$false I1=count[16]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=$false I1=count[15]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=$false I1=count[7]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=$false I1=count[14]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=$false I1=count[13]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=$false I1=count[12]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=$false I1=count[11]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=$false I1=count[10]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=$false I1=count[6]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=$false I1=count[5]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=$false I1=count[4]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=$false I1=count[3]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=$false I1=count[2]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[26] I0=$false I1=count[25]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] CO=count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] I0=$false I1=count[24]
.attr src "pmodacl_demo.v:89|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count_SB_DFFE_Q_E_SB_LUT4_O_I2 I3=count_SB_DFFE_Q_E_SB_LUT4_O_I3 O=count_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[26] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2 I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[9] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[10] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[8] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[9] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[23] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[24] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[23] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[22] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[23] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[22] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[21] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[22] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[21] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[20] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[21] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[20] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[19] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[20] I0=$true I1=genStart.RST
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[18] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[19] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[18] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[17] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[18] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[17] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[16] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[17] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[16] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[15] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[16] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[15] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[14] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[15] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[14] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[8] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[8] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[13] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[14] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[13] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[12] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[13] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[12] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[11] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[12] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[11] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[10] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[11] I0=$true I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[10] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[7] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[6] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[5] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[4] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[3] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[2] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[25] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[26] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[25] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[24] CO=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[25] I0=$false I1=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.attr src "pmodacl_demo.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[24] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[9] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[26] O=count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 O=count_SB_DFFE_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=count[20] I1=count[16] I2=count[17] I3=count[18] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=count[22] I1=count[4] I2=count[26] I3=count[21] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=count[25] I2=count[24] I3=count[23] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=count[11] I1=count[10] I2=count[8] I3=count[9] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=count[15] I1=count[14] I2=count[13] I3=count[12] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=count[19] I1=count[2] I2=count[1] I3=count[0] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=count[7] I1=count[6] I2=count[5] I3=count[3] O=count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_DFFER C=SPI.C0.clk D=genStart.CLKOUT_SB_DFFER_Q_D E=genStart.CLKOUT_SB_DFFER_Q_E Q=genStart.CLKOUT R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=genStart.CLKOUT O=genStart.CLKOUT_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2 I3=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3 O=genStart.CLKOUT_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2 I3=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3 O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=genStart.clkCount[12] I1=genStart.clkCount[10] I2=genStart.clkCount[9] I3=genStart.clkCount[7] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=genStart.clkCount[23] I1=genStart.clkCount[20] I2=genStart.clkCount[19] I3=genStart.clkCount[15] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=genStart.clkCount[16] I1=genStart.clkCount[14] I2=genStart.clkCount[13] I3=genStart.clkCount[11] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=genStart.clkCount[22] I1=genStart.clkCount[21] I2=genStart.clkCount[18] I3=genStart.clkCount[17] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=genStart.clkCount[3] I1=genStart.clkCount[2] I2=genStart.clkCount[1] I3=genStart.clkCount[0] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=genStart.clkCount[8] I1=genStart.clkCount[6] I2=genStart.clkCount[5] I3=genStart.clkCount[4] O=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[19] O=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=genStart.clkCount[0] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=genStart.clkCount[1]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[9] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=genStart.clkCount[9]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=genStart.clkCount[8]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[20] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[21] I0=$false I1=genStart.clkCount[20]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[19] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[20] I0=$false I1=genStart.clkCount[19]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[18] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[19] I0=$false I1=genStart.clkCount[18]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[17] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[18] I0=$false I1=genStart.clkCount[17]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[17] I0=$false I1=genStart.clkCount[16]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[15] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16] I0=$false I1=genStart.clkCount[15]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[14] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=genStart.clkCount[14]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[13] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=genStart.clkCount[13]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[12] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=genStart.clkCount[12]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[11] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=genStart.clkCount[11]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[7] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=genStart.clkCount[7]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[10] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=genStart.clkCount[10]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[6] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=genStart.clkCount[6]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[5] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=genStart.clkCount[5]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[4] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=genStart.clkCount[4]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[3] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=genStart.clkCount[3]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[2] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=genStart.clkCount[2]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[22] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[23] I0=$false I1=genStart.clkCount[22]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[21] CO=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[22] I0=$false I1=genStart.clkCount[21]
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_D Q=genStart.clkCount[23] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_1_D Q=genStart.clkCount[22] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_10_D Q=genStart.clkCount[13] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[13] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[13] O=genStart.clkCount_SB_DFFR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_11_D Q=genStart.clkCount[12] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[12] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[12] O=genStart.clkCount_SB_DFFR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_12_D Q=genStart.clkCount[11] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[11] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[11] O=genStart.clkCount_SB_DFFR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_13_D Q=genStart.clkCount[10] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[10] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[10] O=genStart.clkCount_SB_DFFR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_14_D Q=genStart.clkCount[9] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[9] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[9] O=genStart.clkCount_SB_DFFR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_15_D Q=genStart.clkCount[8] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[8] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8] O=genStart.clkCount_SB_DFFR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_16_D Q=genStart.clkCount[7] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[7] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[7] O=genStart.clkCount_SB_DFFR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_17_D Q=genStart.clkCount[6] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[6] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[6] O=genStart.clkCount_SB_DFFR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_18_D Q=genStart.clkCount[5] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[5] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[5] O=genStart.clkCount_SB_DFFR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_19_D Q=genStart.clkCount[4] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[4] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[4] O=genStart.clkCount_SB_DFFR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[22] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[22] O=genStart.clkCount_SB_DFFR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_2_D Q=genStart.clkCount[21] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_20_D Q=genStart.clkCount[3] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[3] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[3] O=genStart.clkCount_SB_DFFR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_21_D Q=genStart.clkCount[2] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[2] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[2] O=genStart.clkCount_SB_DFFR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_22_D Q=genStart.clkCount[1] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[1] I3=genStart.clkCount[0] O=genStart.clkCount_SB_DFFR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_23_D Q=genStart.clkCount[0] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=$false I1=$false I2=genStart.clkCount[0] I3=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O O=genStart.clkCount_SB_DFFR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[21] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[21] O=genStart.clkCount_SB_DFFR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_3_D Q=genStart.clkCount[20] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[20] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[20] O=genStart.clkCount_SB_DFFR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_4_D Q=genStart.clkCount[19] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[19] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[19] O=genStart.clkCount_SB_DFFR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_5_D Q=genStart.clkCount[18] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[18] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[18] O=genStart.clkCount_SB_DFFR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_6_D Q=genStart.clkCount[17] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[17] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[17] O=genStart.clkCount_SB_DFFR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_7_D Q=genStart.clkCount[16] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[16] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16] O=genStart.clkCount_SB_DFFR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_8_D Q=genStart.clkCount[15] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[15] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[15] O=genStart.clkCount_SB_DFFR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_DFFR C=SPI.C0.clk D=genStart.clkCount_SB_DFFR_Q_9_D Q=genStart.clkCount[14] R=genStart.RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_LUT4 I0=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I1=$false I2=genStart.clkCount[14] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[14] O=genStart.clkCount_SB_DFFR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O I2=genStart.clkCount[23] I3=genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[23] O=genStart.clkCount_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:113|clkdiv_5hz.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_PLL40_CORE BYPASS=$false PLLOUTCORE=SPI.C0.clk PLLOUTGLOBAL=ice_pll_inst.PLLOUTGLOBAL REFERENCECLK=clk_in RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "pmodacl_demo.v:75|ice_pll.v:11"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 0111010
.param DIVQ 011
.param DIVR 0000
.param ENABLE_ICEGATE 0
.param FDA_FEEDBACK 0000
.param FDA_RELATIVE 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.param PLLOUT_SELECT "GENCLK"
.param SHIFTREG_DIV_MODE 00
.names $true LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[0]
1 1
.names LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[1]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[5]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[6]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[7]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[8]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[9]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[10]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[11]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[12]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[13]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[14]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[15]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[16]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[17]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[18]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[19]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[20]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[21]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[22]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[23]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[24]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[25]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[26]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[27]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[28]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[29]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[30]
1 1
.names LED_MINUS_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[31]
1 1
.names $true LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[0]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[1]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[5]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[6]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[7]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[8]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[9]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[10]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[11]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[12]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[13]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[14]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[15]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[16]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[17]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[18]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[19]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[20]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[21]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[22]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[23]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[24]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[25]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[26]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[27]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[28]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[29]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[30]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[31]
1 1
.names $true count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[0]
1 1
.names count_SB_DFFE_Q_D[0] count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
1 1
.names $false count_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names count[0] count_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
1 1
.names $true LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
1 1
.names $true LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
1 1
.names $true LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
1 1
.names $false SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names SPI.C0.break_count[0] SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names SPI.C0.hold_count[0] SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names $false SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names SPI.C1.tx_count[0] SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names SPI.C1.rx_count[0] SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names SPI.C1.clk_count[0] SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[0]
1 1
.names genStart.clkCount[0] genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
1 1
.names SPI.C0.clk CLK
1 1
.names ice_pll_inst.PLLOUTGLOBAL PLLOUTGLOBAL
1 1
.names genStart.RST RST
1 1
.names SPI.C1.sdo SDO
1 1
.names SPI.C1.done SPI.C0.done
1 1
.names genStart.RST SPI.C0.rst
1 1
.names SPI.C1.rx_shift_register[0] SPI.C0.rxdata[0]
1 1
.names SPI.C1.rx_shift_register[1] SPI.C0.rxdata[1]
1 1
.names SPI.C1.rx_shift_register[2] SPI.C0.rxdata[2]
1 1
.names SPI.C1.rx_shift_register[3] SPI.C0.rxdata[3]
1 1
.names SPI.C1.rx_shift_register[4] SPI.C0.rxdata[4]
1 1
.names SPI.C1.rx_shift_register[5] SPI.C0.rxdata[5]
1 1
.names SPI.C1.rx_shift_register[6] SPI.C0.rxdata[6]
1 1
.names SPI.C1.rx_shift_register[7] SPI.C0.rxdata[7]
1 1
.names genStart.CLKOUT SPI.C0.start
1 1
.names $undef SPI.C0.x_axis_data[0]
1 1
.names $undef SPI.C0.x_axis_data[1]
1 1
.names $undef SPI.C0.x_axis_data[2]
1 1
.names $undef SPI.C0.x_axis_data[3]
1 1
.names $undef SPI.C0.x_axis_data[4]
1 1
.names $undef SPI.C0.z_axis_data[0]
1 1
.names $undef SPI.C0.z_axis_data[1]
1 1
.names $undef SPI.C0.z_axis_data[2]
1 1
.names $undef SPI.C0.z_axis_data[3]
1 1
.names $undef SPI.C0.z_axis_data[4]
1 1
.names SPI.C0.clk SPI.C1.clk
1 1
.names SPI.C1.done SPI.C1.done_out
1 1
.names genStart.RST SPI.C1.rst
1 1
.names SPI.C1.rx_shift_register[0] SPI.C1.rxbuffer[0]
1 1
.names SPI.C1.rx_shift_register[1] SPI.C1.rxbuffer[1]
1 1
.names SPI.C1.rx_shift_register[2] SPI.C1.rxbuffer[2]
1 1
.names SPI.C1.rx_shift_register[3] SPI.C1.rxbuffer[3]
1 1
.names SPI.C1.rx_shift_register[4] SPI.C1.rxbuffer[4]
1 1
.names SPI.C1.rx_shift_register[5] SPI.C1.rxbuffer[5]
1 1
.names SPI.C1.rx_shift_register[6] SPI.C1.rxbuffer[6]
1 1
.names SPI.C1.rx_shift_register[7] SPI.C1.rxbuffer[7]
1 1
.names SCLK SPI.C1.sck_buffer
1 1
.names SCLK SPI.C1.sclk
1 1
.names SDI SPI.C1.sdi
1 1
.names SPI.C0.transmit SPI.C1.transmit
1 1
.names SPI.C0.txdata[0] SPI.C1.txbuffer[0]
1 1
.names SPI.C0.txdata[1] SPI.C1.txbuffer[1]
1 1
.names SPI.C0.txdata[2] SPI.C1.txbuffer[2]
1 1
.names SPI.C0.txdata[3] SPI.C1.txbuffer[3]
1 1
.names SPI.C0.txdata[4] SPI.C1.txbuffer[4]
1 1
.names SPI.C0.txdata[5] SPI.C1.txbuffer[5]
1 1
.names SPI.C0.txdata[6] SPI.C1.txbuffer[6]
1 1
.names SPI.C0.txdata[7] SPI.C1.txbuffer[7]
1 1
.names SPI.C0.txdata[8] SPI.C1.txbuffer[8]
1 1
.names SPI.C0.txdata[9] SPI.C1.txbuffer[9]
1 1
.names SPI.C0.txdata[10] SPI.C1.txbuffer[10]
1 1
.names SPI.C0.txdata[11] SPI.C1.txbuffer[11]
1 1
.names SPI.C0.txdata[12] SPI.C1.txbuffer[12]
1 1
.names SPI.C0.txdata[13] SPI.C1.txbuffer[13]
1 1
.names SPI.C0.txdata[14] SPI.C1.txbuffer[14]
1 1
.names SPI.C0.txdata[15] SPI.C1.txbuffer[15]
1 1
.names SPI.C0.clk SPI.C2.clk
1 1
.names SPI.C1.done SPI.C2.done
1 1
.names genStart.RST SPI.C2.rst
1 1
.names SS SPI.C2.ss
1 1
.names SPI.C0.transmit SPI.C2.transmit
1 1
.names SPI.C0.clk SPI.CLK
1 1
.names genStart.RST SPI.RST
1 1
.names SPI.C1.rx_shift_register[0] SPI.RxBuffer[0]
1 1
.names SPI.C1.rx_shift_register[1] SPI.RxBuffer[1]
1 1
.names SPI.C1.rx_shift_register[2] SPI.RxBuffer[2]
1 1
.names SPI.C1.rx_shift_register[3] SPI.RxBuffer[3]
1 1
.names SPI.C1.rx_shift_register[4] SPI.RxBuffer[4]
1 1
.names SPI.C1.rx_shift_register[5] SPI.RxBuffer[5]
1 1
.names SPI.C1.rx_shift_register[6] SPI.RxBuffer[6]
1 1
.names SPI.C1.rx_shift_register[7] SPI.RxBuffer[7]
1 1
.names SCLK SPI.SCLK
1 1
.names SDI SPI.SDI
1 1
.names SPI.C1.sdo SPI.SDO
1 1
.names SS SPI.SS
1 1
.names genStart.CLKOUT SPI.START
1 1
.names SPI.C0.txdata[0] SPI.TxBuffer[0]
1 1
.names SPI.C0.txdata[1] SPI.TxBuffer[1]
1 1
.names SPI.C0.txdata[2] SPI.TxBuffer[2]
1 1
.names SPI.C0.txdata[3] SPI.TxBuffer[3]
1 1
.names SPI.C0.txdata[4] SPI.TxBuffer[4]
1 1
.names SPI.C0.txdata[5] SPI.TxBuffer[5]
1 1
.names SPI.C0.txdata[6] SPI.TxBuffer[6]
1 1
.names SPI.C0.txdata[7] SPI.TxBuffer[7]
1 1
.names SPI.C0.txdata[8] SPI.TxBuffer[8]
1 1
.names SPI.C0.txdata[9] SPI.TxBuffer[9]
1 1
.names SPI.C0.txdata[10] SPI.TxBuffer[10]
1 1
.names SPI.C0.txdata[11] SPI.TxBuffer[11]
1 1
.names SPI.C0.txdata[12] SPI.TxBuffer[12]
1 1
.names SPI.C0.txdata[13] SPI.TxBuffer[13]
1 1
.names SPI.C0.txdata[14] SPI.TxBuffer[14]
1 1
.names SPI.C0.txdata[15] SPI.TxBuffer[15]
1 1
.names SPI.C1.done SPI.done
1 1
.names SPI.C0.transmit SPI.transmit
1 1
.names $undef SPI.xAxis[0]
1 1
.names $undef SPI.xAxis[1]
1 1
.names $undef SPI.xAxis[2]
1 1
.names $undef SPI.xAxis[3]
1 1
.names $undef SPI.xAxis[4]
1 1
.names SPI.C0.x_axis_data[5] SPI.xAxis[5]
1 1
.names SPI.C0.x_axis_data[6] SPI.xAxis[6]
1 1
.names SPI.C0.x_axis_data[7] SPI.xAxis[7]
1 1
.names SPI.C0.x_axis_data[8] SPI.xAxis[8]
1 1
.names SPI.C0.x_axis_data[9] SPI.xAxis[9]
1 1
.names $undef SPI.zAxis[0]
1 1
.names $undef SPI.zAxis[1]
1 1
.names $undef SPI.zAxis[2]
1 1
.names $undef SPI.zAxis[3]
1 1
.names $undef SPI.zAxis[4]
1 1
.names SPI.C0.z_axis_data[5] SPI.zAxis[5]
1 1
.names SPI.C0.z_axis_data[6] SPI.zAxis[6]
1 1
.names SPI.C0.z_axis_data[7] SPI.zAxis[7]
1 1
.names SPI.C0.z_axis_data[8] SPI.zAxis[8]
1 1
.names SPI.C0.z_axis_data[9] SPI.zAxis[9]
1 1
.names genStart.CLKOUT START
1 1
.names SPI.C0.clk genStart.CLK
1 1
.names SPI.C0.clk ice_pll_inst.PLLOUTCORE
1 1
.names clk_in ice_pll_inst.REFERENCECLK
1 1
.names $true ice_pll_inst.RESET
1 1
.names SPI.C0.clk osc_clk
1 1
.names SPI.C0.clk test1
1 1
.names genStart.RST test2
1 1
.names $undef xAxis[0]
1 1
.names $undef xAxis[1]
1 1
.names $undef xAxis[2]
1 1
.names $undef xAxis[3]
1 1
.names $undef xAxis[4]
1 1
.names SPI.C0.x_axis_data[5] xAxis[5]
1 1
.names SPI.C0.x_axis_data[6] xAxis[6]
1 1
.names SPI.C0.x_axis_data[7] xAxis[7]
1 1
.names SPI.C0.x_axis_data[8] xAxis[8]
1 1
.names SPI.C0.x_axis_data[9] xAxis[9]
1 1
.names $undef zAxis[0]
1 1
.names $undef zAxis[1]
1 1
.names $undef zAxis[2]
1 1
.names $undef zAxis[3]
1 1
.names $undef zAxis[4]
1 1
.names SPI.C0.z_axis_data[5] zAxis[5]
1 1
.names SPI.C0.z_axis_data[6] zAxis[6]
1 1
.names SPI.C0.z_axis_data[7] zAxis[7]
1 1
.names SPI.C0.z_axis_data[8] zAxis[8]
1 1
.names SPI.C0.z_axis_data[9] zAxis[9]
1 1
.end
