<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="measurement_part.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AD9851_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AD9851_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AD9851_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DDS_data.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DDS_data.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DDS_data.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Measurement.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Measurement.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Measurement.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Measurement.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Measurement.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Measurement.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Measurement.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Measurement.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Measurement.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Measurement.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Measurement.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Measurement.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Measurement.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Measurement.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Measurement.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Measurement.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Measurement.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Measurement.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Measurement.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Measurement.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Measurement_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Measurement_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Measurement_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Measurement_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Measurement_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Measurement_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Measurement_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Measurement_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Measurement_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Measurement_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Measurement_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Measurement_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Measurement_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Measurement_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Measurement_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SDRAM_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_acquire_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_acquire_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="data_acquire_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_decode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_decode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_fetch.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_fetch.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mc_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mc_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mc_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mc_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="measurement.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="measurement.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="measurement.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="read_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timekeeper_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timekeeper_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="timekeeper_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="write_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570515923" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570515923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585637140" xil_pn:in_ck="-3315405375599715797" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1585637140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../integ_100_st_fifocheck/SDRAM_ctrl.vhd"/>
      <outfile xil_pn:name="AD9851_ctrl.vhd"/>
      <outfile xil_pn:name="DDS_data.vhd"/>
      <outfile xil_pn:name="Measurement.vhd"/>
      <outfile xil_pn:name="SDRAM_rd.vhd"/>
      <outfile xil_pn:name="SDRAM_wr.vhd"/>
      <outfile xil_pn:name="data_acquire_test.vhd"/>
      <outfile xil_pn:name="data_decode.vhd"/>
      <outfile xil_pn:name="data_fetch.vhd"/>
      <outfile xil_pn:name="data_types.vhd"/>
      <outfile xil_pn:name="fetch_test.vhd"/>
      <outfile xil_pn:name="just_measurement.vhd"/>
      <outfile xil_pn:name="master_counter.vhd"/>
      <outfile xil_pn:name="mc_test.vhd"/>
      <outfile xil_pn:name="read_test.vhd"/>
      <outfile xil_pn:name="write_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1585632905" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2589309068961409240" xil_pn:start_ts="1585632905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585632905" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6008145778647264598" xil_pn:start_ts="1585632905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585630336" xil_pn:in_ck="3355692817473632323" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8769104103211598301" xil_pn:start_ts="1585630336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM_100M.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_A.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_A.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1585637140" xil_pn:in_ck="-3315405375599715797" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1585637140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../integ_100_st_fifocheck/SDRAM_ctrl.vhd"/>
      <outfile xil_pn:name="AD9851_ctrl.vhd"/>
      <outfile xil_pn:name="DDS_data.vhd"/>
      <outfile xil_pn:name="Measurement.vhd"/>
      <outfile xil_pn:name="SDRAM_rd.vhd"/>
      <outfile xil_pn:name="SDRAM_wr.vhd"/>
      <outfile xil_pn:name="data_acquire_test.vhd"/>
      <outfile xil_pn:name="data_decode.vhd"/>
      <outfile xil_pn:name="data_fetch.vhd"/>
      <outfile xil_pn:name="data_types.vhd"/>
      <outfile xil_pn:name="fetch_test.vhd"/>
      <outfile xil_pn:name="just_measurement.vhd"/>
      <outfile xil_pn:name="master_counter.vhd"/>
      <outfile xil_pn:name="mc_test.vhd"/>
      <outfile xil_pn:name="read_test.vhd"/>
      <outfile xil_pn:name="write_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1585637144" xil_pn:in_ck="8524899213198902174" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4128901956633837776" xil_pn:start_ts="1585637140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="data_acquire_test_beh.prj"/>
      <outfile xil_pn:name="data_acquire_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1585637144" xil_pn:in_ck="4350452226226918301" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4369180807260510717" xil_pn:start_ts="1585637144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="data_acquire_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1570516923" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570516923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570516923" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2890060499803635468" xil_pn:start_ts="1570516923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576827424" xil_pn:in_ck="3355692817473632323" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8769104103211598301" xil_pn:start_ts="1576827424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM_100M.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_A.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_A.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570516923" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="33781612830015094" xil_pn:start_ts="1570516923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570516923" xil_pn:in_ck="3599136969445286183" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1570516923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570516923" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5463175749159779181" xil_pn:start_ts="1570516923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590903134" xil_pn:in_ck="-7435443183402525521" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5248531395013621828" xil_pn:start_ts="1590903110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Measurement.lso"/>
      <outfile xil_pn:name="Measurement.ngc"/>
      <outfile xil_pn:name="Measurement.ngr"/>
      <outfile xil_pn:name="Measurement.prj"/>
      <outfile xil_pn:name="Measurement.stx"/>
      <outfile xil_pn:name="Measurement.syr"/>
      <outfile xil_pn:name="Measurement.xst"/>
      <outfile xil_pn:name="Measurement_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1570680122" xil_pn:in_ck="1820360893316425154" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1928678578522584555" xil_pn:start_ts="1570680122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590902258" xil_pn:in_ck="7730359315940803835" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2890865740508142194" xil_pn:start_ts="1590902251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Measurement.bld"/>
      <outfile xil_pn:name="Measurement.ngd"/>
      <outfile xil_pn:name="Measurement_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590902282" xil_pn:in_ck="-4688634075797550013" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1590902258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Measurement.pcf"/>
      <outfile xil_pn:name="Measurement_map.map"/>
      <outfile xil_pn:name="Measurement_map.mrp"/>
      <outfile xil_pn:name="Measurement_map.ncd"/>
      <outfile xil_pn:name="Measurement_map.ngm"/>
      <outfile xil_pn:name="Measurement_map.xrpt"/>
      <outfile xil_pn:name="Measurement_summary.xml"/>
      <outfile xil_pn:name="Measurement_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590902303" xil_pn:in_ck="-2885895770500578084" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1590902282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Measurement.ncd"/>
      <outfile xil_pn:name="Measurement.pad"/>
      <outfile xil_pn:name="Measurement.par"/>
      <outfile xil_pn:name="Measurement.ptwx"/>
      <outfile xil_pn:name="Measurement.unroutes"/>
      <outfile xil_pn:name="Measurement.xpi"/>
      <outfile xil_pn:name="Measurement_pad.csv"/>
      <outfile xil_pn:name="Measurement_pad.txt"/>
      <outfile xil_pn:name="Measurement_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590902314" xil_pn:in_ck="2693278652744572649" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1590902303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Measurement.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="measurement.bgn"/>
      <outfile xil_pn:name="measurement.bit"/>
      <outfile xil_pn:name="measurement.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1590902303" xil_pn:in_ck="-4688634075797550145" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1590902297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Measurement.twr"/>
      <outfile xil_pn:name="Measurement.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
