mvn r0, r1 
sub r1, r2, #12 
lsl r1, r1, #12 
ror r2, r0, r3 
asr r2, r2, r1 
sub r3, r2, #2 
