$date
	Thu Jun 13 19:55:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and2_tb $end
$var wire 1 ! c $end
$var reg 2 " inputs [1:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! c $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
b0 "
0!
$end
#10000
1#
b1 "
b1 %
#20000
0#
1$
b10 "
b10 %
#30000
1!
1#
b11 "
b11 %
#40000
b100 %
