<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>csl_arm_r5_mpu.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_18ad31197725c195685fb1b0a3e1f6d4.html">r5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">csl_arm_r5_mpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file containing various enumerations, structure definitions and function </p><h1>declarations for the ARM R5 MPU IP. </h1>
<br />
 (C) Copyright 2019, Texas Instruments, Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___arm_r5_mpu_region_cfg.html">CSL_ArmR5MpuRegionCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing the region configuration parameters. If application wants to do it's own MPU region configuration (override the default one), then it needs to define this variable and initialize that to desired values: Var: 'const <a class="el" href="struct_c_s_l___arm_r5_mpu_region_cfg.html" title="Structure containing the region configuration parameters. If application wants to do it&#39;s own MPU reg...">CSL_ArmR5MpuRegionCfg</a> gCslR5MpuCfg[CSL_ARM_R5F_MPU_REGIONS_MAX]' With above application can have it's own MPU configuration, but MPU configuration will still happen at boot/startup time. Default configurations for MPU regions is present under file: "\src\startup\startup.c".  <a href="struct_c_s_l___arm_r5_mpu_region_cfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum number of MPU regions available in R5F SS.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5MpuRegionNum"></a></p>
</div></td></tr>
<tr class="memitem:gaa9561a9efd17e06df5a2d78caac02677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9561a9efd17e06df5a2d78caac02677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa9561a9efd17e06df5a2d78caac02677">CSL_ARM_R5F_MPU_REGIONS_MAX</a>&#160;&#160;&#160;((uint32_t) 16U)</td></tr>
<tr class="memdesc:gaa9561a9efd17e06df5a2d78caac02677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of R5 MPU region. <br /></td></tr>
<tr class="separator:gaa9561a9efd17e06df5a2d78caac02677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Arm R5F MPU sub-region disable control.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Mask for R5 MPU sub-region disable.</p>
<p><a class="anchor" id="CSL_ArmR5SubRegionDisable"></a></p>
</div></td></tr>
<tr class="memitem:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36ff318dc5fc4abf216d22cfa0be7c8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga36ff318dc5fc4abf216d22cfa0be7c8f">CSL_ARM_R5_MPU_SUB_REGION_ENABLE_ALL</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable all sub-regions. <br /></td></tr>
<tr class="separator:ga36ff318dc5fc4abf216d22cfa0be7c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39df6d3c779033c2ff7302a64af5ae82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39df6d3c779033c2ff7302a64af5ae82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga39df6d3c779033c2ff7302a64af5ae82">CSL_ARM_R5_MPU_SUB_REGION_0_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga39df6d3c779033c2ff7302a64af5ae82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 0. <br /></td></tr>
<tr class="separator:ga39df6d3c779033c2ff7302a64af5ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb137381067b2ae3fa242e992589a9c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb137381067b2ae3fa242e992589a9c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gafb137381067b2ae3fa242e992589a9c1">CSL_ARM_R5_MPU_SUB_REGION_1_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gafb137381067b2ae3fa242e992589a9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 1. <br /></td></tr>
<tr class="separator:gafb137381067b2ae3fa242e992589a9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20bbe1cde41f3c016dbbe40cce45da74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga20bbe1cde41f3c016dbbe40cce45da74">CSL_ARM_R5_MPU_SUB_REGION_2_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 2. <br /></td></tr>
<tr class="separator:ga20bbe1cde41f3c016dbbe40cce45da74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06d353f4c52bc46c0dbf123c317eb36c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga06d353f4c52bc46c0dbf123c317eb36c">CSL_ARM_R5_MPU_SUB_REGION_3_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x8U)</td></tr>
<tr class="memdesc:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 3. <br /></td></tr>
<tr class="separator:ga06d353f4c52bc46c0dbf123c317eb36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8787dde192f46f12457fee27fb562e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb8787dde192f46f12457fee27fb562e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gafb8787dde192f46f12457fee27fb562e">CSL_ARM_R5_MPU_SUB_REGION_4_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x10U)</td></tr>
<tr class="memdesc:gafb8787dde192f46f12457fee27fb562e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 4. <br /></td></tr>
<tr class="separator:gafb8787dde192f46f12457fee27fb562e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa943628d404e79407a755aa49af8af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa943628d404e79407a755aa49af8af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaaa943628d404e79407a755aa49af8af0">CSL_ARM_R5_MPU_SUB_REGION_5_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x20U)</td></tr>
<tr class="memdesc:gaaa943628d404e79407a755aa49af8af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 5. <br /></td></tr>
<tr class="separator:gaaa943628d404e79407a755aa49af8af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2ce0259baef9a6b09c9cf3e43a1a631"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gae2ce0259baef9a6b09c9cf3e43a1a631">CSL_ARM_R5_MPU_SUB_REGION_6_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x40U)</td></tr>
<tr class="memdesc:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 6. <br /></td></tr>
<tr class="separator:gae2ce0259baef9a6b09c9cf3e43a1a631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff094adae750e00b39772bdbe5cec52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ff094adae750e00b39772bdbe5cec52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga0ff094adae750e00b39772bdbe5cec52">CSL_ARM_R5_MPU_SUB_REGION_8_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x80U)</td></tr>
<tr class="memdesc:ga0ff094adae750e00b39772bdbe5cec52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 7. <br /></td></tr>
<tr class="separator:ga0ff094adae750e00b39772bdbe5cec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Arm R5F MPU region access permissions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Access permissions for R5 MPU regions.</p>
<p><a class="anchor" id="CSL_ArmR5AccessPerm"></a></p>
</div></td></tr>
<tr class="memitem:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21d428f8180b4348f0e4c36f9ad2c284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga21d428f8180b4348f0e4c36f9ad2c284">CSL_ARM_R5_ACC_PERM_NO_ACCESS</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="mdescLeft">&#160;</td><td class="mdescRight">No accesses are permitted to MPU region. <br /></td></tr>
<tr class="separator:ga21d428f8180b4348f0e4c36f9ad2c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe2189c11d12b2cae98f33e1eb961f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gabe2189c11d12b2cae98f33e1eb961f0a">CSL_ARM_R5_ACC_PERM_PRIV_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged accesses only. <br /></td></tr>
<tr class="separator:gabe2189c11d12b2cae98f33e1eb961f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6918cd7bd36ee3c30655478605ce377"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6918cd7bd36ee3c30655478605ce377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa6918cd7bd36ee3c30655478605ce377">CSL_ARM_R5_ACC_PERM_PRIV_RD_WR_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gaa6918cd7bd36ee3c30655478605ce377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read/write accesses and user read only. <br /></td></tr>
<tr class="separator:gaa6918cd7bd36ee3c30655478605ce377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c87b7ad515fe845f3cf06c2061d516c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga7c87b7ad515fe845f3cf06c2061d516c">CSL_ARM_R5_ACC_PERM_PRIV_USR_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full access to privileged and user modes. <br /></td></tr>
<tr class="separator:ga7c87b7ad515fe845f3cf06c2061d516c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa12380d69e7fb4d8d12caa3fafea3b4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa12380d69e7fb4d8d12caa3fafea3b4f">CSL_ARM_R5_ACC_PERM_PRIV_RD_ONLY</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read accesses only. <br /></td></tr>
<tr class="separator:gaa12380d69e7fb4d8d12caa3fafea3b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355867d08c27f32a9a8622b35abf5415"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga355867d08c27f32a9a8622b35abf5415"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga355867d08c27f32a9a8622b35abf5415">CSL_ARM_R5_ACC_PERM_PRIV_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:ga355867d08c27f32a9a8622b35abf5415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read only accesses to privileged and user modes. <br /></td></tr>
<tr class="separator:ga355867d08c27f32a9a8622b35abf5415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Arm R5F MPU region cache policy.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Inner and outer cache policy for R5 MPU region.</p>
<p><a class="anchor" id="CSL_ArmR5CachePolicy"></a></p>
</div></td></tr>
<tr class="memitem:ga3b0b9f7d1da58989520747467a700e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b0b9f7d1da58989520747467a700e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3b0b9f7d1da58989520747467a700e55">CSL_ARM_R5_CACHE_POLICY_NON_CACHEABLE</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga3b0b9f7d1da58989520747467a700e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Non-cacheable. <br /></td></tr>
<tr class="separator:ga3b0b9f7d1da58989520747467a700e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7352652bb77831f5dc3362812d27222d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7352652bb77831f5dc3362812d27222d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga7352652bb77831f5dc3362812d27222d">CSL_ARM_R5_CACHE_POLICY_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga7352652bb77831f5dc3362812d27222d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, write-allocate. <br /></td></tr>
<tr class="separator:ga7352652bb77831f5dc3362812d27222d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aa4dc41a5c6a1b5238a970eccd14cc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga8aa4dc41a5c6a1b5238a970eccd14cc3">CSL_ARM_R5_CACHE_POLICY_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-through, no write-allocate. <br /></td></tr>
<tr class="separator:ga8aa4dc41a5c6a1b5238a970eccd14cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62091b97d3e87969f852218e716a57d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62091b97d3e87969f852218e716a57d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga62091b97d3e87969f852218e716a57d7">CSL_ARM_R5_CACHE_POLICY_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga62091b97d3e87969f852218e716a57d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, no write-allocate. <br /></td></tr>
<tr class="separator:ga62091b97d3e87969f852218e716a57d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Arm R5F MPU region attributes.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Memory attributes: TEX[2:0], C, and B encodings.</p>
<p><a class="anchor" id="CSL_ArmR5MemAttr"></a></p>
</div></td></tr>
<tr class="memitem:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e1048f3a1d3dc671fddf65500f737a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3e1048f3a1d3dc671fddf65500f737a5">CSL_ARM_R5_MEM_ATTR_STRONGLY_ORDERED</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Strongly-ordered. <br /></td></tr>
<tr class="separator:ga3e1048f3a1d3dc671fddf65500f737a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8125990b43f0cd50877c310b4735f775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8125990b43f0cd50877c310b4735f775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga8125990b43f0cd50877c310b4735f775">CSL_ARM_R5_MEM_ATTR_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga8125990b43f0cd50877c310b4735f775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Shareable. <br /></td></tr>
<tr class="separator:ga8125990b43f0cd50877c310b4735f775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf88941f5ed59058c821e713bc13243"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cf88941f5ed59058c821e713bc13243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3cf88941f5ed59058c821e713bc13243">CSL_ARM_R5_MEM_ATTR_CACHED_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga3cf88941f5ed59058c821e713bc13243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-through, no write-allocate. <br /></td></tr>
<tr class="separator:ga3cf88941f5ed59058c821e713bc13243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbf018edb77d036b2df3e22c0f8b3c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga9fbf018edb77d036b2df3e22c0f8b3c8">CSL_ARM_R5_MEM_ATTR_CACHED_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, no write-allocate. <br /></td></tr>
<tr class="separator:ga9fbf018edb77d036b2df3e22c0f8b3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133c0d5a1dd879d1390b8e52029f9224"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga133c0d5a1dd879d1390b8e52029f9224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga133c0d5a1dd879d1390b8e52029f9224">CSL_ARM_R5_MEM_ATTR_STRONGLY_NON_CACHED</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga133c0d5a1dd879d1390b8e52029f9224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non cacheable. <br /></td></tr>
<tr class="separator:ga133c0d5a1dd879d1390b8e52029f9224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3522333e9fc8e92f48e613689aeee4e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3522333e9fc8e92f48e613689aeee4e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#ga3522333e9fc8e92f48e613689aeee4e3">CSL_ARM_R5_MEM_ATTR_CACHED_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:ga3522333e9fc8e92f48e613689aeee4e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, write-allocate. <br /></td></tr>
<tr class="separator:ga3522333e9fc8e92f48e613689aeee4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61f5af987a4bc446f649b0dce4b5440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac61f5af987a4bc446f649b0dce4b5440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gac61f5af987a4bc446f649b0dce4b5440">CSL_ARM_R5_MEM_ATTR_NON_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:gac61f5af987a4bc446f649b0dce4b5440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non-shareable Device. <br /></td></tr>
<tr class="separator:gac61f5af987a4bc446f649b0dce4b5440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7f395e2e4e6a3e0ebd754a02de68ca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___m_a_c_r_o_s.html#gaa7f395e2e4e6a3e0ebd754a02de68ca0">CSL_ARM_R5_MEM_ATTR_MAX</a>&#160;&#160;&#160;((uint32_t) 0x7U)</td></tr>
<tr class="memdesc:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This should be passed to configuration. <br /></td></tr>
<tr class="separator:gaa7f395e2e4e6a3e0ebd754a02de68ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga167d25b4b13c7437728b82a46d8d93d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#ga167d25b4b13c7437728b82a46d8d93d2">CSL_armR5MpuEnable</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga167d25b4b13c7437728b82a46d8d93d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the Memory Protection Unit (MPU)  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#ga167d25b4b13c7437728b82a46d8d93d2">More...</a><br /></td></tr>
<tr class="separator:ga167d25b4b13c7437728b82a46d8d93d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd7a28f7b345ff67cec9e2207d46dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gafecd7a28f7b345ff67cec9e2207d46dd">CSL_armR5MpuGetNumRegions</a> (void)</td></tr>
<tr class="memdesc:gafecd7a28f7b345ff67cec9e2207d46dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of unified MPU regions supported.  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gafecd7a28f7b345ff67cec9e2207d46dd">More...</a><br /></td></tr>
<tr class="separator:gafecd7a28f7b345ff67cec9e2207d46dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550c2b4dcfc9fbb64cdfdc04b6415c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gaf550c2b4dcfc9fbb64cdfdc04b6415c4">CSL_armR5MpuCfgRegion</a> (uint32_t regionNum, uint32_t baseAddrRegVal, uint32_t sizeRegVal, uint32_t accessCtrlRegVal)</td></tr>
<tr class="memdesc:gaf550c2b4dcfc9fbb64cdfdc04b6415c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an MPU region.  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gaf550c2b4dcfc9fbb64cdfdc04b6415c4">More...</a><br /></td></tr>
<tr class="separator:gaf550c2b4dcfc9fbb64cdfdc04b6415c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15850ec4e8e1444fdabb6d8abb1dc1a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gac15850ec4e8e1444fdabb6d8abb1dc1a">CSL_armR5MpuVerifyCfgRegion</a> (uint32_t regionNum, uint32_t baseAddrRegVal, uint32_t sizeRegVal, uint32_t accessCtrlRegVal)</td></tr>
<tr class="memdesc:gac15850ec4e8e1444fdabb6d8abb1dc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify an MPU region that is previously configured.  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gac15850ec4e8e1444fdabb6d8abb1dc1a">More...</a><br /></td></tr>
<tr class="separator:gac15850ec4e8e1444fdabb6d8abb1dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61baca94bc810f8158d31f86c381e09d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#ga61baca94bc810f8158d31f86c381e09d">CSL_armR5MpuEnableRegion</a> (uint32_t regionNum, uint32_t enable)</td></tr>
<tr class="memdesc:ga61baca94bc810f8158d31f86c381e09d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable an MPU region.  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#ga61baca94bc810f8158d31f86c381e09d">More...</a><br /></td></tr>
<tr class="separator:ga61baca94bc810f8158d31f86c381e09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd770dbbddf1010b42619c3550288f5b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gabd770dbbddf1010b42619c3550288f5b">CSL_armR5MpuVerifyEnableRegion</a> (uint32_t regionNum, uint32_t enable)</td></tr>
<tr class="memdesc:gabd770dbbddf1010b42619c3550288f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies the previously called Enable/disable an MPU region API.  <a href="group___c_s_l___a_r_m___r5___m_p_u___f_u_n_c_t_i_o_n.html#gabd770dbbddf1010b42619c3550288f5b">More...</a><br /></td></tr>
<tr class="separator:gabd770dbbddf1010b42619c3550288f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
R5 MPU region size</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc975bf9af0ae71647c17ba853646a93b"></a>This enumerator defines the possible MPU region sizes</p>
<p><a class="anchor" id="CSL_ArmR5MpuRegionSize"></a></p>
</td></tr>
<tr class="memitem:gafe981032298f0c6c3a3a1342b87cc103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gafe981032298f0c6c3a3a1342b87cc103">CSL_ARM_R5_MPU_REGION_SIZE_32B</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafe981032298f0c6c3a3a1342b87cc103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3105d5a01c6ada4f09598792693e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gaad3105d5a01c6ada4f09598792693e97">CSL_ARM_R5_MPU_REGION_SIZE_64B</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaad3105d5a01c6ada4f09598792693e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dafe262cee5f744c7cb28dc5d13e871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga3dafe262cee5f744c7cb28dc5d13e871">CSL_ARM_R5_MPU_REGION_SIZE_128B</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3dafe262cee5f744c7cb28dc5d13e871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcff166e4443734e06781adbeacf455c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gabcff166e4443734e06781adbeacf455c">CSL_ARM_R5_MPU_REGION_SIZE_256B</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabcff166e4443734e06781adbeacf455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f52cb2aa07adce084b86413d865e1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga9f52cb2aa07adce084b86413d865e1b1">CSL_ARM_R5_MPU_REGION_SIZE_512B</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9f52cb2aa07adce084b86413d865e1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a73a6fdcb6d02798b7b238d8ff105e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga88a73a6fdcb6d02798b7b238d8ff105e">CSL_ARM_R5_MPU_REGION_SIZE_1KB</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga88a73a6fdcb6d02798b7b238d8ff105e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a8c8486a0d4201541f74a7d9d97fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga63a8c8486a0d4201541f74a7d9d97fc1">CSL_ARM_R5_MPU_REGION_SIZE_2KB</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga63a8c8486a0d4201541f74a7d9d97fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349c45cfd7db514c542def2ebbea2648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga349c45cfd7db514c542def2ebbea2648">CSL_ARM_R5_MPU_REGION_SIZE_4KB</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga349c45cfd7db514c542def2ebbea2648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30de0fdc92a3a80acc2d3f2d92f1be89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga30de0fdc92a3a80acc2d3f2d92f1be89">CSL_ARM_R5_MPU_REGION_SIZE_8KB</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga30de0fdc92a3a80acc2d3f2d92f1be89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cb5767bad1fda72a779344e88cd132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gaa9cb5767bad1fda72a779344e88cd132">CSL_ARM_R5_MPU_REGION_SIZE_16KB</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa9cb5767bad1fda72a779344e88cd132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4371e16a81ed0913489ab0b267ae1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gac4371e16a81ed0913489ab0b267ae1d4">CSL_ARM_R5_MPU_REGION_SIZE_32KB</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac4371e16a81ed0913489ab0b267ae1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9212f748cd7e54065dee9d2ea7c24082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga9212f748cd7e54065dee9d2ea7c24082">CSL_ARM_R5_MPU_REGION_SIZE_64KB</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9212f748cd7e54065dee9d2ea7c24082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb28abdfb735bf2a6d4bd7fddb555fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga5bb28abdfb735bf2a6d4bd7fddb555fe">CSL_ARM_R5_MPU_REGION_SIZE_128KB</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5bb28abdfb735bf2a6d4bd7fddb555fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21dba24de54c62f924612d11f57f735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gab21dba24de54c62f924612d11f57f735">CSL_ARM_R5_MPU_REGION_SIZE_256KB</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab21dba24de54c62f924612d11f57f735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0547f80de5f7cf38cb8a881b076a41ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga0547f80de5f7cf38cb8a881b076a41ae">CSL_ARM_R5_MPU_REGION_SIZE_512KB</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga0547f80de5f7cf38cb8a881b076a41ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebde5641813dec98bc6673835a1b465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga4ebde5641813dec98bc6673835a1b465">CSL_ARM_R5_MPU_REGION_SIZE_1MB</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga4ebde5641813dec98bc6673835a1b465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227c691bb058c19babe34b4bf20df855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga227c691bb058c19babe34b4bf20df855">CSL_ARM_R5_MPU_REGION_SIZE_2MB</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga227c691bb058c19babe34b4bf20df855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666909911058c8b989897eb86b981524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga666909911058c8b989897eb86b981524">CSL_ARM_R5_MPU_REGION_SIZE_4MB</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga666909911058c8b989897eb86b981524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8947e93622481db8b49b010937ec0cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga8947e93622481db8b49b010937ec0cac">CSL_ARM_R5_MPU_REGION_SIZE_8MB</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8947e93622481db8b49b010937ec0cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae505d292c4c58ea978ef25149342e769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gae505d292c4c58ea978ef25149342e769">CSL_ARM_R5_MPU_REGION_SIZE_16MB</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae505d292c4c58ea978ef25149342e769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c15e673df67928220927773799500ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga2c15e673df67928220927773799500ac">CSL_ARM_R5_MPU_REGION_SIZE_32MB</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2c15e673df67928220927773799500ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e48d64886544f4bcaf9b00d0209f2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga8e48d64886544f4bcaf9b00d0209f2b4">CSL_ARM_R5_MPU_REGION_SIZE_64MB</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga8e48d64886544f4bcaf9b00d0209f2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2903392b34fd4bfc6b906de559929d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga2903392b34fd4bfc6b906de559929d73">CSL_ARM_R5_MPU_REGION_SIZE_128MB</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga2903392b34fd4bfc6b906de559929d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af980be6f4d08e6d54eee6855f4d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gab9af980be6f4d08e6d54eee6855f4d36">CSL_ARM_R5_MPU_REGION_SIZE_256MB</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab9af980be6f4d08e6d54eee6855f4d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1c48db60de9ff668cc966c324e8d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gaba1c48db60de9ff668cc966c324e8d4a">CSL_ARM_R5_MPU_REGION_SIZE_512MB</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaba1c48db60de9ff668cc966c324e8d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20c4998e84e7a766e4b16714ec2905b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gac20c4998e84e7a766e4b16714ec2905b">CSL_ARM_R5_MPU_REGION_SIZE_1GB</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac20c4998e84e7a766e4b16714ec2905b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba23054388f8ef0227ad6adc52b1e2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#gaba23054388f8ef0227ad6adc52b1e2c9">CSL_ARM_R5_MPU_REGION_SIZE_2GB</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaba23054388f8ef0227ad6adc52b1e2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fec43677b4a7a18ae583b65df5741d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga6fec43677b4a7a18ae583b65df5741d9">CSL_ARM_R5_MPU_REGION_SIZE_4GB</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga6fec43677b4a7a18ae583b65df5741d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44bcb1ff3b36a81a875a0c550dd232bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44bcb1ff3b36a81a875a0c550dd232bb"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___m_p_u___e_n_u_m.html#ga44bcb1ff3b36a81a875a0c550dd232bb">CSL_ArmR5MpuRegionSize</a></td></tr>
<tr class="memdesc:ga44bcb1ff3b36a81a875a0c550dd232bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU region sizes supported. <br /></td></tr>
<tr class="separator:ga44bcb1ff3b36a81a875a0c550dd232bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file containing various enumerations, structure definitions and function </p><h1>declarations for the ARM R5 MPU IP. </h1>
<p><br />
 (C) Copyright 2019, Texas Instruments, Inc. </p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
