// Seed: 96088200
module module_0;
  wire id_2 = (id_2);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    input uwire id_10,
    input wand id_11,
    input tri id_12,
    output supply0 id_13,
    input tri1 id_14,
    output uwire id_15,
    input tri1 id_16
);
  always id_0 = #1 1;
  module_0();
endmodule
