<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Full Taiga core test
rc: 1 (means success: 0)
tags: taiga
incdirs: /tmpfs/src/github/sv-tests/tests/generated/taiga
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/taiga/core/one_hot_occupancy.sv.html" target="file-frame">third_party/cores/taiga/core/one_hot_occupancy.sv</a> <a href="../../../../third_party/cores/taiga/core/register_file.sv.html" target="file-frame">third_party/cores/taiga/core/register_file.sv</a> <a href="../../../../third_party/cores/taiga/core/msb.sv.html" target="file-frame">third_party/cores/taiga/core/msb.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv</a> <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/core/fetch.sv.html" target="file-frame">third_party/cores/taiga/core/fetch.sv</a> <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv</a> <a href="../../../../third_party/cores/taiga/core/clz.sv.html" target="file-frame">third_party/cores/taiga/core/clz.sv</a> <a href="../../../../third_party/cores/taiga/core/dbram.sv.html" target="file-frame">third_party/cores/taiga/core/dbram.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_predictor_ram.sv.html" target="file-frame">third_party/cores/taiga/core/branch_predictor_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/l1_arbiter.sv.html" target="file-frame">third_party/cores/taiga/core/l1_arbiter.sv</a> <a href="../../../../third_party/cores/taiga/core/itag_banks.sv.html" target="file-frame">third_party/cores/taiga/core/itag_banks.sv</a> <a href="../../../../third_party/cores/taiga/core/amo_alu.sv.html" target="file-frame">third_party/cores/taiga/core/amo_alu.sv</a> <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv</a> <a href="../../../../third_party/cores/taiga/core/alu_unit.sv.html" target="file-frame">third_party/cores/taiga/core/alu_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/dcache.sv.html" target="file-frame">third_party/cores/taiga/core/dcache.sv</a> <a href="../../../../third_party/cores/taiga/core/load_store_queue.sv.html" target="file-frame">third_party/cores/taiga/core/load_store_queue.sv</a> <a href="../../../../third_party/cores/taiga/core/avalon_master.sv.html" target="file-frame">third_party/cores/taiga/core/avalon_master.sv</a> <a href="../../../../third_party/cores/taiga/core/mul_unit.sv.html" target="file-frame">third_party/cores/taiga/core/mul_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html" target="file-frame">third_party/cores/taiga/core/interfaces.sv</a> <a href="../../../../third_party/cores/taiga/core/riscv_types.sv.html" target="file-frame">third_party/cores/taiga/core/riscv_types.sv</a> <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_config.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_config.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_comparator.sv.html" target="file-frame">third_party/cores/taiga/core/branch_comparator.sv</a> <a href="../../../../third_party/cores/taiga/core/ibram.sv.html" target="file-frame">third_party/cores/taiga/core/ibram.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv</a> <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv</a> <a href="../../../../third_party/cores/taiga/core/reg_inuse.sv.html" target="file-frame">third_party/cores/taiga/core/reg_inuse.sv</a> <a href="../../../../third_party/cores/taiga/core/barrel_shifter.sv.html" target="file-frame">third_party/cores/taiga/core/barrel_shifter.sv</a> <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv</a> <a href="../../../../third_party/cores/taiga/core/placer_randomizer.sv.html" target="file-frame">third_party/cores/taiga/core/placer_randomizer.sv</a> <a href="../../../../third_party/cores/taiga/core/cycler.sv.html" target="file-frame">third_party/cores/taiga/core/cycler.sv</a> <a href="../../../../third_party/cores/taiga/core/tag_bank.sv.html" target="file-frame">third_party/cores/taiga/core/tag_bank.sv</a> <a href="../../../../third_party/cores/taiga/core/wishbone_master.sv.html" target="file-frame">third_party/cores/taiga/core/wishbone_master.sv</a> <a href="../../../../third_party/cores/taiga/core/toggle_memory.sv.html" target="file-frame">third_party/cores/taiga/core/toggle_memory.sv</a> <a href="../../../../third_party/cores/taiga/core/mmu.sv.html" target="file-frame">third_party/cores/taiga/core/mmu.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga.sv.html" target="file-frame">third_party/cores/taiga/core/taiga.sv</a> <a href="../../../../third_party/cores/taiga/core/axi_to_arb.sv.html" target="file-frame">third_party/cores/taiga/core/axi_to_arb.sv</a> <a href="../../../../third_party/cores/taiga/core/shift_counter.sv.html" target="file-frame">third_party/cores/taiga/core/shift_counter.sv</a> <a href="../../../../third_party/cores/taiga/core/ddata_bank.sv.html" target="file-frame">third_party/cores/taiga/core/ddata_bank.sv</a> <a href="../../../../third_party/cores/taiga/core/ras.sv.html" target="file-frame">third_party/cores/taiga/core/ras.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_types.sv</a> <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html" target="file-frame">third_party/cores/taiga/core/csr_regs.sv</a> <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv</a> <a href="../../../../third_party/cores/taiga/core/binary_occupancy.sv.html" target="file-frame">third_party/cores/taiga/core/binary_occupancy.sv</a> <a href="../../../../third_party/cores/taiga/core/div_unit.sv.html" target="file-frame">third_party/cores/taiga/core/div_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/dtag_banks.sv.html" target="file-frame">third_party/cores/taiga/core/dtag_banks.sv</a> <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/axi_master.sv.html" target="file-frame">third_party/cores/taiga/core/axi_master.sv</a> <a href="../../../../third_party/cores/taiga/core/lut_ram.sv.html" target="file-frame">third_party/cores/taiga/core/lut_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv</a> <a href="../../../../third_party/cores/taiga/core/msb_naive.sv.html" target="file-frame">third_party/cores/taiga/core/msb_naive.sv</a> <a href="../../../../third_party/cores/taiga/core/illegal_instruction_checker.sv.html" target="file-frame">third_party/cores/taiga/core/illegal_instruction_checker.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html" target="file-frame">third_party/cores/taiga/core/branch_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/tlb_lut_ram.sv.html" target="file-frame">third_party/cores/taiga/core/tlb_lut_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/icache.sv.html" target="file-frame">third_party/cores/taiga/core/icache.sv</a> <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv</a> <a href="../../../../third_party/cores/taiga/core/div_unit_core_wrapper.sv.html" target="file-frame">third_party/cores/taiga/core/div_unit_core_wrapper.sv</a> <a href="../../../../third_party/cores/taiga/core/csr_types.sv.html" target="file-frame">third_party/cores/taiga/core/csr_types.sv</a> <a href="../../../../third_party/cores/taiga/core/gc_unit.sv.html" target="file-frame">third_party/cores/taiga/core/gc_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/id_inuse.sv.html" target="file-frame">third_party/cores/taiga/core/id_inuse.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_radix2.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_radix2.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_algorithm.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_algorithm.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_round_robin.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_round_robin.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_arbiter.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_arbiter.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_interfaces.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/local_memory/local_mem.sv.html" target="file-frame">third_party/cores/taiga/local_memory/local_mem.sv</a> <a href="../../../../third_party/cores/taiga/local_memory/local_memory_interface.sv.html" target="file-frame">third_party/cores/taiga/local_memory/local_memory_interface.sv</a> <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv</a>
defines: 
time_elapsed: 45.995s
ram usage: 370924 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpc3pgngcf/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/taiga <a href="../../../../third_party/cores/taiga/core/one_hot_occupancy.sv.html" target="file-frame">third_party/cores/taiga/core/one_hot_occupancy.sv</a> <a href="../../../../third_party/cores/taiga/core/register_file.sv.html" target="file-frame">third_party/cores/taiga/core/register_file.sv</a> <a href="../../../../third_party/cores/taiga/core/msb.sv.html" target="file-frame">third_party/cores/taiga/core/msb.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv</a> <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/core/fetch.sv.html" target="file-frame">third_party/cores/taiga/core/fetch.sv</a> <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv</a> <a href="../../../../third_party/cores/taiga/core/clz.sv.html" target="file-frame">third_party/cores/taiga/core/clz.sv</a> <a href="../../../../third_party/cores/taiga/core/dbram.sv.html" target="file-frame">third_party/cores/taiga/core/dbram.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_predictor_ram.sv.html" target="file-frame">third_party/cores/taiga/core/branch_predictor_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/l1_arbiter.sv.html" target="file-frame">third_party/cores/taiga/core/l1_arbiter.sv</a> <a href="../../../../third_party/cores/taiga/core/itag_banks.sv.html" target="file-frame">third_party/cores/taiga/core/itag_banks.sv</a> <a href="../../../../third_party/cores/taiga/core/amo_alu.sv.html" target="file-frame">third_party/cores/taiga/core/amo_alu.sv</a> <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv</a> <a href="../../../../third_party/cores/taiga/core/alu_unit.sv.html" target="file-frame">third_party/cores/taiga/core/alu_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/dcache.sv.html" target="file-frame">third_party/cores/taiga/core/dcache.sv</a> <a href="../../../../third_party/cores/taiga/core/load_store_queue.sv.html" target="file-frame">third_party/cores/taiga/core/load_store_queue.sv</a> <a href="../../../../third_party/cores/taiga/core/avalon_master.sv.html" target="file-frame">third_party/cores/taiga/core/avalon_master.sv</a> <a href="../../../../third_party/cores/taiga/core/mul_unit.sv.html" target="file-frame">third_party/cores/taiga/core/mul_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html" target="file-frame">third_party/cores/taiga/core/interfaces.sv</a> <a href="../../../../third_party/cores/taiga/core/riscv_types.sv.html" target="file-frame">third_party/cores/taiga/core/riscv_types.sv</a> <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_config.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_config.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_comparator.sv.html" target="file-frame">third_party/cores/taiga/core/branch_comparator.sv</a> <a href="../../../../third_party/cores/taiga/core/ibram.sv.html" target="file-frame">third_party/cores/taiga/core/ibram.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv</a> <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv</a> <a href="../../../../third_party/cores/taiga/core/reg_inuse.sv.html" target="file-frame">third_party/cores/taiga/core/reg_inuse.sv</a> <a href="../../../../third_party/cores/taiga/core/barrel_shifter.sv.html" target="file-frame">third_party/cores/taiga/core/barrel_shifter.sv</a> <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv</a> <a href="../../../../third_party/cores/taiga/core/placer_randomizer.sv.html" target="file-frame">third_party/cores/taiga/core/placer_randomizer.sv</a> <a href="../../../../third_party/cores/taiga/core/cycler.sv.html" target="file-frame">third_party/cores/taiga/core/cycler.sv</a> <a href="../../../../third_party/cores/taiga/core/tag_bank.sv.html" target="file-frame">third_party/cores/taiga/core/tag_bank.sv</a> <a href="../../../../third_party/cores/taiga/core/wishbone_master.sv.html" target="file-frame">third_party/cores/taiga/core/wishbone_master.sv</a> <a href="../../../../third_party/cores/taiga/core/toggle_memory.sv.html" target="file-frame">third_party/cores/taiga/core/toggle_memory.sv</a> <a href="../../../../third_party/cores/taiga/core/mmu.sv.html" target="file-frame">third_party/cores/taiga/core/mmu.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga.sv.html" target="file-frame">third_party/cores/taiga/core/taiga.sv</a> <a href="../../../../third_party/cores/taiga/core/axi_to_arb.sv.html" target="file-frame">third_party/cores/taiga/core/axi_to_arb.sv</a> <a href="../../../../third_party/cores/taiga/core/shift_counter.sv.html" target="file-frame">third_party/cores/taiga/core/shift_counter.sv</a> <a href="../../../../third_party/cores/taiga/core/ddata_bank.sv.html" target="file-frame">third_party/cores/taiga/core/ddata_bank.sv</a> <a href="../../../../third_party/cores/taiga/core/ras.sv.html" target="file-frame">third_party/cores/taiga/core/ras.sv</a> <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html" target="file-frame">third_party/cores/taiga/core/taiga_types.sv</a> <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html" target="file-frame">third_party/cores/taiga/core/csr_regs.sv</a> <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv</a> <a href="../../../../third_party/cores/taiga/core/binary_occupancy.sv.html" target="file-frame">third_party/cores/taiga/core/binary_occupancy.sv</a> <a href="../../../../third_party/cores/taiga/core/div_unit.sv.html" target="file-frame">third_party/cores/taiga/core/div_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/dtag_banks.sv.html" target="file-frame">third_party/cores/taiga/core/dtag_banks.sv</a> <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/axi_master.sv.html" target="file-frame">third_party/cores/taiga/core/axi_master.sv</a> <a href="../../../../third_party/cores/taiga/core/lut_ram.sv.html" target="file-frame">third_party/cores/taiga/core/lut_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv</a> <a href="../../../../third_party/cores/taiga/core/msb_naive.sv.html" target="file-frame">third_party/cores/taiga/core/msb_naive.sv</a> <a href="../../../../third_party/cores/taiga/core/illegal_instruction_checker.sv.html" target="file-frame">third_party/cores/taiga/core/illegal_instruction_checker.sv</a> <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html" target="file-frame">third_party/cores/taiga/core/branch_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/tlb_lut_ram.sv.html" target="file-frame">third_party/cores/taiga/core/tlb_lut_ram.sv</a> <a href="../../../../third_party/cores/taiga/core/icache.sv.html" target="file-frame">third_party/cores/taiga/core/icache.sv</a> <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv</a> <a href="../../../../third_party/cores/taiga/core/div_unit_core_wrapper.sv.html" target="file-frame">third_party/cores/taiga/core/div_unit_core_wrapper.sv</a> <a href="../../../../third_party/cores/taiga/core/csr_types.sv.html" target="file-frame">third_party/cores/taiga/core/csr_types.sv</a> <a href="../../../../third_party/cores/taiga/core/gc_unit.sv.html" target="file-frame">third_party/cores/taiga/core/gc_unit.sv</a> <a href="../../../../third_party/cores/taiga/core/id_inuse.sv.html" target="file-frame">third_party/cores/taiga/core/id_inuse.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_radix2.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_radix2.sv</a> <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_algorithm.sv.html" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_algorithm.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_round_robin.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_round_robin.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_arbiter.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_arbiter.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_interfaces.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv</a> <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv</a> <a href="../../../../third_party/cores/taiga/local_memory/local_mem.sv.html" target="file-frame">third_party/cores/taiga/local_memory/local_mem.sv</a> <a href="../../../../third_party/cores/taiga/local_memory/local_memory_interface.sv.html" target="file-frame">third_party/cores/taiga/local_memory/local_memory_interface.sv</a> <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/one_hot_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/one_hot_occupancy.sv:26</a>: No timescale set for &#34;one_hot_occupancy&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/register_file.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/register_file.sv:23</a>: No timescale set for &#34;register_file&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/msb.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/msb.sv:23</a>: No timescale set for &#34;msb&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:28</a>: No timescale set for &#34;taiga_fifo&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:27</a>: No timescale set for &#34;axi_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-87" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:87</a>: No timescale set for &#34;avalon_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-105" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:105</a>: No timescale set for &#34;wishbone_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-122" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:122</a>: No timescale set for &#34;l1_arbiter_request_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-148" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:148</a>: No timescale set for &#34;l1_arbiter_return_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/fetch.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/fetch.sv:27</a>: No timescale set for &#34;fetch&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:25</a>: No timescale set for &#34;byte_en_BRAM&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/clz.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/clz.sv:23</a>: No timescale set for &#34;clz&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/dbram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/dbram.sv:26</a>: No timescale set for &#34;dbram&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/branch_predictor_ram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/branch_predictor_ram.sv:26</a>: No timescale set for &#34;branch_predictor_ram&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/l1_arbiter.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/l1_arbiter.sv:28</a>: No timescale set for &#34;l1_arbiter&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/itag_banks.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/itag_banks.sv:26</a>: No timescale set for &#34;itag_banks&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/amo_alu.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/amo_alu.sv:27</a>: No timescale set for &#34;amo_alu&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:23</a>: No timescale set for &#34;register_file_and_writeback&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/alu_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/alu_unit.sv:27</a>: No timescale set for &#34;alu_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/dcache.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/dcache.sv:27</a>: No timescale set for &#34;dcache&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/load_store_queue.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/load_store_queue.sv:23</a>: No timescale set for &#34;load_store_queue&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/avalon_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/avalon_master.sv:27</a>: No timescale set for &#34;avalon_master&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/mul_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/mul_unit.sv:27</a>: No timescale set for &#34;mul_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/interfaces.sv:28</a>: No timescale set for &#34;branch_predictor_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-54" target="file-frame">third_party/cores/taiga/core/interfaces.sv:54</a>: No timescale set for &#34;unit_issue_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-66" target="file-frame">third_party/cores/taiga/core/interfaces.sv:66</a>: No timescale set for &#34;unit_writeback_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-83" target="file-frame">third_party/cores/taiga/core/interfaces.sv:83</a>: No timescale set for &#34;ras_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-97" target="file-frame">third_party/cores/taiga/core/interfaces.sv:97</a>: No timescale set for &#34;csr_exception_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-111" target="file-frame">third_party/cores/taiga/core/interfaces.sv:111</a>: No timescale set for &#34;exception_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-124" target="file-frame">third_party/cores/taiga/core/interfaces.sv:124</a>: No timescale set for &#34;fifo_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-137" target="file-frame">third_party/cores/taiga/core/interfaces.sv:137</a>: No timescale set for &#34;mmu_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-160" target="file-frame">third_party/cores/taiga/core/interfaces.sv:160</a>: No timescale set for &#34;tlb_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-178" target="file-frame">third_party/cores/taiga/core/interfaces.sv:178</a>: No timescale set for &#34;load_store_queue_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-204" target="file-frame">third_party/cores/taiga/core/interfaces.sv:204</a>: No timescale set for &#34;writeback_store_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-223" target="file-frame">third_party/cores/taiga/core/interfaces.sv:223</a>: No timescale set for &#34;ls_sub_unit_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-238" target="file-frame">third_party/cores/taiga/core/interfaces.sv:238</a>: No timescale set for &#34;fetch_sub_unit_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-254" target="file-frame">third_party/cores/taiga/core/interfaces.sv:254</a>: No timescale set for &#34;unsigned_division_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/riscv_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/riscv_types.sv:23</a>: No timescale set for &#34;riscv_types&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:23</a>: No timescale set for &#34;instruction_metadata_and_id_management&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/taiga_config.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/taiga_config.sv:23</a>: No timescale set for &#34;taiga_config&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/branch_comparator.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_comparator.sv:27</a>: No timescale set for &#34;branch_comparator&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/ibram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/ibram.sv:26</a>: No timescale set for &#34;ibram&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:27</a>: No timescale set for &#34;branch_predictor&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:28</a>: No timescale set for &#34;set_clr_reg_with_rst&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/reg_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/reg_inuse.sv:26</a>: No timescale set for &#34;reg_inuse&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/barrel_shifter.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/barrel_shifter.sv:27</a>: No timescale set for &#34;barrel_shifter&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:27</a>: No timescale set for &#34;decode_and_issue&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/placer_randomizer.sv.html#l-1" target="file-frame">third_party/cores/taiga/core/placer_randomizer.sv:1</a>: No timescale set for &#34;placer_randomizer&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/cycler.sv.html#l-24" target="file-frame">third_party/cores/taiga/core/cycler.sv:24</a>: No timescale set for &#34;cycler&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/tag_bank.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/tag_bank.sv:23</a>: No timescale set for &#34;tag_bank&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/wishbone_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/wishbone_master.sv:27</a>: No timescale set for &#34;wishbone_master&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/toggle_memory.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/toggle_memory.sv:23</a>: No timescale set for &#34;toggle_memory&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/mmu.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/mmu.sv:28</a>: No timescale set for &#34;mmu&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/taiga.sv:27</a>: No timescale set for &#34;taiga&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/axi_to_arb.sv.html#l-29" target="file-frame">third_party/cores/taiga/core/axi_to_arb.sv:29</a>: No timescale set for &#34;axi_to_arb&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/shift_counter.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/shift_counter.sv:26</a>: No timescale set for &#34;shift_counter&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/ddata_bank.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/ddata_bank.sv:26</a>: No timescale set for &#34;ddata_bank&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/ras.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/ras.sv:27</a>: No timescale set for &#34;ras&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/taiga_types.sv:23</a>: No timescale set for &#34;taiga_types&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/csr_regs.sv:23</a>: No timescale set for &#34;csr_regs&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html#l-24" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv:24</a>: No timescale set for &#34;regfile_bank_sel&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/binary_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/binary_occupancy.sv:26</a>: No timescale set for &#34;binary_occupancy&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/div_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/div_unit.sv:27</a>: No timescale set for &#34;div_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/dtag_banks.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/dtag_banks.sv:26</a>: No timescale set for &#34;dtag_banks&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:27</a>: No timescale set for &#34;load_store_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/axi_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/axi_master.sv:27</a>: No timescale set for &#34;axi_master&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/lut_ram.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/lut_ram.sv:23</a>: No timescale set for &#34;lut_ram&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv:25</a>: No timescale set for &#34;one_hot_to_integer&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/msb_naive.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/msb_naive.sv:25</a>: No timescale set for &#34;msb_naive&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/illegal_instruction_checker.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/illegal_instruction_checker.sv:23</a>: No timescale set for &#34;illegal_instruction_checker&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_unit.sv:27</a>: No timescale set for &#34;branch_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/tlb_lut_ram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/tlb_lut_ram.sv:26</a>: No timescale set for &#34;tlb_lut_ram&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/icache.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/icache.sv:23</a>: No timescale set for &#34;icache&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv:27</a>: No timescale set for &#34;mstatus_priv_reg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/div_unit_core_wrapper.sv.html#l-4" target="file-frame">third_party/cores/taiga/core/div_unit_core_wrapper.sv:4</a>: No timescale set for &#34;div_unit_core_wrapper&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/csr_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/csr_types.sv:23</a>: No timescale set for &#34;csr_types&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/gc_unit.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/gc_unit.sv:28</a>: No timescale set for &#34;gc_unit&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/id_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/id_inuse.sv:26</a>: No timescale set for &#34;id_inuse&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv:25</a>: No timescale set for &#34;div_quick_clz&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_radix2.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_radix2.sv:25</a>: No timescale set for &#34;div_radix2&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_algorithm.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_algorithm.sv:27</a>: No timescale set for &#34;div_algorithm&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv.html#l-24" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv:24</a>: No timescale set for &#34;l2_config_and_types&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-23" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:23</a>: No timescale set for &#34;l2_fifo&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_round_robin.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_round_robin.sv:25</a>: No timescale set for &#34;l2_round_robin&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_arbiter.sv.html#l-26" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_arbiter.sv:26</a>: No timescale set for &#34;l2_arbiter&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_interfaces.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_interfaces.sv:25</a>: No timescale set for &#34;l2_arbitration_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv:25</a>: No timescale set for &#34;l2_reservation_logic&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv:25</a>: No timescale set for &#34;l2_requester_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html#l-69" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv:69</a>: No timescale set for &#34;l2_memory_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/local_memory/local_mem.sv.html#l-24" target="file-frame">third_party/cores/taiga/local_memory/local_mem.sv:24</a>: No timescale set for &#34;local_mem&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/local_memory/local_memory_interface.sv.html#l-24" target="file-frame">third_party/cores/taiga/local_memory/local_memory_interface.sv:24</a>: No timescale set for &#34;local_memory_interface&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html#l-27" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv:27</a>: No timescale set for &#34;taiga_wrapper&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/taiga/core/riscv_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/riscv_types.sv:23</a>: Compile package &#34;riscv_types&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/taiga/core/taiga_config.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/taiga_config.sv:23</a>: Compile package &#34;taiga_config&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/taiga_types.sv:23</a>: Compile package &#34;taiga_types&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/taiga/core/csr_types.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/csr_types.sv:23</a>: Compile package &#34;csr_types&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv.html#l-24" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_config_and_types.sv:24</a>: Compile package &#34;l2_config_and_types&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/alu_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/alu_unit.sv:27</a>: Compile module &#34;work@alu_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/amo_alu.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/amo_alu.sv:27</a>: Compile module &#34;work@amo_alu&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-87" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:87</a>: Compile interface &#34;work@avalon_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/avalon_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/avalon_master.sv:27</a>: Compile module &#34;work@avalon_master&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:27</a>: Compile interface &#34;work@axi_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/axi_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/axi_master.sv:27</a>: Compile module &#34;work@axi_master&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/axi_to_arb.sv.html#l-29" target="file-frame">third_party/cores/taiga/core/axi_to_arb.sv:29</a>: Compile module &#34;work@axi_to_arb&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/barrel_shifter.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/barrel_shifter.sv:27</a>: Compile module &#34;work@barrel_shifter&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/binary_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/binary_occupancy.sv:26</a>: Compile module &#34;work@binary_occupancy&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/branch_comparator.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_comparator.sv:27</a>: Compile module &#34;work@branch_comparator&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:27</a>: Compile module &#34;work@branch_predictor&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/interfaces.sv:28</a>: Compile interface &#34;work@branch_predictor_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/branch_predictor_ram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/branch_predictor_ram.sv:26</a>: Compile module &#34;work@branch_predictor_ram&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/branch_unit.sv:27</a>: Compile module &#34;work@branch_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:25</a>: Compile module &#34;work@byte_en_BRAM&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/clz.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/clz.sv:23</a>: Compile module &#34;work@clz&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-97" target="file-frame">third_party/cores/taiga/core/interfaces.sv:97</a>: Compile interface &#34;work@csr_exception_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/csr_regs.sv:23</a>: Compile module &#34;work@csr_regs&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/cycler.sv.html#l-24" target="file-frame">third_party/cores/taiga/core/cycler.sv:24</a>: Compile module &#34;work@cycler&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/dbram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/dbram.sv:26</a>: Compile module &#34;work@dbram&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/dcache.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/dcache.sv:27</a>: Compile module &#34;work@dcache&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/ddata_bank.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/ddata_bank.sv:26</a>: Compile module &#34;work@ddata_bank&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:27</a>: Compile module &#34;work@decode_and_issue&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_algorithm.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_algorithm.sv:27</a>: Compile module &#34;work@div_algorithm&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_quick_clz.sv:25</a>: Compile module &#34;work@div_quick_clz&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/div_algorithms/div_radix2.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/div_algorithms/div_radix2.sv:25</a>: Compile module &#34;work@div_radix2&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/div_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/div_unit.sv:27</a>: Compile module &#34;work@div_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/div_unit_core_wrapper.sv.html#l-4" target="file-frame">third_party/cores/taiga/core/div_unit_core_wrapper.sv:4</a>: Compile module &#34;work@div_unit_core_wrapper&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/dtag_banks.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/dtag_banks.sv:26</a>: Compile module &#34;work@dtag_banks&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-111" target="file-frame">third_party/cores/taiga/core/interfaces.sv:111</a>: Compile interface &#34;work@exception_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/fetch.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/fetch.sv:27</a>: Compile module &#34;work@fetch&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-238" target="file-frame">third_party/cores/taiga/core/interfaces.sv:238</a>: Compile interface &#34;work@fetch_sub_unit_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-124" target="file-frame">third_party/cores/taiga/core/interfaces.sv:124</a>: Compile interface &#34;work@fifo_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/gc_unit.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/gc_unit.sv:28</a>: Compile module &#34;work@gc_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/ibram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/ibram.sv:26</a>: Compile module &#34;work@ibram&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/icache.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/icache.sv:23</a>: Compile module &#34;work@icache&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/id_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/id_inuse.sv:26</a>: Compile module &#34;work@id_inuse&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/illegal_instruction_checker.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/illegal_instruction_checker.sv:23</a>: Compile module &#34;work@illegal_instruction_checker&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:23</a>: Compile module &#34;work@instruction_metadata_and_id_management&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/itag_banks.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/itag_banks.sv:26</a>: Compile module &#34;work@itag_banks&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/l1_arbiter.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/l1_arbiter.sv:28</a>: Compile module &#34;work@l1_arbiter&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-122" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:122</a>: Compile interface &#34;work@l1_arbiter_request_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-148" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:148</a>: Compile interface &#34;work@l1_arbiter_return_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_arbiter.sv.html#l-26" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_arbiter.sv:26</a>: Compile module &#34;work@l2_arbiter&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_interfaces.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_interfaces.sv:25</a>: Compile interface &#34;work@l2_arbitration_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-23" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:23</a>: Compile module &#34;work@l2_fifo&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html#l-69" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv:69</a>: Compile interface &#34;work@l2_memory_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_external_interfaces.sv:25</a>: Compile interface &#34;work@l2_requester_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_reservation_logic.sv:25</a>: Compile module &#34;work@l2_reservation_logic&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_round_robin.sv.html#l-25" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_round_robin.sv:25</a>: Compile module &#34;work@l2_round_robin&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/load_store_queue.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/load_store_queue.sv:23</a>: Compile module &#34;work@load_store_queue&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-178" target="file-frame">third_party/cores/taiga/core/interfaces.sv:178</a>: Compile interface &#34;work@load_store_queue_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:27</a>: Compile module &#34;work@load_store_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/local_memory/local_mem.sv.html#l-24" target="file-frame">third_party/cores/taiga/local_memory/local_mem.sv:24</a>: Compile module &#34;work@local_mem&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/local_memory/local_memory_interface.sv.html#l-24" target="file-frame">third_party/cores/taiga/local_memory/local_memory_interface.sv:24</a>: Compile interface &#34;work@local_memory_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-223" target="file-frame">third_party/cores/taiga/core/interfaces.sv:223</a>: Compile interface &#34;work@ls_sub_unit_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/lut_ram.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/lut_ram.sv:23</a>: Compile module &#34;work@lut_ram&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/mmu.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/mmu.sv:28</a>: Compile module &#34;work@mmu&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-137" target="file-frame">third_party/cores/taiga/core/interfaces.sv:137</a>: Compile interface &#34;work@mmu_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/msb.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/msb.sv:23</a>: Compile module &#34;work@msb&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/msb_naive.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/msb_naive.sv:25</a>: Compile module &#34;work@msb_naive&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv:27</a>: Compile module &#34;work@mstatus_priv_reg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/mul_unit.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/mul_unit.sv:27</a>: Compile module &#34;work@mul_unit&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/one_hot_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/one_hot_occupancy.sv:26</a>: Compile module &#34;work@one_hot_occupancy&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv:25</a>: Compile module &#34;work@one_hot_to_integer&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/placer_randomizer.sv.html#l-1" target="file-frame">third_party/cores/taiga/core/placer_randomizer.sv:1</a>: Compile module &#34;work@placer_randomizer&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/ras.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/ras.sv:27</a>: Compile module &#34;work@ras&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-83" target="file-frame">third_party/cores/taiga/core/interfaces.sv:83</a>: Compile interface &#34;work@ras_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/reg_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/reg_inuse.sv:26</a>: Compile module &#34;work@reg_inuse&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html#l-24" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv:24</a>: Compile module &#34;work@regfile_bank_sel&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/register_file.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/register_file.sv:23</a>: Compile module &#34;work@register_file&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:23</a>: Compile module &#34;work@register_file_and_writeback&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:28</a>: Compile module &#34;work@set_clr_reg_with_rst&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/shift_counter.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/shift_counter.sv:26</a>: Compile module &#34;work@shift_counter&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/tag_bank.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/tag_bank.sv:23</a>: Compile module &#34;work@tag_bank&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/taiga.sv:27</a>: Compile module &#34;work@taiga&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-28" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:28</a>: Compile module &#34;work@taiga_fifo&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html#l-27" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv:27</a>: Compile module &#34;work@taiga_wrapper&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-160" target="file-frame">third_party/cores/taiga/core/interfaces.sv:160</a>: Compile interface &#34;work@tlb_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/tlb_lut_ram.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/tlb_lut_ram.sv:26</a>: Compile module &#34;work@tlb_lut_ram&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/toggle_memory.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/toggle_memory.sv:23</a>: Compile module &#34;work@toggle_memory&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-54" target="file-frame">third_party/cores/taiga/core/interfaces.sv:54</a>: Compile interface &#34;work@unit_issue_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-66" target="file-frame">third_party/cores/taiga/core/interfaces.sv:66</a>: Compile interface &#34;work@unit_writeback_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-254" target="file-frame">third_party/cores/taiga/core/interfaces.sv:254</a>: Compile interface &#34;work@unsigned_division_interface&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/external_interfaces.sv.html#l-105" target="file-frame">third_party/cores/taiga/core/external_interfaces.sv:105</a>: Compile interface &#34;work@wishbone_interface&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/taiga/core/wishbone_master.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/wishbone_master.sv:27</a>: Compile module &#34;work@wishbone_master&#34;.

[INF:CP0304] <a href="../../../../third_party/cores/taiga/core/interfaces.sv.html#l-204" target="file-frame">third_party/cores/taiga/core/interfaces.sv:204</a>: Compile interface &#34;work@writeback_store_interface&#34;.

[ERR:EL0514] <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/taiga_types.sv:27</a>: Undefined variable: COMMIT_PORTS.

[ERR:EL0514] <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html#l-29" target="file-frame">third_party/cores/taiga/core/taiga_types.sv:29</a>: Undefined variable: NUM_WB_UNITS.

[ERR:EL0514] <a href="../../../../third_party/cores/taiga/core/taiga_types.sv.html#l-30" target="file-frame">third_party/cores/taiga/core/taiga_types.sv:30</a>: Undefined variable: COMMIT_PORTS.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-31" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:31</a>: Implicit port type (wire) for &#34;branch_metadata_if&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html#l-33" target="file-frame">third_party/cores/taiga/core/branch_unit.sv:33</a>: Implicit port type (wire) for &#34;br_results&#34;,
there are 2 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html#l-40" target="file-frame">third_party/cores/taiga/core/csr_regs.sv:40</a>: Implicit port type (wire) for &#34;csr_exception&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-35" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:35</a>: Implicit port type (wire) for &#34;issue&#34;,
there are 6 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/dtag_banks.sv.html#l-43" target="file-frame">third_party/cores/taiga/core/dtag_banks.sv:43</a>: Implicit port type (wire) for &#34;tag_hit&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/gc_unit.sv.html#l-61" target="file-frame">third_party/cores/taiga/core/gc_unit.sv:61</a>: Implicit port type (wire) for &#34;system_op_or_exception_id&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-36" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:36</a>: Implicit port type (wire) for &#34;pc_id&#34;,
there are 5 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/itag_banks.sv.html#l-38" target="file-frame">third_party/cores/taiga/core/itag_banks.sv:38</a>: Implicit port type (wire) for &#34;tag_hit&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/l1_arbiter.sv.html#l-35" target="file-frame">third_party/cores/taiga/core/l1_arbiter.sv:35</a>: Implicit port type (wire) for &#34;sc_complete&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-53" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:53</a>: Implicit port type (wire) for &#34;store_id&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/mmu.sv.html#l-35" target="file-frame">third_party/cores/taiga/core/mmu.sv:35</a>: Implicit port type (wire) for &#34;mmu_exception&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html#l-43" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv:43</a>: Implicit port type (wire) for &#34;mstatus&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-36" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:36</a>: Implicit port type (wire) for &#34;ids_retiring&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-38" target="file-frame">third_party/cores/taiga/core/taiga.sv:38</a>: Implicit port type (wire) for &#34;tr&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html#l-32" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv:32</a>: Implicit port type (wire) for &#34;DDR_addr&#34;,
there are 20 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-37" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:37</a>: Compile generate block &#34;work@l2_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-54" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:54</a>: Compile generate block &#34;work@l2_fifo.genblk1.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-50" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:50</a>: Compile generate block &#34;work@local_mem.inst_data_ram.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-229" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:229</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-229" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:229</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-263" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:263</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk2[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-263" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:263</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk2[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-275" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:275</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-283" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:283</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[0].genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-283" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:283</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[0].genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-275" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:275</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-283" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:283</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[1].genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-283" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:283</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk3[1].genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/instruction_metadata_and_id_management.sv.html#l-371" target="file-frame">third_party/cores/taiga/core/instruction_metadata_and_id_management.sv:371</a>: Compile generate block &#34;work@taiga_wrapper.cpu.id_block.genblk4&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html#l-41" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv:41</a>: Compile generate block &#34;work@taiga_wrapper.cpu.fetch_block.hit_way_conv.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-46" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:46</a>: Compile generate block &#34;work@taiga_wrapper.cpu.fetch_block.attributes_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/fetch.sv.html#l-166" target="file-frame">third_party/cores/taiga/core/fetch.sv:166</a>: Compile generate block &#34;work@taiga_wrapper.cpu.fetch_block.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/fetch.sv.html#l-178" target="file-frame">third_party/cores/taiga/core/fetch.sv:178</a>: Compile generate block &#34;work@taiga_wrapper.cpu.fetch_block.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_tag_banks&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-85" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:85</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_tag_banks.branch_tag_banks[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-85" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:85</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_tag_banks.branch_tag_banks[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-93" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:93</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_table_banks&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-94" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:94</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_table_banks.branch_table_banks[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-94" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:94</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_table_banks.branch_table_banks[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-102" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:102</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_hit_detection&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-103" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:103</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_hit_detection.branch_hit_detection[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-103" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:103</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.branch_hit_detection.branch_hit_detection[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_predictor.sv.html#l-110" target="file-frame">third_party/cores/taiga/core/branch_predictor.sv:110</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html#l-43" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv:43</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.genblk1.hit_way_conv.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/cycler.sv.html#l-39" target="file-frame">third_party/cores/taiga/core/cycler.sv:39</a>: Compile generate block &#34;work@taiga_wrapper.cpu.bp_block.replacement_policy.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-63" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:63</a>: Compile generate block &#34;work@taiga_wrapper.cpu.ras_block.read_index_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-87" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:87</a>: Compile generate block &#34;work@taiga_wrapper.cpu.ras_block.read_index_fifo.genblk1.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-209" target="file-frame">third_party/cores/taiga/core/taiga.sv:209</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-182" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:182</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-186" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:186</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[4]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-197" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:197</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk3[5]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-330" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:330</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk4&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-464" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:464</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk5&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-472" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:472</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk6&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-52" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:52</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk6.prev_div_result_valid_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[4]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-508" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:508</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk7[5]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-520" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:520</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk8&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/decode_and_issue.sv.html#l-549" target="file-frame">third_party/cores/taiga/core/decode_and_issue.sv:549</a>: Compile generate block &#34;work@taiga_wrapper.cpu.decode_and_issue_block.genblk9&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-74" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:74</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.wb_interfaces_to_arrays_g[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-74" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:74</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.wb_interfaces_to_arrays_g[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-74" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:74</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.wb_interfaces_to_arrays_g[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-74" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:74</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.wb_interfaces_to_arrays_g[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-82" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:82</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[0].genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[0].genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[0].genblk1[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[0].genblk1[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-82" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:82</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[1].genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[1].genblk1[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-84" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:84</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk1[1].genblk1[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-127" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:127</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk2[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-127" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:127</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk2[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html#l-65" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv:65</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.regfile_lvt.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/regfile_bank_sel.sv.html#l-65" target="file-frame">third_party/cores/taiga/core/regfile_bank_sel.sv:65</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.regfile_lvt.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/register_file_and_writeback.sv.html#l-174" target="file-frame">third_party/cores/taiga/core/register_file_and_writeback.sv:174</a>: Compile generate block &#34;work@taiga_wrapper.cpu.register_file_and_writeback_block.genblk3[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.branch_unit_block.branch_issued_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html#l-120" target="file-frame">third_party/cores/taiga/core/branch_unit.sv:120</a>: Compile generate block &#34;work@taiga_wrapper.cpu.branch_unit_block.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/branch_unit.sv.html#l-176" target="file-frame">third_party/cores/taiga/core/branch_unit.sv:176</a>: Compile generate block &#34;work@taiga_wrapper.cpu.branch_unit_block.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-132" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:132</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-63" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:63</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.lsq_block.oldest_id_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-87" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:87</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.lsq_block.oldest_id_fifo.genblk1.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.unit_switch_stall_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/one_hot_to_integer.sv.html#l-43" target="file-frame">third_party/cores/taiga/core/one_hot_to_integer.sv:43</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.sub_unit_select.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-46" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:46</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.attributes_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-252" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:252</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-263" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:263</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/load_store_unit.sv.html#l-270" target="file-frame">third_party/cores/taiga/core/load_store_unit.sv:270</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-52" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:52</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3.genblk1.axi_bus.ready_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3.genblk1.axi_bus.arvalid_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3.genblk1.axi_bus.awvalid_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.load_store_unit_block.genblk3.genblk1.axi_bus.wvalid_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-232" target="file-frame">third_party/cores/taiga/core/taiga.sv:232</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk3&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/csr_regs.sv.html#l-193" target="file-frame">third_party/cores/taiga/core/csr_regs.sv:193</a>: Compile generate block &#34;work@taiga_wrapper.cpu.gc_unit_block.csr_registers.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-52" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:52</a>: Compile generate block &#34;work@taiga_wrapper.cpu.gc_unit_block.processing_csr_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-239" target="file-frame">third_party/cores/taiga/core/taiga.sv:239</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk4&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-242" target="file-frame">third_party/cores/taiga/core/taiga.sv:242</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk5&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga_fifo.sv.html#l-46" target="file-frame">third_party/cores/taiga/core/taiga_fifo.sv:46</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk5.div_unit_block.div_input_fifo.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/set_clr_reg_with_rst.sv.html#l-45" target="file-frame">third_party/cores/taiga/core/set_clr_reg_with_rst.sv:45</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk5.div_unit_block.in_progress_m.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/taiga.sv.html#l-262" target="file-frame">third_party/cores/taiga/core/taiga.sv:262</a>: Compile generate block &#34;work@taiga_wrapper.cpu.genblk6&#34;.

[INF:CP0335] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-50" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:50</a>: Compile generate block &#34;work@taiga_wrapper.inst_data_ram.genblk1&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/one_hot_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/one_hot_occupancy.sv:26</a>: Top level module &#34;work@one_hot_occupancy&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/msb.sv.html#l-23" target="file-frame">third_party/cores/taiga/core/msb.sv:23</a>: Top level module &#34;work@msb&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/reg_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/reg_inuse.sv:26</a>: Top level module &#34;work@reg_inuse&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/placer_randomizer.sv.html#l-1" target="file-frame">third_party/cores/taiga/core/placer_randomizer.sv:1</a>: Top level module &#34;work@placer_randomizer&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/binary_occupancy.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/binary_occupancy.sv:26</a>: Top level module &#34;work@binary_occupancy&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/msb_naive.sv.html#l-25" target="file-frame">third_party/cores/taiga/core/msb_naive.sv:25</a>: Top level module &#34;work@msb_naive&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/mstatus_priv_reg.sv.html#l-27" target="file-frame">third_party/cores/taiga/core/mstatus_priv_reg.sv:27</a>: Top level module &#34;work@mstatus_priv_reg&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/div_unit_core_wrapper.sv.html#l-4" target="file-frame">third_party/cores/taiga/core/div_unit_core_wrapper.sv:4</a>: Top level module &#34;work@div_unit_core_wrapper&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/core/id_inuse.sv.html#l-26" target="file-frame">third_party/cores/taiga/core/id_inuse.sv:26</a>: Top level module &#34;work@id_inuse&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-23" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:23</a>: Top level module &#34;work@l2_fifo&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/local_memory/local_mem.sv.html#l-24" target="file-frame">third_party/cores/taiga/local_memory/local_mem.sv:24</a>: Top level module &#34;work@local_mem&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv.html#l-27" target="file-frame">third_party/cores/taiga/examples/zedboard/taiga_wrapper.sv:27</a>: Top level module &#34;work@taiga_wrapper&#34;.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-53" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:53</a>: Cannot find a module definition for &#34;work@local_mem.inst_data_ram.genblk1::intel_byte_enable_ram&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/taiga/core/byte_en_BRAM.sv.html#l-53" target="file-frame">third_party/cores/taiga/core/byte_en_BRAM.sv:53</a>: Cannot find a module definition for &#34;work@taiga_wrapper.inst_data_ram.genblk1::intel_byte_enable_ram&#34;.

[ERR:CP0317] <a href="../../../../third_party/cores/taiga/l2_arbiter/l2_fifo.sv.html#l-30" target="file-frame">third_party/cores/taiga/l2_arbiter/l2_fifo.sv:30</a>: Undefined type &#34;l2_fifo_interface.structure&#34;.

[NTE:EL0508] Nb Top level modules: 12.

[NTE:EL0509] Max instance depth: 7.

[NTE:EL0510] Nb instances: 90.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 96
[   NOTE] : 32
+ cat /tmpfs/tmp/tmpc3pgngcf/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_one_hot_occupancy
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpc3pgngcf/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpc3pgngcf/yosys-script&#39; --

1. Executing UHDM frontend.
ERROR: Encountered unhandled typespec: 640

</pre>
</body>