begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2015 Alexander Kabaev<kan@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Ingenic JZ4780 CGU driver.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<mips/ingenic/jz4780_clk.h>
end_include

begin_comment
comment|/**********************************************************************  *  JZ4780 PLL control register bit fields  **********************************************************************/
end_comment

begin_define
define|#
directive|define
name|CGU_PLL_M_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|CGU_PLL_M_WIDTH
value|13
end_define

begin_define
define|#
directive|define
name|CGU_PLL_N_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|CGU_PLL_N_WIDTH
value|6
end_define

begin_define
define|#
directive|define
name|CGU_PLL_OD_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|CGU_PLL_OD_WIDTH
value|4
end_define

begin_define
define|#
directive|define
name|CGU_PLL_LOCK_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|CGU_PLL_LOCK_WIDTH
value|1
end_define

begin_define
define|#
directive|define
name|CGU_PLL_ON_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|CGU_PLL_ON_WIDTH
value|1
end_define

begin_define
define|#
directive|define
name|CGU_PLL_MODE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|CGU_PLL_MODE_WIDTH
value|1
end_define

begin_define
define|#
directive|define
name|CGU_PLL_BP_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|CGU_PLL_BP_WIDTH
value|1
end_define

begin_define
define|#
directive|define
name|CGU_PLL_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|CGU_PLL_EN_WIDTH
value|1
end_define

begin_comment
comment|/* JZ4780 PLL clock */
end_comment

begin_function_decl
specifier|static
name|int
name|jz4780_clk_pll_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_pll_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_pll_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
function_decl|;
end_function_decl

begin_struct
struct|struct
name|jz4780_clk_pll_sc
block|{
name|struct
name|mtx
modifier|*
name|clk_mtx
decl_stmt|;
name|struct
name|resource
modifier|*
name|clk_res
decl_stmt|;
name|uint32_t
name|clk_reg
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * JZ4780 PLL clock methods  */
end_comment

begin_decl_stmt
specifier|static
name|clknode_method_t
name|jz4780_clk_pll_methods
index|[]
init|=
block|{
name|CLKNODEMETHOD
argument_list|(
name|clknode_init
argument_list|,
name|jz4780_clk_pll_init
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_recalc_freq
argument_list|,
name|jz4780_clk_pll_recalc_freq
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_freq
argument_list|,
name|jz4780_clk_pll_set_freq
argument_list|)
block|,
name|CLKNODEMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_1
argument_list|(
name|jz4780_clk_pll
argument_list|,
name|jz4780_clk_pll_class
argument_list|,
name|jz4780_clk_pll_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|jz4780_clk_pll_sc
argument_list|)
argument_list|,
name|clknode_class
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|int
name|jz4780_clk_pll_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|jz4780_clk_pll_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|)
expr_stmt|;
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|clknode_init_parent_idx
argument_list|(
name|clk
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_pll_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|struct
name|jz4780_clk_pll_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|od
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|)
expr_stmt|;
comment|/* Check for PLL enabled status */
if|if
condition|(
name|REG_GET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_EN
argument_list|)
operator|==
literal|0
condition|)
block|{
operator|*
name|freq
operator|=
literal|0
expr_stmt|;
return|return
literal|0
return|;
block|}
comment|/* Return parent frequency if PPL is being bypassed */
if|if
condition|(
name|REG_GET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_BP
argument_list|)
operator|!=
literal|0
condition|)
return|return
literal|0
return|;
name|m
operator|=
name|REG_GET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_M
argument_list|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
name|REG_GET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_N
argument_list|)
operator|+
literal|1
expr_stmt|;
name|od
operator|=
name|REG_GET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_OD
argument_list|)
operator|+
literal|1
expr_stmt|;
comment|/* Sanity check values */
if|if
condition|(
name|m
operator|==
literal|0
operator|||
name|n
operator|==
literal|0
operator|||
name|od
operator|==
literal|0
condition|)
block|{
operator|*
name|freq
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
operator|*
name|freq
operator|=
operator|(
operator|(
operator|*
name|freq
operator|/
name|n
operator|)
operator|*
name|m
operator|)
operator|/
name|od
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|MHZ
value|(1000 * 1000)
end_define

begin_define
define|#
directive|define
name|PLL_TIMEOUT
value|100
end_define

begin_function
specifier|static
name|int
name|jz4780_clk_pll_wait_lock
parameter_list|(
name|struct
name|jz4780_clk_pll_sc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|PLL_TIMEOUT
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|)
operator|&
name|REG_VAL
argument_list|(
name|CGU_PLL_LOCK
argument_list|,
literal|1
argument_list|)
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|ETIMEDOUT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_pll_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
block|{
name|struct
name|jz4780_clk_pll_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|od
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
comment|/* Should be able to figure all clocks with m& n only */
name|od
operator|=
literal|1
expr_stmt|;
name|m
operator|=
name|MIN
argument_list|(
call|(
name|uint32_t
call|)
argument_list|(
operator|*
name|fout
operator|/
name|MHZ
argument_list|)
argument_list|,
operator|(
literal|1u
operator|<<
name|CGU_PLL_M_WIDTH
operator|)
argument_list|)
expr_stmt|;
name|m
operator|=
name|MIN
argument_list|(
name|m
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|n
operator|=
name|MIN
argument_list|(
call|(
name|uint32_t
call|)
argument_list|(
name|fin
operator|/
name|MHZ
argument_list|)
argument_list|,
operator|(
literal|1u
operator|<<
name|CGU_PLL_N_WIDTH
operator|)
argument_list|)
expr_stmt|;
name|n
operator|=
name|MIN
argument_list|(
name|n
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|flags
operator|&
name|CLK_SET_DRYRUN
condition|)
block|{
if|if
condition|(
operator|(
operator|(
name|flags
operator|&
operator|(
name|CLK_SET_ROUND_UP
operator||
name|CLK_SET_ROUND_DOWN
operator|)
operator|)
operator|==
literal|0
operator|)
operator|&&
operator|(
operator|*
name|fout
operator|!=
operator|(
operator|(
operator|(
name|fin
operator|/
name|n
operator|)
operator|*
name|m
operator|)
operator|/
name|od
operator|)
operator|)
condition|)
return|return
operator|(
name|ERANGE
operator|)
return|;
operator|*
name|fout
operator|=
operator|(
operator|(
name|fin
operator|/
name|n
operator|)
operator|*
name|m
operator|)
operator|/
name|od
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|)
expr_stmt|;
comment|/* Set the calculated values */
name|reg
operator|=
name|REG_SET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_M
argument_list|,
name|m
operator|-
literal|1
argument_list|)
expr_stmt|;
name|reg
operator|=
name|REG_SET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_N
argument_list|,
name|n
operator|-
literal|1
argument_list|)
expr_stmt|;
name|reg
operator|=
name|REG_SET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_OD
argument_list|,
name|od
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* Enable the PLL */
name|reg
operator|=
name|REG_SET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_EN
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|reg
operator|=
name|REG_SET
argument_list|(
name|reg
argument_list|,
name|CGU_PLL_BP
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Initiate the change */
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Wait for PLL to lock */
name|rv
operator|=
name|jz4780_clk_pll_wait_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
operator|*
name|fout
operator|=
operator|(
operator|(
name|fin
operator|/
name|n
operator|)
operator|*
name|m
operator|)
operator|/
name|od
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|jz4780_clk_pll_register
parameter_list|(
name|struct
name|clkdom
modifier|*
name|clkdom
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
name|clkdef
parameter_list|,
name|struct
name|mtx
modifier|*
name|dev_mtx
parameter_list|,
name|struct
name|resource
modifier|*
name|mem_res
parameter_list|,
name|uint32_t
name|mem_reg
parameter_list|)
block|{
name|struct
name|clknode
modifier|*
name|clk
decl_stmt|;
name|struct
name|jz4780_clk_pll_sc
modifier|*
name|sc
decl_stmt|;
name|clk
operator|=
name|clknode_create
argument_list|(
name|clkdom
argument_list|,
operator|&
name|jz4780_clk_pll_class
argument_list|,
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|==
name|NULL
condition|)
return|return
operator|(
literal|1
operator|)
return|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|clk_mtx
operator|=
name|dev_mtx
expr_stmt|;
name|sc
operator|->
name|clk_res
operator|=
name|mem_res
expr_stmt|;
name|sc
operator|->
name|clk_reg
operator|=
name|mem_reg
expr_stmt|;
name|clknode_register
argument_list|(
name|clkdom
argument_list|,
name|clk
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

