;redcode
;assert 1
	SPL 0, 337
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, 0
	SUB 0, 12
	JMN -127, 100
	JMN @12, #-0
	JMP @12, #-0
	JMP @12, #-0
	SUB 0, 0
	SUB 0, 0
	CMP -207, <-130
	SUB #12, @200
	SUB #12, @-0
	SUB @121, 103
	SUB 0, 12
	SUB @121, 103
	SUB #518, @0
	SLT 0, 0
	SUB 0, 0
	SUB 0, 0
	SUB 9, -0
	SUB 912, @10
	SUB 62, @290
	SLT 0, 0
	SUB 62, @290
	SUB 62, @290
	SUB 0, 1
	SUB 0, 12
	SUB 912, @10
	JMP 92, #10
	SLT 121, 0
	ADD #270, 0
	ADD #270, 0
	SUB @124, 106
	JMP 92, #10
	SUB #12, 5
	SUB @121, 100
	ADD #0, 0
	ADD #0, 0
	SUB #12, 5
	JMZ 92, #10
	SUB 12, @10
	SUB #72, @300
	SLT #709, <-1
	MOV -1, <-20
	SLT #709, <-1
	DJN -801, @-20
	DJN -801, @-20
