########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := i2c_master
PROJECT := i2c_master
PROJECT_FILE := $(PROJECT).qpf
TOOL_PATH := C:\intelFPGA_pro\22.4\quartus\bin64
TCL_INTERPRETER := quartus_sh.exe -t
ifneq ($(strip $(TOOL_PATH)),)
TCL_INTERPRETER := $(TOOL_PATH)/$(TCL_INTERPRETER)
endif

SYN_FAMILY := Cyclone 10 GX
SYN_DEVICE := 10cx220YF780I5G
SYN_PACKAGE := F780
SYN_GRADE := E5G

TCL_CREATE := project_new $(PROJECT)
TCL_OPEN := project_open $(PROJECT)
ifneq ($(wildcard $(PROJECT_FILE)),)
TCL_CREATE := $(TCL_OPEN)
endif

#target for performing local synthesis
all: bitstream

SOURCES_VerilogFile := \
../src/i2c_master_bit.v \
../src/i2c_master_byte.v \
../src/i2c_master_defines.v \
../src/timescale.v \

SOURCES_SVFile := \
../src/si5340_config_loader.sv \
../src/i2c_ctrl_if.sv \
../src/cfg_pkg.svh \

SOURCES_SDCFile := \
si5340_config_loader.sdc

files.tcl:
		@echo set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:quartus_preflow.tcl" >> $@
		@$(foreach sourcefile, $(SOURCES_VerilogFile), echo set_global_assignment -name VERILOG_FILE $(sourcefile) -library work >> $@ &)
		@$(foreach sourcefile, $(SOURCES_SDCFile), echo set_global_assignment -name SDC_FILE $(sourcefile) >> $@ &)

SYN_PRE_PROJECT_CMD := 
SYN_POST_PROJECT_CMD := 

SYN_PRE_BITSTREAM_CMD := 
SYN_POST_BITSTREAM_CMD := 

project.tcl:
		echo load_package flow >> $@
		echo $(TCL_CREATE) >> $@
		echo remove_all_global_assignments -name *_FILE >> $@
		echo source files.tcl >> $@
		echo set_global_assignment -name FAMILY "$(SYN_FAMILY)" >> $@
		echo set_global_assignment -name DEVICE "$(SYN_DEVICE)" >> $@
		echo set_global_assignment -name TOP_LEVEL_ENTITY "$(TOP_MODULE)" >> $@

project: files.tcl project.tcl
		$(SYN_PRE_PROJECT_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PROJECT_CMD)
		type nul >> $@

bitstream.tcl:
		echo load_package flow >> $@
		echo $(TCL_OPEN) >> $@
		echo execute_flow -compile >> $@

bitstream: project bitstream.tcl
		$(SYN_PRE_BITSTREAM_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_BITSTREAM_CMD)
		type nul >> $@

CLEAN_TARGETS := $(LIBS) *.rpt *.smsg *.summary *.done *.jdi *.pin *.qws db incremental_db $(PROJECT).qsf *.qpf

clean:
		del /s /q /f $(CLEAN_TARGETS)
		@-rmdir /s /q $(CLEAN_TARGETS) >nul 2>&1
		del /s /q /f project synthesize translate map par bitstream
		del /s /q /f project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl
		rd /s /q DNI qdb

mrproper: clean
		del /s /q /f *.sof *.pof *.jam *.jbc *.ekp *.jic

.PHONY: mrproper clean all
