--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml black_jack.twx black_jack.ncd -o
black_jack.twr black_jack.pcf -ucf pines.ucf

Design file:              black_jack.ncd
Physical constraint file: black_jack.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b_pc        |    5.673(R)|   -1.185(R)|clk_BUFGP         |   0.000|
b_pl        |    4.659(R)|   -1.368(R)|clk_BUFGP         |   0.000|
start       |    2.264(R)|   -0.165(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carta_act<0>|    9.655(R)|clk_BUFGP         |   0.000|
carta_act<1>|    9.686(R)|clk_BUFGP         |   0.000|
carta_act<2>|   10.296(R)|clk_BUFGP         |   0.000|
carta_act<3>|    9.805(R)|clk_BUFGP         |   0.000|
carta_inc   |   10.416(R)|clk_BUFGP         |   0.000|
fichas<0>   |   10.077(R)|clk_BUFGP         |   0.000|
fichas<1>   |   10.626(R)|clk_BUFGP         |   0.000|
fichas<2>   |    9.935(R)|clk_BUFGP         |   0.000|
fichas<3>   |   10.719(R)|clk_BUFGP         |   0.000|
fichas<4>   |   10.839(R)|clk_BUFGP         |   0.000|
fichas<5>   |    9.807(R)|clk_BUFGP         |   0.000|
fichas<6>   |   10.424(R)|clk_BUFGP         |   0.000|
perder      |   10.692(R)|clk_BUFGP         |   0.000|
punt1<0>    |   17.455(R)|clk_BUFGP         |   0.000|
punt1<1>    |   17.430(R)|clk_BUFGP         |   0.000|
punt1<2>    |   15.955(R)|clk_BUFGP         |   0.000|
punt1<3>    |   17.088(R)|clk_BUFGP         |   0.000|
punt1<4>    |   15.686(R)|clk_BUFGP         |   0.000|
punt1<5>    |   17.157(R)|clk_BUFGP         |   0.000|
punt1<6>    |   16.382(R)|clk_BUFGP         |   0.000|
punt2<0>    |   16.985(R)|clk_BUFGP         |   0.000|
punt2<2>    |   16.849(R)|clk_BUFGP         |   0.000|
punt2<3>    |   16.767(R)|clk_BUFGP         |   0.000|
punt2<4>    |   13.179(R)|clk_BUFGP         |   0.000|
punt2<5>    |   14.241(R)|clk_BUFGP         |   0.000|
punt2<6>    |   13.502(R)|clk_BUFGP         |   0.000|
ready       |   12.728(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.499|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 16 19:55:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



