{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646446998113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646446998127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 21:23:17 2022 " "Processing started: Fri Mar 04 21:23:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646446998127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646446998127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scrolling_letter -c scrolling_letter " "Command: quartus_map --read_settings_files=on --write_settings_files=off scrolling_letter -c scrolling_letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646446998127 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646446998383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646446999001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646446999001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrolling_letter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scrolling_letter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scrolling_letter-main " "Found design unit 1: scrolling_letter-main" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646447007967 ""} { "Info" "ISGN_ENTITY_NAME" "1 scrolling_letter " "Found entity 1: scrolling_letter" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646447007967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646447007967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scrolling_letter " "Elaborating entity \"scrolling_letter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646447008009 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "letter scrolling_letter.vhd(17) " "VHDL Signal Declaration warning at scrolling_letter.vhd(17): used explicit default value for signal \"letter\" because signal was never assigned a value" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646447008010 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1k scrolling_letter.vhd(22) " "VHDL Process Statement warning at scrolling_letter.vhd(22): signal \"counter1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hz1k scrolling_letter.vhd(24) " "VHDL Process Statement warning at scrolling_letter.vhd(24): signal \"hz1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1k scrolling_letter.vhd(26) " "VHDL Process Statement warning at scrolling_letter.vhd(26): signal \"counter1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter5 scrolling_letter.vhd(29) " "VHDL Process Statement warning at scrolling_letter.vhd(29): signal \"counter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hz5 scrolling_letter.vhd(31) " "VHDL Process Statement warning at scrolling_letter.vhd(31): signal \"hz5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter5 scrolling_letter.vhd(33) " "VHDL Process Statement warning at scrolling_letter.vhd(33): signal \"counter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646447008011 "|scrolling_letter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hz1k scrolling_letter.vhd(21) " "VHDL Process Statement warning at scrolling_letter.vhd(21): inferring latch(es) for signal or variable \"hz1k\", which holds its previous value in one or more paths through the process" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646447008012 "|scrolling_letter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hz5 scrolling_letter.vhd(21) " "VHDL Process Statement warning at scrolling_letter.vhd(21): inferring latch(es) for signal or variable \"hz5\", which holds its previous value in one or more paths through the process" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646447008012 "|scrolling_letter"}
{ "Error" "EVRFX_VHDL_1078_UNCONVERTED" "scrolling_letter.vhd(61) " "VHDL error at scrolling_letter.vhd(61): expression is not constant" {  } { { "scrolling_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/scrolling_letter/scrolling_letter.vhd" 61 0 0 } }  } 0 10779 "VHDL error at %1!s!: expression is not constant" 0 0 "Analysis & Synthesis" 0 -1 1646447008012 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646447008013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646447008118 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 04 21:23:28 2022 " "Processing ended: Fri Mar 04 21:23:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646447008118 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646447008118 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646447008118 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646447008118 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646447008739 ""}
