$date
	Sun Nov 23 10:24:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ACT7_2by1_GL_tb $end
$var wire 1 ! Y $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ S $end
$scope module Instance0 $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ S $end
$var wire 1 % W1NOT $end
$var wire 1 & W2AND $end
$var wire 1 ' W3AND $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#1
1#
#2
1!
1'
0#
1"
#3
1#
#4
0!
0'
0%
0#
0"
1$
#5
1!
1&
1#
#6
0!
0&
0#
1"
#7
1!
1&
1#
#8
