Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 14 13:33:22 2023
| Host         : DANIELAVILA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           4           
PDRC-190   Warning   Suboptimally placed synchronized register chain                                                        8           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-18  Warning   Missing input or output delay                                                                          7           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  5           
TIMING-56  Warning   Missing logically or physically excluded clock groups constraint                                       3           
XDCV-2     Advisory  Incomplete constraint coverage due to missing replicated objects.                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.279    -4115.296                   2030                50436        0.028        0.000                      0                50436        0.264        0.000                       0                 19611  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                      ------------         ----------      --------------
adn2814_clk                                                                                                                {0.000 1.600}        3.200           312.500         
  ep_clk62p5                                                                                                               {0.000 8.000}        16.000          62.500          
    fclk0                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk0                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout0                                                                                                        {0.000 8.000}        16.000          62.500          
  ep_clkfbout                                                                                                              {0.000 1.600}        3.200           312.500         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                             {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                  {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                  {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                 {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                 {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                   {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                   {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                             {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                   {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                  {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                     {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                            {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                        {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                           {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                  {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                1.076        0.000                      0                   64        0.121        0.000                      0                   64        0.600        0.000                       0                    66  
  ep_clk62p5                                                                                                               7.669        0.000                      0                 1495        0.094        0.000                      0                 1495        5.000        0.000                       0                  1041  
    fclk0                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk0                                                                                                                 -2.279    -4115.295                   2030                37104        0.028        0.000                      0                37104        7.230        0.000                       0                 14187  
    mmcm1_clkfbout0                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  ep_clkfbout                                                                                                                                                                                                                                                          1.608        0.000                       0                     3  
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                         2.910        0.000                       0                     2  
  daqclk0                                                                                                                  0.613        0.000                      0                  960        0.104        0.000                      0                  960        2.258        0.000                       0                   422  
  daqclk1                                                                                                                  1.303        0.000                      0                  244        0.121        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                 7.145        0.000                      0                    7        0.215        0.000                      0                    7        3.388        0.000                       0                    12  
gbe_refclk                                                                                                                 5.454        0.000                      0                  107        0.134        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                               5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                        14.751        0.000                       0                     2  
  oeiclk                                                                                                                   0.050        0.000                      0                 8678        0.032        0.000                      0                 8678        3.230        0.000                       0                  2567  
  oeihclk                                                                                                                 12.248        0.000                      0                  146        0.142        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                        5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk1                                                                                                                 -2.279    -4115.294                   2030                37104        0.028        0.000                      0                37104        7.230        0.000                       0                 14187  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                       8.408        0.000                       0                     3  
  sclk100                                                                                                                  5.238        0.000                      0                  870        0.112        0.000                      0                  870        4.230        0.000                       0                   451  
  sclk200                                                                                                                  1.394        0.000                      0                  586        0.146        0.000                      0                  586        0.264        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
oeihclk       oeiclk              5.852        0.000                      0                   28        0.146        0.000                      0                   28  
oeiclk        oeihclk             4.428        0.000                      0                   24        0.165        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.837        0.000                      0                   31        0.547        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   1.958        0.000                      0                   76        0.528        0.000                      0                   76  
**async_default**  sclk200            sclk200                  3.294        0.000                      0                   16        0.384        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 endpoint_inst/ep_rec_d_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.747ns (36.238%)  route 1.314ns (63.762%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 7.183 - 3.200 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.506     4.275    endpoint_inst/adn2814_clk
    SLICE_X162Y75        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y75        FDRE (Prop_fdre_C_Q)         0.393     4.668 r  endpoint_inst/ep_rec_d_reg/Q
                         net (fo=2, routed)           1.314     5.982    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxd
    SLICE_X153Y86        LUT6 (Prop_lut6_I5_O)        0.097     6.079 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4/O
                         net (fo=1, routed)           0.000     6.079    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4_n_0
    SLICE_X153Y86        MUXF7 (Prop_muxf7_I0_O)      0.181     6.260 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     6.260    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2_n_0
    SLICE_X153Y86        MUXF8 (Prop_muxf8_I0_O)      0.076     6.336 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.336    endpoint_inst/pdts_endpoint_inst/ep/rxphy/s[15]_0
    SLICE_X153Y86        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.357     7.183    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X153Y86        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                         clock pessimism              0.207     7.391    
                         clock uncertainty           -0.035     7.355    
    SLICE_X153Y86        FDRE (Setup_fdre_C_D)        0.057     7.412    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.528ns (39.823%)  route 0.798ns (60.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.987 - 3.200 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.263     4.031    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.313     4.344 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.319     4.663    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X76Y106        LUT1 (Prop_lut1_I0_O)        0.215     4.878 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.479     5.357    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X76Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.160     6.987    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X76Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
                         clock pessimism              0.219     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X76Y106        FDRE (Setup_fdre_C_R)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.528ns (39.823%)  route 0.798ns (60.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.987 - 3.200 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.263     4.031    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.313     4.344 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.319     4.663    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X76Y106        LUT1 (Prop_lut1_I0_O)        0.215     4.878 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.479     5.357    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X76Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.160     6.987    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X76Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/C
                         clock pessimism              0.219     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X76Y106        FDRE (Setup_fdre_C_R)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.528ns (39.823%)  route 0.798ns (60.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.987 - 3.200 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.263     4.031    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.313     4.344 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.319     4.663    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X76Y106        LUT1 (Prop_lut1_I0_O)        0.215     4.878 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.479     5.357    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X76Y106        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.160     6.987    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X76Y106        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                         clock pessimism              0.219     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X76Y106        FDSE (Setup_fdse_C_S)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.341ns (21.998%)  route 1.209ns (78.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 7.128 - 3.200 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.463     4.232    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X153Y86        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y86        FDRE (Prop_fdre_C_Q)         0.341     4.573 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/Q
                         net (fo=2, routed)           1.209     5.782    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[9]
    SLICE_X115Y89        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.302     7.128    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X115Y89        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/C
                         clock pessimism              0.207     7.336    
                         clock uncertainty           -0.035     7.300    
    SLICE_X115Y89        FDRE (Setup_fdre_C_D)       -0.039     7.261    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.528ns (31.000%)  route 1.175ns (69.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.091 - 3.200 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.254     4.022    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.313     4.335 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[0]/Q
                         net (fo=1, routed)           1.175     5.510    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[0]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.215     5.725 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[0]_i_1/O
                         net (fo=1, routed)           0.000     5.725    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[0]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.265     7.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[0]/C
                         clock pessimism              0.147     7.238    
                         clock uncertainty           -0.035     7.203    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.033     7.236    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[0]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.313ns (28.410%)  route 0.789ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.091 - 3.200 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.373     4.142    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.313     4.455 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/Q
                         net (fo=5, routed)           0.789     5.243    endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta
    SLICE_X80Y99         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.265     7.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
                         clock pessimism              0.228     7.320    
                         clock uncertainty           -0.035     7.284    
    SLICE_X80Y99         FDSE (Setup_fdse_C_S)       -0.491     6.793    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.313ns (28.410%)  route 0.789ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.091 - 3.200 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.373     4.142    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.313     4.455 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/Q
                         net (fo=5, routed)           0.789     5.243    endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.265     7.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[1]/C
                         clock pessimism              0.228     7.320    
                         clock uncertainty           -0.035     7.284    
    SLICE_X80Y99         FDRE (Setup_fdre_C_R)       -0.491     6.793    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[1]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.313ns (28.410%)  route 0.789ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.091 - 3.200 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.373     4.142    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.313     4.455 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/Q
                         net (fo=5, routed)           0.789     5.243    endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.265     7.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[2]/C
                         clock pessimism              0.228     7.320    
                         clock uncertainty           -0.035     7.284    
    SLICE_X80Y99         FDRE (Setup_fdre_C_R)       -0.491     6.793    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[2]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.313ns (28.410%)  route 0.789ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.091 - 3.200 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.373     4.142    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.313     4.455 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/Q
                         net (fo=5, routed)           0.789     5.243    endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.265     7.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/C
                         clock pessimism              0.228     7.320    
                         clock uncertainty           -0.035     7.284    
    SLICE_X80Y99         FDRE (Setup_fdre_C_R)       -0.491     6.793    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  1.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.573     1.849    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141     1.990 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.045    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.844     2.224    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X77Y103        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                         clock pessimism             -0.375     1.849    
    SLICE_X77Y103        FDRE (Hold_fdre_C_D)         0.075     1.924    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.662%)  route 0.250ns (57.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.633     1.910    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/Q
                         net (fo=1, routed)           0.250     2.301    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[8]
    SLICE_X81Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.346 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[7]_i_1/O
                         net (fo=1, routed)           0.000     2.346    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[7]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.838     2.218    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/C
                         clock pessimism             -0.109     2.109    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.092     2.201    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.209%)  route 0.397ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.573     1.849    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X76Y106        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDSE (Prop_fdse_C_Q)         0.164     2.013 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/Q
                         net (fo=2, routed)           0.397     2.411    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/Q[0]
    SLICE_X77Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.915     2.295    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/CLK
    SLICE_X77Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/C
                         clock pessimism             -0.109     2.186    
    SLICE_X77Y99         FDRE (Hold_fdre_C_D)         0.070     2.256    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.407%)  route 0.112ns (37.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.566     1.842    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X82Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     1.983 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/Q
                         net (fo=1, routed)           0.112     2.095    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[6]
    SLICE_X81Y100        LUT4 (Prop_lut4_I0_O)        0.045     2.140 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1/O
                         net (fo=1, routed)           0.000     2.140    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.838     2.218    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/C
                         clock pessimism             -0.338     1.880    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.092     1.972    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.453%)  route 0.128ns (47.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.683     1.960    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X153Y85        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.141     2.101 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/Q
                         net (fo=2, routed)           0.128     2.229    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5]
    SLICE_X154Y86        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.958     2.338    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X154Y86        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/C
                         clock pessimism             -0.341     1.997    
    SLICE_X154Y86        FDRE (Hold_fdre_C_D)         0.059     2.056    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.164ns (65.554%)  route 0.086ns (34.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.633     1.910    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDSE (Prop_fdse_C_Q)         0.164     2.074 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/Q
                         net (fo=11, routed)          0.086     2.160    endpoint_inst/pdts_endpoint_inst/ep/txphy/t[0]
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.908     2.288    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
                         clock pessimism             -0.378     1.910    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.060     1.970    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.566     1.842    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X82Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.128     1.970 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/Q
                         net (fo=1, routed)           0.056     2.026    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[3]
    SLICE_X82Y101        LUT4 (Prop_lut4_I0_O)        0.099     2.125 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[3]_i_1/O
                         net (fo=1, routed)           0.000     2.125    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[3]_i_1_n_0
    SLICE_X82Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.836     2.216    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X82Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/C
                         clock pessimism             -0.374     1.842    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.091     1.933    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.292%)  route 0.449ns (70.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.566     1.842    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X82Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     1.983 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/Q
                         net (fo=1, routed)           0.449     2.432    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[3]
    SLICE_X81Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.477 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[2]_i_1/O
                         net (fo=1, routed)           0.000     2.477    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[2]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.908     2.288    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[2]/C
                         clock pessimism             -0.109     2.179    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.092     2.271    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.367%)  route 0.114ns (44.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.646     1.923    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X97Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     2.064 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/Q
                         net (fo=2, routed)           0.114     2.177    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[3]
    SLICE_X97Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.921     2.301    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X97Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
                         clock pessimism             -0.378     1.923    
    SLICE_X97Y91         FDRE (Hold_fdre_C_D)         0.047     1.970    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.425%)  route 0.082ns (26.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.567     1.843    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.128     1.971 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/Q
                         net (fo=1, routed)           0.082     2.053    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[5]
    SLICE_X81Y100        LUT4 (Prop_lut4_I0_O)        0.098     2.151 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[5]_i_1/O
                         net (fo=1, routed)           0.000     2.151    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[5]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.838     2.218    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/C
                         clock pessimism             -0.375     1.843    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.091     1.934    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { adn2814_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         3.200       1.608      BUFGCTRL_X0Y5    endpoint_inst/cdr_clk_bufg_inst/I
Min Period        n/a     IDDR/C             n/a            1.263         3.200       1.937      ILOGIC_X1Y72     endpoint_inst/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X162Y75    endpoint_inst/ep_rec_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y75    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y75    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y75    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y75    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X97Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        7.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.664ns (20.911%)  route 6.294ns (79.089%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.825     9.992    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.239    10.231 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.475    10.706    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X82Y99         LUT5 (Prop_lut5_I3_O)        0.114    10.820 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.507    11.327    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X82Y99         LUT4 (Prop_lut4_I0_O)        0.245    11.572 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[7]_i_1/O
                         net (fo=1, routed)           0.435    12.007    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[7]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)       -0.186    19.675    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.659ns (21.837%)  route 5.938ns (78.163%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.825     9.992    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.239    10.231 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.475    10.706    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X82Y99         LUT5 (Prop_lut5_I3_O)        0.114    10.820 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.587    11.406    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X82Y100        LUT6 (Prop_lut6_I5_O)        0.240    11.646 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.646    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[6]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.032    19.893    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.893    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.424ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.649ns (22.101%)  route 5.812ns (77.899%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 19.782 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.627    11.413    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X80Y100        LUT2 (Prop_lut2_I0_O)        0.097    11.510 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.510    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[0]
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.153    19.782    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/C
                         clock pessimism              0.149    19.931    
                         clock uncertainty           -0.065    19.865    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.069    19.934    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  8.424    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 1.652ns (22.132%)  route 5.812ns (77.868%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 19.782 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.627    11.413    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X80Y100        LUT2 (Prop_lut2_I0_O)        0.100    11.513 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.513    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[5]
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.153    19.782    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/C
                         clock pessimism              0.149    19.931    
                         clock uncertainty           -0.065    19.865    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.098    19.963    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.963    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.649ns (22.469%)  route 5.690ns (77.531%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.504    11.291    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y100        LUT5 (Prop_lut5_I0_O)        0.097    11.388 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.388    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[1]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.030    19.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]
  -------------------------------------------------------------------
                         required time                         19.891    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.659ns (22.618%)  route 5.676ns (77.382%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.825     9.992    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.239    10.231 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.475    10.706    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X82Y99         LUT5 (Prop_lut5_I3_O)        0.114    10.820 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.324    11.144    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X82Y100        LUT6 (Prop_lut6_I5_O)        0.240    11.384 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.384    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[9]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.032    19.893    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.893    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.659ns (22.632%)  route 5.671ns (77.368%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.825     9.992    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.239    10.231 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.475    10.706    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X82Y99         LUT5 (Prop_lut5_I3_O)        0.114    10.820 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.320    11.140    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X82Y100        LUT2 (Prop_lut2_I0_O)        0.240    11.380 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.380    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[8]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.033    19.894    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.894    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.649ns (22.469%)  route 5.690ns (77.531%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.504    11.291    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y100        LUT5 (Prop_lut5_I0_O)        0.097    11.388 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.388    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[3]
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.064    19.925    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.649ns (22.744%)  route 5.601ns (77.256%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 19.778 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.416    11.202    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.097    11.299 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.299    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[4]
    SLICE_X83Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.149    19.778    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X83Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/C
                         clock pessimism              0.149    19.927    
                         clock uncertainty           -0.065    19.861    
    SLICE_X83Y101        FDRE (Setup_fdre_C_D)        0.030    19.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.891    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.649ns (23.024%)  route 5.513ns (76.976%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 19.782 - 16.000 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.278     4.049    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X94Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.361     4.410 f  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]/Q
                         net (fo=9, routed)           0.871     5.281    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr_reg[2]
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.202     5.483 r  endpoint_inst/pdts_endpoint_inst/ep/rx/FSM_onehot_state[3]_i_6/O
                         net (fo=2, routed)           0.477     5.960    endpoint_inst/pdts_endpoint_inst/ep/rx/state34_in
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.097     6.057 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.388     6.445    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X92Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.542 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.814     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.940     8.393    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     8.490 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.562     9.052    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.115     9.167 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.542     9.709    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X83Y100        LUT3 (Prop_lut3_I0_O)        0.247     9.956 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.592    10.548    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.239    10.787 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.328    11.114    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.097    11.211 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.211    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[2]
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.153    19.782    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/C
                         clock pessimism              0.149    19.931    
                         clock uncertainty           -0.065    19.865    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.072    19.937    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.937    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  8.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.655%)  route 0.215ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.649     1.928    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X97Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.141     2.069 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[3]/Q
                         net (fo=16, routed)          0.215     2.283    endpoint_inst/pdts_endpoint_inst/ep/rx/q[3]
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.853     2.235    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[3]/C
                         clock pessimism             -0.109     2.126    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.063     2.189    endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[17][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[18][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.643     1.922    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X91Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[17][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.141     2.063 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[17][8]/Q
                         net (fo=2, routed)           0.066     2.129    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[17][8]
    SLICE_X90Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[18][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.918     2.300    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X90Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[18][8]/C
                         clock pessimism             -0.365     1.935    
    SLICE_X90Y90         FDRE (Hold_fdre_C_D)         0.075     2.010    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[18][8]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.583     1.861    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X97Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.057    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[0]
    SLICE_X97Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.854     2.236    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X97Y106        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/C
                         clock pessimism             -0.375     1.861    
    SLICE_X97Y106        FDRE (Hold_fdre_C_D)         0.075     1.936    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.577     1.855    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X89Y102        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/Q
                         net (fo=1, routed)           0.055     2.051    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[2]
    SLICE_X89Y102        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.847     2.229    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X89Y102        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/C
                         clock pessimism             -0.374     1.855    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.075     1.930    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.648     1.927    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X93Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDRE (Prop_fdre_C_Q)         0.141     2.068 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/Q
                         net (fo=1, routed)           0.055     2.123    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[1]
    SLICE_X93Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.922     2.304    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X93Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/C
                         clock pessimism             -0.377     1.927    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.075     2.002    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.280%)  route 0.259ns (64.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.649     1.928    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X97Y95         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDRE (Prop_fdre_C_Q)         0.141     2.069 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[0]/Q
                         net (fo=13, routed)          0.259     2.327    endpoint_inst/pdts_endpoint_inst/ep/rx/q[0]
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.853     2.235    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[0]/C
                         clock pessimism             -0.109     2.126    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.059     2.185    endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.525%)  route 0.231ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.649     1.928    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X96Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.164     2.092 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[1]/Q
                         net (fo=14, routed)          0.231     2.323    endpoint_inst/pdts_endpoint_inst/ep/rx/q[1]
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.853     2.235    endpoint_inst/pdts_endpoint_inst/ep/rx/clk
    SLICE_X92Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[1]/C
                         clock pessimism             -0.109     2.126    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.052     2.178    endpoint_inst/pdts_endpoint_inst/ep/rx/ts_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.089%)  route 0.095ns (33.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.582     1.860    endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/clk
    SLICE_X95Y103        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDSE (Prop_fdse_C_Q)         0.141     2.001 r  endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[9]/Q
                         net (fo=6, routed)           0.095     2.097    endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg_n_0_[9]
    SLICE_X94Y103        LUT6 (Prop_lut6_I4_O)        0.045     2.142 r  endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.142    endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_c[0]
    SLICE_X94Y103        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.852     2.234    endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/clk
    SLICE_X94Y103        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[0]/C
                         clock pessimism             -0.361     1.873    
    SLICE_X94Y103        FDSE (Hold_fdse_C_D)         0.121     1.994    endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[57][1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.691%)  route 0.122ns (46.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.657     1.936    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X107Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[57][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[57][1]/Q
                         net (fo=2, routed)           0.122     2.198    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[57][1]
    SLICE_X108Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.934     2.316    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X108Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][1]/C
                         clock pessimism             -0.341     1.975    
    SLICE_X108Y95        FDRE (Hold_fdre_C_D)         0.076     2.051    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.104%)  route 0.245ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.650     1.929    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X96Y98         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164     2.093 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[15][10]/Q
                         net (fo=2, routed)           0.245     2.338    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[15][10]
    SLICE_X96Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.855     2.237    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X96Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[16][10]/C
                         clock pessimism             -0.109     2.128    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.060     2.188    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[16][10]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X92Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X94Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X86Y97     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X89Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X89Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X94Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X94Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X92Y99     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X94Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X94Y98     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :         2030  Failing Endpoints,  Worst Slack       -2.279ns,  Total Violation    -4115.295ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 20.068 - 16.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685     4.460    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.240 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.242    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.497 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.499    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.754 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.756    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.011 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.013    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.268 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.270    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.525 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.527    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.782 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.784    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.039 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.041    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.296 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.298    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.553 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.555    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.810 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.812    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.067 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.123    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    21.378 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    21.380    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    20.068    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.223    
                         clock uncertainty           -0.097    20.126    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    19.101    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/ch3_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/DI[16]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.274ns (39.966%)  route 0.412ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.262     3.892    core_inst/sender2_inst/mclk
    SLICE_X77Y72         FDRE                                         r  core_inst/sender2_inst/ch3_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.274     4.166 r  core_inst/sender2_inst/ch3_0_reg_reg[6]/Q
                         net (fo=1, routed)           0.412     4.578    core_inst/sender2_inst/temp[1]_36[16]
    RAMB18_X4Y26         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.409     4.184    core_inst/sender2_inst/mclk
    RAMB18_X4Y26         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.226     3.957    
    RAMB18_X4Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[16])
                                                      0.593     4.550    core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.314ns (45.122%)  route 0.382ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.259     3.889    gen_spy_afe[0].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y75         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y75         FDRE (Prop_fdre_C_Q)         0.314     4.203 r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/Q
                         net (fo=1, routed)           0.382     4.585    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/Q[1]
    RAMB18_X4Y32         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.409     4.184    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X4Y32         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.226     3.957    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593     4.550    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.585    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.044%)  route 0.421ns (71.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.629     1.910    gen_spy_afe[1].gen_spy_bit[0].spy_inst/mclk
    SLICE_X76Y77         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164     2.074 r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/Q
                         net (fo=1, routed)           0.421     2.495    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/Q[3]
    RAMB18_X4Y41         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880     2.264    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X4Y41         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.155    
    RAMB18_X4Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.451    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.903%)  route 0.153ns (52.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.574     1.854    gen_spy_afe[2].gen_spy_bit[8].spy_inst/mclk
    SLICE_X63Y131        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.153     2.149    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[7]
    RAMB18_X3Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.881     2.265    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X3Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.359     1.906    
    RAMB18_X3Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.089    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[24]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.314ns (44.492%)  route 0.392ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.477     4.108    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.314     4.422 r  core_inst/sender0_inst/ch0_1_reg_reg[0]/Q
                         net (fo=1, routed)           0.392     4.814    core_inst/sender0_inst/temp[1]_8[24]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.616     4.391    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.231     4.160    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[24])
                                                      0.593     4.753    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -4.753    
                         arrival time                           4.814    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.577     1.857    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/mclk
    SLICE_X96Y115        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDRE (Prop_fdre_C_Q)         0.164     2.021 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/Q
                         net (fo=1, routed)           0.115     2.136    gen_spy_afe[4].gen_spy_bit[2].spy_inst/dia[13]
    SLICE_X94Y115        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.844     2.228    gen_spy_afe[4].gen_spy_bit[2].spy_inst/mclk
    SLICE_X94Y115        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/CLK
                         clock pessimism             -0.338     1.890    
    SLICE_X94Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.073    gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[25]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.365%)  route 0.242ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753     2.033    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164     2.197 r  core_inst/sender0_inst/ch0_1_reg_reg[1]/Q
                         net (fo=1, routed)           0.242     2.440    core_inst/sender0_inst/temp[1]_8[25]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061     2.445    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.367     2.077    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[25])
                                                      0.296     2.373    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[26]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753     2.033    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164     2.197 r  core_inst/sender0_inst/ch0_1_reg_reg[2]/Q
                         net (fo=1, routed)           0.243     2.441    core_inst/sender0_inst/temp[1]_8[26]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061     2.445    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.367     2.077    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[26])
                                                      0.296     2.373    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[27]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753     2.033    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164     2.197 r  core_inst/sender0_inst/ch0_1_reg_reg[3]/Q
                         net (fo=1, routed)           0.243     2.441    core_inst/sender0_inst/temp[1]_8[27]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061     2.445    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.367     2.077    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[27])
                                                      0.296     2.373    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.314ns (43.644%)  route 0.405ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.254     3.885    gen_spy_afe[1].gen_spy_bit[7].spy_inst/mclk
    SLICE_X22Y110        FDRE                                         r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.314     4.199 r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/Q
                         net (fo=1, routed)           0.405     4.604    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/Q[0]
    RAMB18_X1Y46         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.381     4.156    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X1Y46         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.219     3.938    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.593     4.531    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -4.531    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y17      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X7Y7       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X3Y22      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X4Y20      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y32      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y55      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y0       fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y55      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         3.200       1.608      BUFGCTRL_X0Y22   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufgfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.200       210.160    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y21      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 1.683ns (22.129%)  route 5.923ns (77.871%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 13.316 - 8.318 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.253     5.328    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X79Y139        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.341     5.669 r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         1.855     7.524    core_inst/sender3_inst/crc_inst/Q[1]
    SLICE_X78Y88         LUT6 (Prop_lut6_I3_O)        0.097     7.621 r  core_inst/sender3_inst/crc_inst/dout_reg[19]_i_6__2/O
                         net (fo=1, routed)           1.503     9.124    core_inst/sender3_inst/crc_inst/dout_reg[19]_i_6__2_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I4_O)        0.097     9.221 r  core_inst/sender3_inst/crc_inst/dout_reg[19]_i_2__2/O
                         net (fo=1, routed)           0.000     9.221    core_inst/sender3_inst/crc_inst/dout_reg[19]_i_2__2_n_0
    SLICE_X78Y151        MUXF7 (Prop_muxf7_I0_O)      0.163     9.384 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[19]_i_1__2/O
                         net (fo=2, routed)           0.844    10.228    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_17
    SLICE_X73Y149        LUT3 (Prop_lut3_I2_O)        0.243    10.471 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8__2/O
                         net (fo=5, routed)           0.624    11.095    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8__2_n_0
    SLICE_X71Y149        LUT2 (Prop_lut2_I0_O)        0.250    11.345 r  core_inst/sender3_inst/crc_inst/lfsr_c[1]_i_4__2/O
                         net (fo=5, routed)           0.633    11.978    core_inst/sender3_inst/crc_inst/lfsr_c[1]_i_4__2_n_0
    SLICE_X71Y151        LUT4 (Prop_lut4_I0_O)        0.245    12.223 r  core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_4__2/O
                         net (fo=1, routed)           0.464    12.687    core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_4__2_n_0
    SLICE_X70Y151        LUT5 (Prop_lut5_I3_O)        0.247    12.934 r  core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_1__2/O
                         net (fo=1, routed)           0.000    12.934    core_inst/sender3_inst/crc_inst/lfsr_c058_out
    SLICE_X70Y151        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.146    13.315    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X70Y151        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[14]/C
                         clock pessimism              0.223    13.539    
                         clock uncertainty           -0.062    13.477    
    SLICE_X70Y151        FDSE (Setup_fdse_C_D)        0.069    13.546    core_inst/sender3_inst/crc_inst/lfsr_c_reg[14]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 1.394ns (18.691%)  route 6.064ns (81.309%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 13.473 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[14])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[14]
                         net (fo=1, routed)           3.311     9.584    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[14]
    SLICE_X141Y36        LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  core_inst/sender0_inst/crc_inst/dout_reg[14]_i_5/O
                         net (fo=1, routed)           1.005    10.686    core_inst/sender0_inst/crc_inst/dout_reg[14]_i_5_n_0
    SLICE_X120Y53        LUT5 (Prop_lut5_I2_O)        0.097    10.783 r  core_inst/sender0_inst/crc_inst/dout_reg[14]_i_2/O
                         net (fo=1, routed)           0.000    10.783    core_inst/sender0_inst/crc_inst/dout_reg[14]_i_2_n_0
    SLICE_X120Y53        MUXF7 (Prop_muxf7_I0_O)      0.156    10.939 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[14]_i_1/O
                         net (fo=2, routed)           0.567    11.506    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_12
    SLICE_X110Y54        LUT3 (Prop_lut3_I2_O)        0.215    11.721 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_2/O
                         net (fo=5, routed)           0.858    12.579    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_2_n_0
    SLICE_X107Y52        LUT5 (Prop_lut5_I3_O)        0.097    12.676 r  core_inst/sender0_inst/crc_inst/lfsr_c[4]_i_2/O
                         net (fo=1, routed)           0.323    12.999    core_inst/sender0_inst/crc_inst/lfsr_c[4]_i_2_n_0
    SLICE_X108Y52        LUT5 (Prop_lut5_I2_O)        0.097    13.096 r  core_inst/sender0_inst/crc_inst/lfsr_c[4]_i_1/O
                         net (fo=1, routed)           0.000    13.096    core_inst/sender0_inst/crc_inst/lfsr_c041_out
    SLICE_X108Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.304    13.473    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X108Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.235    13.708    
                         clock uncertainty           -0.062    13.646    
    SLICE_X108Y52        FDSE (Setup_fdse_C_D)        0.072    13.718    core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.491ns (20.013%)  route 5.959ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 13.473 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[25])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[25]
                         net (fo=1, routed)           3.079     9.351    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[25]
    SLICE_X139Y35        LUT6 (Prop_lut6_I1_O)        0.097     9.448 r  core_inst/sender0_inst/crc_inst/dout_reg[25]_i_5/O
                         net (fo=1, routed)           0.793    10.241    core_inst/sender0_inst/crc_inst/dout_reg[25]_i_5_n_0
    SLICE_X124Y52        LUT5 (Prop_lut5_I2_O)        0.097    10.338 r  core_inst/sender0_inst/crc_inst/dout_reg[25]_i_2/O
                         net (fo=1, routed)           0.000    10.338    core_inst/sender0_inst/crc_inst/dout_reg[25]_i_2_n_0
    SLICE_X124Y52        MUXF7 (Prop_muxf7_I0_O)      0.156    10.494 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[25]_i_1/O
                         net (fo=2, routed)           0.539    11.034    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_23
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.215    11.249 r  core_inst/sender0_inst/crc_inst/lfsr_c[13]_i_5/O
                         net (fo=3, routed)           0.433    11.682    core_inst/sender0_inst/crc_inst/lfsr_c[13]_i_5_n_0
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.097    11.779 r  core_inst/sender0_inst/crc_inst/lfsr_c[10]_i_3/O
                         net (fo=7, routed)           0.771    12.550    core_inst/sender0_inst/crc_inst/lfsr_c[10]_i_3_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I0_O)        0.097    12.647 r  core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_5/O
                         net (fo=1, routed)           0.343    12.991    core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_5_n_0
    SLICE_X108Y52        LUT4 (Prop_lut4_I3_O)        0.097    13.088 r  core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_1/O
                         net (fo=1, routed)           0.000    13.088    core_inst/sender0_inst/crc_inst/lfsr_c064_out
    SLICE_X108Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.304    13.473    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X108Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[17]/C
                         clock pessimism              0.235    13.708    
                         clock uncertainty           -0.062    13.646    
    SLICE_X108Y52        FDSE (Setup_fdse_C_D)        0.069    13.715    core_inst/sender0_inst/crc_inst/lfsr_c_reg[17]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 1.704ns (22.465%)  route 5.881ns (77.535%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 13.316 - 8.318 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.253     5.328    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X79Y139        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.341     5.669 r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         1.924     7.593    core_inst/sender3_inst/crc_inst/Q[1]
    SLICE_X97Y165        LUT5 (Prop_lut5_I1_O)        0.097     7.690 r  core_inst/sender3_inst/crc_inst/dout_reg[22]_i_4__2/O
                         net (fo=1, routed)           1.220     8.910    core_inst/sender3_inst/crc_inst/dout_reg[22]_i_4__2_n_0
    SLICE_X79Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.007 r  core_inst/sender3_inst/crc_inst/dout_reg[22]_i_2__2/O
                         net (fo=1, routed)           0.000     9.007    core_inst/sender3_inst/crc_inst/dout_reg[22]_i_2__2_n_0
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I0_O)      0.181     9.188 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[22]_i_1__2/O
                         net (fo=2, routed)           0.680     9.868    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_20
    SLICE_X73Y151        LUT3 (Prop_lut3_I0_O)        0.240    10.108 r  core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_12__2/O
                         net (fo=4, routed)           0.731    10.839    core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_12__2_n_0
    SLICE_X71Y150        LUT2 (Prop_lut2_I1_O)        0.243    11.082 r  core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_3__2/O
                         net (fo=6, routed)           0.853    11.936    core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_3__2_n_0
    SLICE_X72Y149        LUT2 (Prop_lut2_I1_O)        0.252    12.188 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_6__2/O
                         net (fo=5, routed)           0.472    12.660    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_6__2_n_0
    SLICE_X72Y151        LUT5 (Prop_lut5_I3_O)        0.253    12.913 r  core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_1__2/O
                         net (fo=1, routed)           0.000    12.913    core_inst/sender3_inst/crc_inst/lfsr_c053_out
    SLICE_X72Y151        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.146    13.315    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X72Y151        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[11]/C
                         clock pessimism              0.223    13.539    
                         clock uncertainty           -0.062    13.477    
    SLICE_X72Y151        FDSE (Setup_fdse_C_D)        0.069    13.546    core_inst/sender3_inst/crc_inst/lfsr_c_reg[11]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.394ns (18.827%)  route 6.010ns (81.173%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 13.473 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[10])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[10]
                         net (fo=1, routed)           3.121     9.394    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[10]
    SLICE_X140Y34        LUT6 (Prop_lut6_I1_O)        0.097     9.491 r  core_inst/sender0_inst/crc_inst/dout_reg[10]_i_5/O
                         net (fo=1, routed)           1.001    10.492    core_inst/sender0_inst/crc_inst/dout_reg[10]_i_5_n_0
    SLICE_X116Y53        LUT5 (Prop_lut5_I2_O)        0.097    10.589 r  core_inst/sender0_inst/crc_inst/dout_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    10.589    core_inst/sender0_inst/crc_inst/dout_reg[10]_i_2_n_0
    SLICE_X116Y53        MUXF7 (Prop_muxf7_I0_O)      0.156    10.745 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[10]_i_1/O
                         net (fo=6, routed)           0.668    11.413    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_8
    SLICE_X108Y52        LUT2 (Prop_lut2_I0_O)        0.215    11.628 r  core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_6/O
                         net (fo=3, routed)           0.607    12.236    core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_6_n_0
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.097    12.333 r  core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_2/O
                         net (fo=5, routed)           0.612    12.945    core_inst/sender0_inst/crc_inst/lfsr_c[17]_i_2_n_0
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.097    13.042 r  core_inst/sender0_inst/crc_inst/lfsr_c[9]_i_1/O
                         net (fo=1, routed)           0.000    13.042    core_inst/sender0_inst/crc_inst/lfsr_c051_out
    SLICE_X110Y53        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.304    13.473    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X110Y53        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[9]/C
                         clock pessimism              0.235    13.708    
                         clock uncertainty           -0.062    13.646    
    SLICE_X110Y53        FDSE (Setup_fdse_C_D)        0.032    13.678    core_inst/sender0_inst/crc_inst/lfsr_c_reg[9]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.834ns (24.887%)  route 5.535ns (75.113%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 13.473 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[18])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[18]
                         net (fo=1, routed)           2.531     8.804    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[18]
    SLICE_X140Y35        LUT6 (Prop_lut6_I1_O)        0.097     8.901 r  core_inst/sender0_inst/crc_inst/dout_reg[18]_i_5/O
                         net (fo=1, routed)           1.000     9.901    core_inst/sender0_inst/crc_inst/dout_reg[18]_i_5_n_0
    SLICE_X122Y53        LUT5 (Prop_lut5_I2_O)        0.097     9.998 r  core_inst/sender0_inst/crc_inst/dout_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     9.998    core_inst/sender0_inst/crc_inst/dout_reg[18]_i_2_n_0
    SLICE_X122Y53        MUXF7 (Prop_muxf7_I0_O)      0.163    10.161 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[18]_i_1/O
                         net (fo=2, routed)           0.640    10.801    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_16
    SLICE_X110Y54        LUT3 (Prop_lut3_I2_O)        0.239    11.040 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_6/O
                         net (fo=4, routed)           0.227    11.267    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_6_n_0
    SLICE_X109Y54        LUT2 (Prop_lut2_I0_O)        0.240    11.507 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_3/O
                         net (fo=6, routed)           0.591    12.098    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_3_n_0
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.113    12.211 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.546    12.757    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X109Y52        LUT5 (Prop_lut5_I3_O)        0.250    13.007 r  core_inst/sender0_inst/crc_inst/lfsr_c[11]_i_1/O
                         net (fo=1, routed)           0.000    13.007    core_inst/sender0_inst/crc_inst/lfsr_c053_out
    SLICE_X109Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.304    13.473    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X109Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/C
                         clock pessimism              0.235    13.708    
                         clock uncertainty           -0.062    13.646    
    SLICE_X109Y52        FDSE (Setup_fdse_C_D)        0.030    13.676    core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 1.834ns (24.893%)  route 5.533ns (75.107%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 13.473 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[18])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[18]
                         net (fo=1, routed)           2.531     8.804    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[18]
    SLICE_X140Y35        LUT6 (Prop_lut6_I1_O)        0.097     8.901 r  core_inst/sender0_inst/crc_inst/dout_reg[18]_i_5/O
                         net (fo=1, routed)           1.000     9.901    core_inst/sender0_inst/crc_inst/dout_reg[18]_i_5_n_0
    SLICE_X122Y53        LUT5 (Prop_lut5_I2_O)        0.097     9.998 r  core_inst/sender0_inst/crc_inst/dout_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     9.998    core_inst/sender0_inst/crc_inst/dout_reg[18]_i_2_n_0
    SLICE_X122Y53        MUXF7 (Prop_muxf7_I0_O)      0.163    10.161 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[18]_i_1/O
                         net (fo=2, routed)           0.640    10.801    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_16
    SLICE_X110Y54        LUT3 (Prop_lut3_I2_O)        0.239    11.040 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_6/O
                         net (fo=4, routed)           0.227    11.267    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_6_n_0
    SLICE_X109Y54        LUT2 (Prop_lut2_I0_O)        0.240    11.507 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_3/O
                         net (fo=6, routed)           0.591    12.098    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_3_n_0
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.113    12.211 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.544    12.755    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I4_O)        0.250    13.005 r  core_inst/sender0_inst/crc_inst/lfsr_c[7]_i_1/O
                         net (fo=1, routed)           0.000    13.005    core_inst/sender0_inst/crc_inst/lfsr_c047_out
    SLICE_X109Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.304    13.473    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X109Y52        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/C
                         clock pessimism              0.235    13.708    
                         clock uncertainty           -0.062    13.646    
    SLICE_X109Y52        FDSE (Setup_fdse_C_D)        0.032    13.678    core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 1.581ns (21.470%)  route 5.783ns (78.530%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 13.470 - 8.318 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.563     5.638    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X2Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[9])
                                                      0.635     6.273 r  core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/DO[9]
                         net (fo=1, routed)           2.841     9.113    core_inst/sender0_inst/crc_inst/dout_reg_reg[31]_0[9]
    SLICE_X141Y36        LUT6 (Prop_lut6_I1_O)        0.097     9.210 r  core_inst/sender0_inst/crc_inst/dout_reg[9]_i_5/O
                         net (fo=1, routed)           1.000    10.211    core_inst/sender0_inst/crc_inst/dout_reg[9]_i_5_n_0
    SLICE_X116Y53        LUT5 (Prop_lut5_I2_O)        0.097    10.308 r  core_inst/sender0_inst/crc_inst/dout_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    10.308    core_inst/sender0_inst/crc_inst/dout_reg[9]_i_2_n_0
    SLICE_X116Y53        MUXF7 (Prop_muxf7_I0_O)      0.182    10.490 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[9]_i_1/O
                         net (fo=5, routed)           0.867    11.357    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_7
    SLICE_X109Y54        LUT2 (Prop_lut2_I1_O)        0.215    11.572 r  core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_15/O
                         net (fo=4, routed)           0.618    12.189    core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_15_n_0
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.102    12.291 r  core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_8/O
                         net (fo=5, routed)           0.457    12.749    core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_8_n_0
    SLICE_X107Y53        LUT5 (Prop_lut5_I3_O)        0.253    13.002 r  core_inst/sender0_inst/crc_inst/lfsr_c[8]_i_1/O
                         net (fo=1, routed)           0.000    13.002    core_inst/sender0_inst/crc_inst/lfsr_c049_out
    SLICE_X107Y53        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.301    13.470    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X107Y53        FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[8]/C
                         clock pessimism              0.235    13.705    
                         clock uncertainty           -0.062    13.643    
    SLICE_X107Y53        FDSE (Setup_fdse_C_D)        0.032    13.675    core_inst/sender0_inst/crc_inst/lfsr_c_reg[8]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 1.279ns (16.860%)  route 6.307ns (83.140%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.336 - 8.318 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.253     5.328    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X79Y139        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.341     5.669 r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         2.275     7.944    core_inst/sender3_inst/crc_inst/Q[1]
    SLICE_X78Y86         LUT6 (Prop_lut6_I3_O)        0.097     8.041 r  core_inst/sender3_inst/crc_inst/dout_reg[8]_i_6__2/O
                         net (fo=1, routed)           2.141    10.182    core_inst/sender3_inst/crc_inst/dout_reg[8]_i_6__2_n_0
    SLICE_X78Y150        LUT5 (Prop_lut5_I4_O)        0.097    10.279 r  core_inst/sender3_inst/crc_inst/dout_reg[8]_i_2__2/O
                         net (fo=1, routed)           0.000    10.279    core_inst/sender3_inst/crc_inst/dout_reg[8]_i_2__2_n_0
    SLICE_X78Y150        MUXF7 (Prop_muxf7_I0_O)      0.181    10.460 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[8]_i_1__2/O
                         net (fo=5, routed)           0.945    11.405    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_6
    SLICE_X69Y150        LUT2 (Prop_lut2_I0_O)        0.227    11.632 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_5__2/O
                         net (fo=2, routed)           0.629    12.262    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_5__2_n_0
    SLICE_X70Y149        LUT5 (Prop_lut5_I2_O)        0.239    12.501 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_2__2/O
                         net (fo=1, routed)           0.317    12.817    core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_2__2_n_0
    SLICE_X73Y148        LUT5 (Prop_lut5_I2_O)        0.097    12.914 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_1__2/O
                         net (fo=1, routed)           0.000    12.914    core_inst/sender3_inst/crc_inst/lfsr_c041_out
    SLICE_X73Y148        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.167    13.336    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X73Y148        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.284    13.620    
                         clock uncertainty           -0.062    13.558    
    SLICE_X73Y148        FDSE (Setup_fdse_C_D)        0.032    13.590    core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 1.704ns (22.717%)  route 5.797ns (77.283%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 13.316 - 8.318 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.253     5.328    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X79Y139        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.341     5.669 r  core_inst/sender3_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         1.924     7.593    core_inst/sender3_inst/crc_inst/Q[1]
    SLICE_X97Y165        LUT5 (Prop_lut5_I1_O)        0.097     7.690 r  core_inst/sender3_inst/crc_inst/dout_reg[22]_i_4__2/O
                         net (fo=1, routed)           1.220     8.910    core_inst/sender3_inst/crc_inst/dout_reg[22]_i_4__2_n_0
    SLICE_X79Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.007 r  core_inst/sender3_inst/crc_inst/dout_reg[22]_i_2__2/O
                         net (fo=1, routed)           0.000     9.007    core_inst/sender3_inst/crc_inst/dout_reg[22]_i_2__2_n_0
    SLICE_X79Y151        MUXF7 (Prop_muxf7_I0_O)      0.181     9.188 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[22]_i_1__2/O
                         net (fo=2, routed)           0.680     9.868    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_20
    SLICE_X73Y151        LUT3 (Prop_lut3_I0_O)        0.240    10.108 r  core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_12__2/O
                         net (fo=4, routed)           0.731    10.839    core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_12__2_n_0
    SLICE_X71Y150        LUT2 (Prop_lut2_I1_O)        0.243    11.082 r  core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_3__2/O
                         net (fo=6, routed)           0.853    11.936    core_inst/sender3_inst/crc_inst/lfsr_c[14]_i_3__2_n_0
    SLICE_X72Y149        LUT2 (Prop_lut2_I1_O)        0.252    12.188 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_6__2/O
                         net (fo=5, routed)           0.388    12.576    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_6__2_n_0
    SLICE_X73Y150        LUT6 (Prop_lut6_I4_O)        0.253    12.829 r  core_inst/sender3_inst/crc_inst/lfsr_c[7]_i_1__2/O
                         net (fo=1, routed)           0.000    12.829    core_inst/sender3_inst/crc_inst/lfsr_c047_out
    SLICE_X73Y150        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.146    13.315    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X73Y150        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/C
                         clock pessimism              0.223    13.539    
                         clock uncertainty           -0.062    13.477    
    SLICE_X73Y150        FDSE (Setup_fdse_C_D)        0.032    13.509    core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.867%)  route 0.172ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.682     2.406    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X140Y84        FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y84        FDRE (Prop_fdre_C_Q)         0.164     2.570 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.172     2.742    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ADDRARDADDR[6]
    RAMB18_X7Y32         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.991     3.076    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y32         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.621     2.455    
    RAMB18_X7Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.638    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.867%)  route 0.172ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.682     2.406    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X140Y84        FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y84        FDRE (Prop_fdre_C_Q)         0.164     2.570 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.172     2.742    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ADDRARDADDR[6]
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.991     3.076    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.621     2.455    
    RAMB18_X7Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.638    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.378%)  route 0.175ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.681     2.405    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X140Y83        FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y83        FDRE (Prop_fdre_C_Q)         0.164     2.569 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     2.744    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ADDRARDADDR[2]
    RAMB18_X7Y32         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.991     3.076    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y32         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.621     2.455    
    RAMB18_X7Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.638    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.378%)  route 0.175ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.681     2.405    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X140Y83        FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y83        FDRE (Prop_fdre_C_Q)         0.164     2.569 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     2.744    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ADDRARDADDR[2]
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.991     3.076    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.621     2.455    
    RAMB18_X7Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.638    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.963%)  route 0.402ns (74.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.658     2.382    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X105Y98        FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141     2.523 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.402     2.925    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ADDRARDADDR[4]
    RAMB18_X6Y41         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.894     2.979    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y41         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.613    
    RAMB18_X6Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.796    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.963%)  route 0.402ns (74.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.658     2.382    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X105Y98        FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141     2.523 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.402     2.925    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ADDRARDADDR[4]
    RAMB18_X6Y40         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.894     2.979    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y40         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.613    
    RAMB18_X6Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.796    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.314ns (36.367%)  route 0.549ns (63.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     1.144 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     2.409    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.474 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     3.779    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.851 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.300     5.151    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X116Y82        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y82        FDRE (Prop_fdre_C_Q)         0.314     5.465 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.549     6.014    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.494     5.568    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.290     5.279    
    RAMB18_X7Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593     5.872    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -5.872    
                         arrival time                           6.014    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.314ns (36.116%)  route 0.555ns (63.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     1.144 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     2.409    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.474 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     3.779    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.851 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.300     5.151    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X116Y82        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y82        FDRE (Prop_fdre_C_Q)         0.314     5.465 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[7]/Q
                         net (fo=1, routed)           0.555     6.020    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/Q[3]
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.494     5.568    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y33         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.290     5.279    
    RAMB18_X7Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.593     5.872    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -5.872    
                         arrival time                           6.020    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.949%)  route 0.334ns (67.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.588     2.312    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X102Y106       FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164     2.476 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/Q
                         net (fo=1, routed)           0.334     2.809    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/Q[1]
    RAMB18_X6Y43         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.893     2.978    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y43         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.616     2.363    
    RAMB18_X6Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.659    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.314ns (35.923%)  route 0.560ns (64.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.576ns
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     1.144 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     2.409    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.474 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     3.779    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.851 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.306     5.157    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X112Y93        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.314     5.471 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/Q
                         net (fo=1, routed)           0.560     6.031    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/Q[1]
    RAMB18_X7Y37         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.502     5.576    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X7Y37         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.290     5.287    
    RAMB18_X7Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593     5.880    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           6.031    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y14        core_inst/sender0_inst/fifo_gen[0].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y10        core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X2Y14        core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y16        core_inst/sender0_inst/fifo_gen[3].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X6Y28        core_inst/sender0_inst/fifo_gen[4].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y12        core_inst/sender0_inst/fifo_gen[5].fifo18e1_inst/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X116Y90       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X116Y90       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y81       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X112Y89       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X116Y90       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X116Y90       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.684ns (25.516%)  route 1.997ns (74.484%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.542     8.007    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.684ns (25.516%)  route 1.997ns (74.484%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.542     8.007    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.684ns (25.516%)  route 1.997ns (74.484%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.542     8.007    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.684ns (25.516%)  route 1.997ns (74.484%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.542     8.007    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.684ns (26.506%)  route 1.897ns (73.494%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.441     7.907    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.684ns (26.506%)  route 1.897ns (73.494%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.441     7.907    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.684ns (26.506%)  route 1.897ns (73.494%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.441     7.907    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.684ns (26.506%)  route 1.897ns (73.494%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.441     7.907    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.684ns (26.570%)  route 1.890ns (73.430%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.435     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y193        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y193        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y193        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.684ns (26.570%)  route 1.890ns (73.430%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y195        FDRE (Prop_fdre_C_Q)         0.393     5.719 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.608     6.328    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X64Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.425 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.558     6.982    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X65Y193        LUT4 (Prop_lut4_I2_O)        0.097     7.079 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.289     7.369    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X65Y191        LUT2 (Prop_lut2_I0_O)        0.097     7.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.435     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y193        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y193        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y193        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.576     2.300    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X63Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.141     2.441 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.496    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X63Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.846     2.932    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X63Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.300    
    SLICE_X63Y192        FDRE (Hold_fdre_C_D)         0.075     2.375    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y234        FDRE (Prop_fdre_C_Q)         0.141     2.530 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.585    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X49Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.938     3.024    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.389    
    SLICE_X49Y234        FDRE (Hold_fdre_C_D)         0.075     2.464    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y245        FDRE (Prop_fdre_C_Q)         0.141     2.534 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.589    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X49Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X49Y245        FDRE (Hold_fdre_C_D)         0.075     2.468    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X49Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y244        FDRE (Prop_fdre_C_Q)         0.141     2.534 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.589    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X49Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X49Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X49Y244        FDRE (Hold_fdre_C_D)         0.075     2.468    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X50Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y236        FDRE (Prop_fdre_C_Q)         0.141     2.530 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.063     2.593    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X50Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X50Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.389    
    SLICE_X50Y236        FDRE (Hold_fdre_C_D)         0.075     2.464    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.576     2.300    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X62Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y191        FDRE (Prop_fdre_C_Q)         0.164     2.464 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.519    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X62Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.846     2.932    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X62Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.300    
    SLICE_X62Y191        FDRE (Hold_fdre_C_D)         0.060     2.360    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y214        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y214        FDRE (Prop_fdre_C_Q)         0.164     2.553 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.608    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X46Y214        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y214        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.389    
    SLICE_X46Y214        FDRE (Hold_fdre_C_D)         0.060     2.449    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.661     2.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y219        FDRE (Prop_fdre_C_Q)         0.164     2.549 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X46Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.934     3.020    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.385    
    SLICE_X46Y219        FDRE (Hold_fdre_C_D)         0.060     2.445    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.508%)  route 0.113ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X50Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y236        FDRE (Prop_fdre_C_Q)         0.141     2.530 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.113     2.643    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X51Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X51Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.623     2.402    
    SLICE_X51Y236        FDRE (Hold_fdre_C_D)         0.070     2.472    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.576     2.300    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X62Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y191        FDRE (Prop_fdre_C_Q)         0.164     2.464 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.574    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X63Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.846     2.932    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X63Y191        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.619     2.313    
    SLICE_X63Y191        FDRE (Hold_fdre_C_D)         0.070     2.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y17      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X64Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X65Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.618 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.618    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.069    11.763    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.634 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        FDRE (Setup_fdre_C_D)        0.069    11.779    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.870     4.298 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.298    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.047    11.663    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.301 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.301    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.677    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.285 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.285    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.661    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.294 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.294    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.688    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.278 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.278    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.672    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  7.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.299 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.083    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.458 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.458    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        FDRE (Hold_fdre_C_D)         0.120     1.088    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         8.317       6.725      BUFHCE_X0Y48       core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.317       6.802      GTPE2_COMMON_X0Y1  core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.317       7.098      IBUFDS_GTE2_X0Y2   core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.389ns (59.970%)  route 0.927ns (40.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[2])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[2]
                         net (fo=2, routed)           0.927     7.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[2]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.097     7.629 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000     7.629    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[2]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.032    13.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.394ns (59.527%)  route 0.948ns (40.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[5])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[5]
                         net (fo=2, routed)           0.948     7.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[5]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.102     7.655 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.655    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.064    13.115    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.389ns (59.429%)  route 0.948ns (40.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[1])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[1]
                         net (fo=2, routed)           0.948     7.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.097     7.650 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     7.650    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.064    13.115    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 1.292ns (60.112%)  route 0.857ns (39.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[2])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[2]
                         net (fo=2, routed)           0.857     7.462    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[2]
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)       -0.065    12.986    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.866ns (45.669%)  route 1.030ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.688     6.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.867 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.342     7.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.300    12.750    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.515%)  route 0.071ns (33.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/Q
                         net (fo=3, routed)           0.071     2.034    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.615     1.822    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.078     1.900    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.192ns (69.652%)  route 0.084ns (30.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/Q
                         net (fo=1, routed)           0.084     2.046    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[3]
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.051     2.097 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.097    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[3]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.085     2.048    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.093 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.093    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     1.927    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/Q
                         net (fo=1, routed)           0.089     2.051    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[14]
    SLICE_X50Y7          LUT3 (Prop_lut3_I1_O)        0.045     2.096 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.096    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.091     1.925    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.815%)  route 0.136ns (42.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.136     2.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.143 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.143    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.830%)  route 0.147ns (44.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.147     2.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/p_2_in
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.155 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1/O
                         net (fo=1, routed)           0.000     2.155    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1_n_0
    SLICE_X49Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.091     1.950    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.187ns (56.462%)  route 0.144ns (43.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.144     2.106    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]
    SLICE_X50Y7          LUT3 (Prop_lut3_I1_O)        0.046     2.152 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_2/O
                         net (fo=1, routed)           0.000     2.152    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_2_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.107     1.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.720     1.818    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y35         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.150 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.150    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y35         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.997     2.432    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y35         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.614     1.818    
    SLICE_X48Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.935    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.144 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.929    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.143 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.143    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.927    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4       phy_inst/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.000       6.485      GTPE2_COMMON_X0Y0   phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.000       6.781      IBUFDS_GTE2_X0Y0    phy_inst/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y7         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y35        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9       phy_inst/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 0.341ns (4.652%)  route 6.989ns (95.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 14.001 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.989    13.707    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X7Y42         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.281    14.001    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y42         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.275    
                         clock uncertainty           -0.077    14.199    
    RAMB18_X7Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.757    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 0.341ns (4.736%)  route 6.859ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 14.004 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.859    13.577    gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X8Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.284    14.004    gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X8Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.278    
                         clock uncertainty           -0.077    14.202    
    RAMB18_X8Y56         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.760    gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.393ns (5.479%)  route 6.780ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 13.991 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.387     6.375    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X98Y69         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.393     6.768 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/Q
                         net (fo=31, routed)          6.780    13.548    gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[9]
    RAMB18_X8Y51         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.271    13.991    gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X8Y51         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.265    
                         clock uncertainty           -0.077    14.189    
    RAMB18_X8Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.747    gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.393ns (5.372%)  route 6.923ns (94.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.387     6.375    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X98Y69         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.393     6.768 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__2/Q
                         net (fo=31, routed)          6.923    13.691    gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/addrb[9]
    RAMB18_X1Y39         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.409    14.129    gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X1Y39         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.409    
                         clock uncertainty           -0.077    14.332    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.890    gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.393ns (5.530%)  route 6.713ns (94.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.390     6.378    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X98Y66         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y66         FDRE (Prop_fdre_C_Q)         0.393     6.771 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__0/Q
                         net (fo=32, routed)          6.713    13.485    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X7Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.273    13.993    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.267    
                         clock uncertainty           -0.077    14.191    
    RAMB18_X7Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.749    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 0.393ns (5.529%)  route 6.715ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 13.995 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.387     6.375    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X98Y69         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.393     6.768 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/Q
                         net (fo=31, routed)          6.715    13.484    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[9]
    RAMB18_X7Y47         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.275    13.995    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X7Y47         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.269    
                         clock uncertainty           -0.077    14.193    
    RAMB18_X7Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.751    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.341ns (4.907%)  route 6.608ns (95.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 13.899 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/Q
                         net (fo=34, routed)          6.608    13.326    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[2]
    RAMB18_X5Y65         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.178    13.899    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X5Y65         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.268    14.167    
                         clock uncertainty           -0.077    14.090    
    RAMB18_X5Y65         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.648    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.341ns (4.837%)  route 6.708ns (95.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns = ( 13.997 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.708    13.427    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X8Y53         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.277    13.997    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X8Y53         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.271    
                         clock uncertainty           -0.077    14.195    
    RAMB18_X8Y53         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.753    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.341ns (4.837%)  route 6.708ns (95.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns = ( 13.997 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.708    13.427    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X8Y52         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.277    13.997    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X8Y52         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.271    
                         clock uncertainty           -0.077    14.195    
    RAMB18_X8Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.753    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.341ns (4.867%)  route 6.665ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 13.989 - 8.000 ) 
    Source Clock Delay      (SCD):    6.377ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389     6.377    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X95Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.341     6.718 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.665    13.384    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X7Y48         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.269    13.989    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y48         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.263    
                         clock uncertainty           -0.077    14.187    
    RAMB18_X7Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.745    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[50]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.251ns (41.658%)  route 0.352ns (58.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.425ns
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     1.308    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     1.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434     2.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768     4.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.299     6.019    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X105Y60        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDRE (Prop_fdre_C_Q)         0.251     6.270 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[50]/Q
                         net (fo=2, routed)           0.352     6.621    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[50]
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[50]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.437     6.425    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.334     6.091    
    RAMB36_X6Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[50])
                                                      0.499     6.590    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.274ns (38.720%)  route 0.434ns (61.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.425ns
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     1.308    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     1.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434     2.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768     4.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.298     6.018    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X105Y62        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.274     6.292 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[17]/Q
                         net (fo=2, routed)           0.434     6.726    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[17]
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.437     6.425    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.334     6.091    
    RAMB36_X6Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.593     6.684    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -6.684    
                         arrival time                           6.726    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.289ns (45.124%)  route 0.351ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.425ns
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     1.308    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     1.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434     2.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768     4.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.299     6.019    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X104Y60        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        FDRE (Prop_fdre_C_Q)         0.289     6.308 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[26]/Q
                         net (fo=2, routed)           0.351     6.659    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[26]
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.437     6.425    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.334     6.091    
    RAMB36_X6Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[26])
                                                      0.511     6.602    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.659    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.212%)  route 0.150ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.572     2.791    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X76Y112        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     2.955 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/Q
                         net (fo=10, routed)          0.150     3.105    gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[3]
    RAMB18_X4Y44         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.880     3.495    gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X4Y44         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.651     2.844    
    RAMB18_X4Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.027    gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.649     2.869    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X65Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     3.010 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[2]/Q
                         net (fo=1, routed)           0.051     3.061    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg_n_0_[2]
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.045     3.106 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[2]_i_1/O
                         net (fo=1, routed)           0.000     3.106    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[2]_i_1_n_0
    SLICE_X64Y52         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.924     3.539    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X64Y52         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/C
                         clock pessimism             -0.658     2.882    
    SLICE_X64Y52         FDSE (Hold_fdse_C_D)         0.121     3.003    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.649     2.869    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X65Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     3.010 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/Q
                         net (fo=1, routed)           0.055     3.065    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg_n_0_[4]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.045     3.110 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[4]_i_1/O
                         net (fo=1, routed)           0.000     3.110    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[4]_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.924     3.539    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X64Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[4]/C
                         clock pessimism             -0.658     2.882    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.120     3.001    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth_int_inst/self_mac_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/internal_eth_dout_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.746%)  route 0.066ns (26.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.643     2.863    eth_int_inst/userclk2_out
    SLICE_X91Y59         FDRE                                         r  eth_int_inst/self_mac_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141     3.004 r  eth_int_inst/self_mac_reg[33]/Q
                         net (fo=3, routed)           0.066     3.070    eth_int_inst/data_manager_blk/RAM_COMM_DEC/p_7_in[33]
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.045     3.115 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[33]_i_1/O
                         net (fo=1, routed)           0.000     3.115    eth_int_inst/data_manager_blk_n_409
    SLICE_X90Y59         FDRE                                         r  eth_int_inst/internal_eth_dout_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.918     3.533    eth_int_inst/userclk2_out
    SLICE_X90Y59         FDRE                                         r  eth_int_inst/internal_eth_dout_reg[33]/C
                         clock pessimism             -0.658     2.875    
    SLICE_X90Y59         FDRE (Hold_fdre_C_D)         0.120     2.995    eth_int_inst/internal_eth_dout_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.220%)  route 0.238ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.645     2.865    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X97Y65         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141     3.006 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep__3/Q
                         net (fo=31, routed)          0.238     3.243    ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X6Y27         RAMB18E1                                     r  ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.957     3.572    ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X6Y27         RAMB18E1                                     r  ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.634     2.938    
    RAMB18_X6Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     3.121    ts_spy_gen[2].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.634     2.854    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X81Y55         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.141     2.995 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[6]/Q
                         net (fo=1, routed)           0.109     3.104    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[6]
    SLICE_X80Y55         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.909     3.524    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X80Y55         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][6]_srl32/CLK
                         clock pessimism             -0.658     2.866    
    SLICE_X80Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.981    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 eth_int_inst/tx_data_dest_port_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/internal_eth_dout_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.467%)  route 0.324ns (63.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.632     2.852    eth_int_inst/userclk2_out
    SLICE_X83Y58         FDRE                                         r  eth_int_inst/tx_data_dest_port_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141     2.993 r  eth_int_inst/tx_data_dest_port_reg[13]/Q
                         net (fo=2, routed)           0.324     3.317    eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout_reg[15][13]
    SLICE_X84Y58         LUT6 (Prop_lut6_I2_O)        0.045     3.362 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[13]_i_1/O
                         net (fo=1, routed)           0.000     3.362    eth_int_inst/data_manager_blk_n_84
    SLICE_X84Y58         FDSE                                         r  eth_int_inst/internal_eth_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.907     3.522    eth_int_inst/userclk2_out
    SLICE_X84Y58         FDSE                                         r  eth_int_inst/internal_eth_dout_reg[13]/C
                         clock pessimism             -0.405     3.117    
    SLICE_X84Y58         FDSE (Hold_fdse_C_D)         0.120     3.237    eth_int_inst/internal_eth_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X5Y18     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.962         8.000       6.038      RAMB36_X5Y15     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.962         8.000       6.038      RAMB36_X5Y15     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X7Y32     core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X7Y33     core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X7Y36     core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X7Y37     core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y41     core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y40     core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y39     core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y61     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y61     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X76Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X76Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y55     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y55     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y59     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y61     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y61     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X76Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X76Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y55     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X80Y55     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       12.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.632ns (18.094%)  route 2.861ns (81.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 22.085 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          1.151     9.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.365    22.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.350    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.632ns (18.094%)  route 2.861ns (81.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 22.085 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          1.151     9.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.365    22.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.350    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.632ns (18.094%)  route 2.861ns (81.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 22.085 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          1.151     9.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.365    22.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.350    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.632ns (18.094%)  route 2.861ns (81.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 22.085 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          1.151     9.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.365    22.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.350    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.632ns (19.755%)  route 2.567ns (80.245%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 22.084 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.857     9.659    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y59         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.364    22.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y59         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.350    22.434    
                         clock uncertainty           -0.085    22.350    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.150    22.200    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 12.541    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.632ns (20.577%)  route 2.439ns (79.423%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 22.084 - 16.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.472     6.460    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.341     6.801 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.573     7.375    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.097     7.472 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.061 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.782 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.750     9.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.364    22.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.350    22.434    
                         clock uncertainty           -0.085    22.350    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.150    22.200    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.632ns (20.577%)  route 2.439ns (79.423%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 22.084 - 16.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.472     6.460    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.341     6.801 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.573     7.375    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.097     7.472 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.061 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.782 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.750     9.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.364    22.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.350    22.434    
                         clock uncertainty           -0.085    22.350    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.150    22.200    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.632ns (20.577%)  route 2.439ns (79.423%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 22.084 - 16.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.472     6.460    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.341     6.801 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.573     7.375    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.097     7.472 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.061 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.782 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.750     9.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.364    22.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.350    22.434    
                         clock uncertainty           -0.085    22.350    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.150    22.200    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.632ns (20.577%)  route 2.439ns (79.423%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 22.084 - 16.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.472     6.460    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.341     6.801 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.573     7.375    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.097     7.472 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.061 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.782 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.750     9.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.364    22.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.350    22.434    
                         clock uncertainty           -0.085    22.350    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.150    22.200    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.764ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.632ns (21.228%)  route 2.345ns (78.772%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 22.085 - 16.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.471     6.459    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.594     7.394    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.097     7.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.492     7.984    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.097     8.081 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.623     8.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.801 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.635     9.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.365    22.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X32Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.350    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.150    22.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 12.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.932%)  route 0.288ns (66.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.148     3.093 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.288     3.381    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.054     3.239    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.460%)  route 0.294ns (66.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/Q
                         net (fo=1, routed)           0.294     3.386    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[1]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.055     3.240    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.776%)  route 0.352ns (68.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.352     3.461    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.512%)  route 0.356ns (68.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.356     3.465    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.246ns (79.422%)  route 0.064ns (20.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X46Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.148     3.093 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.064     3.157    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X46Y44         LUT4 (Prop_lut4_I3_O)        0.098     3.255 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.255    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X46Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.674     2.945    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.121     3.066    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.670%)  route 0.354ns (68.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/Q
                         net (fo=1, routed)           0.354     3.461    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_3[1]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARISK[1])
                                                      0.081     3.266    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.148ns (30.049%)  route 0.345ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.345     3.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.054     3.239    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.654     2.874    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.128     3.002 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.063     3.065    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.099     3.164 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.164    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.929     3.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.671     2.873    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091     2.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.692%)  route 0.370ns (74.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.128     3.071 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.370     3.441    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.658     3.164    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.054     3.218    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.270%)  route 0.440ns (75.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.440     3.525    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      phy_inst/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y6    endpoint_inst/mmcm0_clk0_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN2   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN2   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :         2030  Failing Endpoints,  Worst Slack       -2.279ns,  Total Violation    -4115.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 14.838 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.685    -0.658    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.122 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.124    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.379 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.381    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.636 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.638    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.893 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.895    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.150 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.152    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.407 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.409    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.664 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.666    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.921 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.923    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.178 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.180    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.435 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.437    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.692 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.694    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.949 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.005    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    16.260 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    16.262    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.437    14.838    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X0Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.105    
                         clock uncertainty           -0.097    15.008    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    13.983    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/ch3_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/DI[16]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.274ns (39.966%)  route 0.412ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.262    -1.338    core_inst/sender2_inst/mclk
    SLICE_X77Y72         FDRE                                         r  core_inst/sender2_inst/ch3_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.274    -1.064 r  core_inst/sender2_inst/ch3_0_reg_reg[6]/Q
                         net (fo=1, routed)           0.412    -0.653    core_inst/sender2_inst/temp[1]_36[16]
    RAMB18_X4Y26         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.409    -0.934    core_inst/sender2_inst/mclk
    RAMB18_X4Y26         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.339    -1.273    
    RAMB18_X4Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[16])
                                                      0.593    -0.680    core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.314ns (45.122%)  route 0.382ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.259    -1.341    gen_spy_afe[0].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y75         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y75         FDRE (Prop_fdre_C_Q)         0.314    -1.027 r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/dia_reg_reg[1]/Q
                         net (fo=1, routed)           0.382    -0.645    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/Q[1]
    RAMB18_X4Y32         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.409    -0.934    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X4Y32         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.339    -1.273    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593    -0.680    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.044%)  route 0.421ns (71.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.629    -0.497    gen_spy_afe[1].gen_spy_bit[0].spy_inst/mclk
    SLICE_X76Y77         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/dia_reg_reg[3]/Q
                         net (fo=1, routed)           0.421     0.088    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/Q[3]
    RAMB18_X4Y41         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880    -0.912    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X4Y41         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.251    
    RAMB18_X4Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.045    gen_spy_afe[1].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.903%)  route 0.153ns (52.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.574    -0.552    gen_spy_afe[2].gen_spy_bit[8].spy_inst/mclk
    SLICE_X63Y131        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.153    -0.258    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[7]
    RAMB18_X3Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.881    -0.911    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X3Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.410    -0.500    
    RAMB18_X3Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.317    gen_spy_afe[2].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[24]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.314ns (44.492%)  route 0.392ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -1.123ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.477    -1.123    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.314    -0.809 r  core_inst/sender0_inst/ch0_1_reg_reg[0]/Q
                         net (fo=1, routed)           0.392    -0.417    core_inst/sender0_inst/temp[1]_8[24]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.616    -0.727    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism             -0.344    -1.071    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[24])
                                                      0.593    -0.478    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.577    -0.549    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/mclk
    SLICE_X96Y115        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/o_data_reg[13]/Q
                         net (fo=1, routed)           0.115    -0.270    gen_spy_afe[4].gen_spy_bit[2].spy_inst/dia[13]
    SLICE_X94Y115        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.844    -0.948    gen_spy_afe[4].gen_spy_bit[2].spy_inst/mclk
    SLICE_X94Y115        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst/CLK
                         clock pessimism              0.431    -0.516    
    SLICE_X94Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    gen_spy_afe[4].gen_spy_bit[2].spy_inst/gendelay[13].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[25]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.365%)  route 0.242ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753    -0.373    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164    -0.209 r  core_inst/sender0_inst/ch0_1_reg_reg[1]/Q
                         net (fo=1, routed)           0.242     0.033    core_inst/sender0_inst/temp[1]_8[25]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061    -0.731    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism              0.402    -0.329    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[25])
                                                      0.296    -0.033    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[26]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753    -0.373    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164    -0.209 r  core_inst/sender0_inst/ch0_1_reg_reg[2]/Q
                         net (fo=1, routed)           0.243     0.034    core_inst/sender0_inst/temp[1]_8[26]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061    -0.731    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism              0.402    -0.329    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[26])
                                                      0.296    -0.033    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch0_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[27]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.753    -0.373    core_inst/sender0_inst/mclk
    SLICE_X140Y31        FDRE                                         r  core_inst/sender0_inst/ch0_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y31        FDRE (Prop_fdre_C_Q)         0.164    -0.209 r  core_inst/sender0_inst/ch0_1_reg_reg[3]/Q
                         net (fo=1, routed)           0.243     0.034    core_inst/sender0_inst/temp[1]_8[27]
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.061    -0.731    core_inst/sender0_inst/mclk
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/WRCLK
                         clock pessimism              0.402    -0.329    
    RAMB18_X7Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[27])
                                                      0.296    -0.033    core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.314ns (43.644%)  route 0.405ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.254    -1.346    gen_spy_afe[1].gen_spy_bit[7].spy_inst/mclk
    SLICE_X22Y110        FDRE                                         r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.314    -1.032 r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/Q
                         net (fo=1, routed)           0.405    -0.626    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/Q[0]
    RAMB18_X1Y46         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.381    -0.962    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X1Y46         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.331    -1.293    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.593    -0.700    gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y17      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X7Y7       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X3Y22      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X4Y20      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y32      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y55      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y0       fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y55      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y42     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y41     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X40Y44     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X46Y40     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        5.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.632ns (15.818%)  route 3.363ns (84.182%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.940     3.037    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[12]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y101        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.632ns (15.818%)  route 3.363ns (84.182%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.940     3.037    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[13]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y101        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.632ns (15.818%)  route 3.363ns (84.182%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.940     3.037    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[14]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y101        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.632ns (15.818%)  route 3.363ns (84.182%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.940     3.037    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[15]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y101        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.632ns (17.781%)  route 2.922ns (82.219%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.499     2.596    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y100        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.632ns (17.781%)  route 2.922ns (82.219%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.499     2.596    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y100        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.632ns (17.781%)  route 2.922ns (82.219%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.499     2.596    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[8]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y100        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.632ns (17.781%)  route 2.922ns (82.219%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.385    -0.958    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.341    -0.617 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.592    -0.025    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.097     0.072 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.705     0.777    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.097     0.874 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.127     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.097     2.097 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.499     2.596    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.151     8.551    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X79Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[9]/C
                         clock pessimism              0.262     8.813    
                         clock uncertainty           -0.074     8.739    
    SLICE_X79Y100        FDRE (Setup_fdre_C_R)       -0.464     8.275    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.819ns (20.392%)  route 3.197ns (79.608%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.094ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.250    -1.094    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X83Y104        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.313    -0.781 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.640    -0.140    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X83Y104        LUT6 (Prop_lut6_I1_O)        0.215     0.075 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.356     0.431    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X82Y104        LUT3 (Prop_lut3_I1_O)        0.097     0.528 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.294     1.822    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][6]_1
    SLICE_X91Y102        LUT6 (Prop_lut6_I4_O)        0.097     1.919 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.451     2.370    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I3_O)        0.097     2.467 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.456     2.923    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X93Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.172     8.572    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X93Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.262     8.834    
                         clock uncertainty           -0.074     8.760    
    SLICE_X93Y101        FDRE (Setup_fdre_C_CE)      -0.150     8.610    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.819ns (20.839%)  route 3.111ns (79.161%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.094ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.250    -1.094    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X83Y104        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.313    -0.781 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.640    -0.140    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X83Y104        LUT6 (Prop_lut6_I1_O)        0.215     0.075 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.356     0.431    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X82Y104        LUT3 (Prop_lut3_I1_O)        0.097     0.528 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.294     1.822    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][6]_1
    SLICE_X91Y102        LUT6 (Prop_lut6_I4_O)        0.097     1.919 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.451     2.370    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I3_O)        0.097     2.467 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.369     2.836    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X91Y101        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.168     8.568    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X91Y101        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.262     8.830    
                         clock uncertainty           -0.074     8.756    
    SLICE_X91Y101        FDSE (Setup_fdse_C_CE)      -0.150     8.606    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.227ns (55.993%)  route 0.178ns (44.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.643    -0.483    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X91Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.176    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I2_O)        0.099    -0.077 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_4
    SLICE_X93Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.851    -0.941    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X93Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.660    -0.280    
    SLICE_X93Y101        FDRE (Hold_fdre_C_D)         0.091    -0.189    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.580    -0.546    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X63Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.350    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X63Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.850    -0.941    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X63Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.395    -0.546    
    SLICE_X63Y198        FDRE (Hold_fdre_C_D)         0.075    -0.471    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.643    -0.483    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X91Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.287    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db[1]
    SLICE_X91Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.918    -0.874    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X91Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/C
                         clock pessimism              0.391    -0.483    
    SLICE_X91Y99         FDRE (Hold_fdre_C_D)         0.075    -0.408    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.640    -0.486    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]_0
    SLICE_X77Y98         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.290    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db
    SLICE_X77Y98         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.915    -0.877    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]_0
    SLICE_X77Y98         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/C
                         clock pessimism              0.391    -0.486    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.075    -0.411    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.667    -0.459    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y215        FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.263    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X49Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.940    -0.851    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.392    -0.459    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.075    -0.384    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.671    -0.455    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X45Y207        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_fdre_C_Q)         0.141    -0.314 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.259    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X45Y207        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.946    -0.845    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X45Y207        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.390    -0.455    
    SLICE_X45Y207        FDRE (Hold_fdre_C_D)         0.075    -0.380    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.662    -0.464    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y220        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.268    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X47Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.935    -0.856    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.392    -0.464    
    SLICE_X47Y220        FDRE (Hold_fdre_C_D)         0.075    -0.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.668    -0.458    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y237        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.262    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X47Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.942    -0.849    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.391    -0.458    
    SLICE_X47Y237        FDRE (Hold_fdre_C_D)         0.075    -0.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.669    -0.457    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X47Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y239        FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.261    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X47Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.944    -0.847    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X47Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.390    -0.457    
    SLICE_X47Y239        FDRE (Hold_fdre_C_D)         0.075    -0.382    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.580    -0.546    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X95Y105        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.350    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db[0]
    SLICE_X95Y105        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.850    -0.942    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X95Y105        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[0]/C
                         clock pessimism              0.395    -0.546    
    SLICE_X95Y105        FDRE (Hold_fdre_C_D)         0.075    -0.471    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       endpoint_inst/mmcm_clk2_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT2           n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X90Y98        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X90Y98        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X90Y98        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X90Y98        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y192       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y192       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.830ns (25.944%)  route 2.369ns (74.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.734     2.254    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.339     4.029    
                         clock uncertainty           -0.067     3.962    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.314     3.648    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.830ns (25.944%)  route 2.369ns (74.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.734     2.254    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.339     4.029    
                         clock uncertainty           -0.067     3.962    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.314     3.648    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.830ns (25.944%)  route 2.369ns (74.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.734     2.254    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.339     4.029    
                         clock uncertainty           -0.067     3.962    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.314     3.648    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.830ns (25.944%)  route 2.369ns (74.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.734     2.254    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X50Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.339     4.029    
                         clock uncertainty           -0.067     3.962    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.314     3.648    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.494ns (16.903%)  route 2.429ns (83.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 3.550 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.076ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.268    -1.076    sclk200
    SLICE_X70Y101        FDRE                                         r  count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.393    -0.683 r  count_reg_reg[23]/Q
                         net (fo=4, routed)           0.501    -0.181    p_0_in
    SLICE_X71Y101        LUT3 (Prop_lut3_I1_O)        0.101    -0.080 r  led0_reg[5]_i_1/O
                         net (fo=6, routed)           1.927     1.847    led0_reg[5]_i_1_n_0
    SLICE_X87Y111        FDRE                                         r  led0_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.150     3.550    sclk200
    SLICE_X87Y111        FDRE                                         r  led0_reg_reg[1]/C
                         clock pessimism              0.262     3.812    
                         clock uncertainty           -0.067     3.745    
    SLICE_X87Y111        FDRE (Setup_fdre_C_R)       -0.456     3.289    led0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.830ns (26.553%)  route 2.296ns (73.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.661     2.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.830ns (26.553%)  route 2.296ns (73.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.661     2.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.830ns (26.553%)  route 2.296ns (73.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.661     2.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.830ns (26.553%)  route 2.296ns (73.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.661     2.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.830ns (26.553%)  route 2.296ns (73.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.398    -0.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X52Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.393    -0.552 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.631     0.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.101     0.179 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.719     0.899    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.239     1.138 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.285     1.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.097     1.520 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.661     2.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X49Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  1.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.180%)  route 0.392ns (67.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X47Y50         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/Q
                         net (fo=3, routed)           0.392     0.060    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.105 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_3__0/O
                         net (fo=1, routed)           0.000     0.105    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt0__0[6]
    SLICE_X47Y49         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.003    -0.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X47Y49         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                         clock pessimism              0.657    -0.132    
    SLICE_X47Y49         FDSE (Hold_fdse_C_D)         0.091    -0.041    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.373ns (77.039%)  route 0.111ns (22.961%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.644    -0.482    sclk200
    SLICE_X70Y99         FDRE                                         r  count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  count_reg_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.207    count_reg_reg_n_0_[14]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.051 r  count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.050    count_reg_reg[12]_i_1_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.003 r  count_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.003    count_reg_reg[16]_i_1_n_7
    SLICE_X70Y100        FDRE                                         r  count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.849    -0.943    sclk200
    SLICE_X70Y100        FDRE                                         r  count_reg_reg[16]/C
                         clock pessimism              0.660    -0.282    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134    -0.148    count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.315%)  route 0.075ns (28.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.757    -0.369    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X35Y42         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/Q
                         net (fo=4, routed)           0.075    -0.153    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.108    phy_inst/U0/core_gt_common_reset_i/plusOp[5]
    SLICE_X34Y42         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.035    -0.757    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X34Y42         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/C
                         clock pessimism              0.401    -0.356    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.092    -0.264    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.443%)  route 0.406ns (68.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X45Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/Q
                         net (fo=2, routed)           0.406     0.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg_n_0
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.119 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     0.119    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.004    -0.788    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X45Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/C
                         clock pessimism              0.657    -0.131    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.091    -0.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.183    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.388    -0.402    
    SLICE_X48Y43         FDPE (Hold_fdpe_C_D)         0.060    -0.342    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X47Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.261 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/Q
                         net (fo=1, routed)           0.110    -0.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s2
    SLICE_X47Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
                         clock pessimism              0.404    -0.386    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.072    -0.314    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.386ns (77.639%)  route 0.111ns (22.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.644    -0.482    sclk200
    SLICE_X70Y99         FDRE                                         r  count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  count_reg_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.207    count_reg_reg_n_0_[14]
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.051 r  count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.050    count_reg_reg[12]_i_1_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.016 r  count_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.016    count_reg_reg[16]_i_1_n_5
    SLICE_X70Y100        FDRE                                         r  count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.849    -0.943    sclk200
    SLICE_X70Y100        FDRE                                         r  count_reg_reg[18]/C
                         clock pessimism              0.660    -0.282    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.134    -0.148    count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.281%)  route 0.122ns (24.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.726    -0.400    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X44Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.236 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/Q
                         net (fo=5, routed)           0.122    -0.114    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.042 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.042    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.095 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.095    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0_n_7
    SLICE_X44Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.928    -0.864    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X44Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.657    -0.207    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.134    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.429%)  route 0.122ns (39.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.261 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=1, routed)           0.122    -0.139    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3
    SLICE_X48Y42         LUT3 (Prop_lut3_I1_O)        0.045    -0.094 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.094    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_state__0[3]
    SLICE_X48Y42         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.001    -0.791    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X48Y42         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.404    -0.387    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.121    -0.266    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 led0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.546%)  route 0.108ns (43.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.564    -0.562    sclk200
    SLICE_X87Y111        FDRE                                         r  led0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  led0_reg_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.313    led0_reg[1]
    SLICE_X84Y111        FDRE                                         r  led1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.834    -0.958    sclk200
    SLICE_X84Y111        FDRE                                         r  led1_reg_reg[1]/C
                         clock pessimism              0.411    -0.546    
    SLICE_X84Y111        FDRE (Hold_fdre_C_D)         0.059    -0.487    led1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2      endpoint_inst/mmcm0_clk1_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         5.000       3.485      GTPE2_COMMON_X0Y0  phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X70Y96       count_reg_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X70Y98       count_reg_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y96       count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y96       count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y96       count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y96       count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y98       count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X70Y99       count_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.341ns (20.094%)  route 1.356ns (79.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.356     8.214    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)       -0.038    14.066    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.341ns (19.933%)  route 1.370ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 14.132 - 8.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.524     6.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.341     6.854 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.370     8.224    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.412    14.132    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.175    14.308    
                         clock uncertainty           -0.205    14.103    
    SLICE_X50Y14         FDRE (Setup_fdre_C_D)       -0.026    14.077    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.313ns (20.222%)  route 1.235ns (79.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.313     6.829 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.235     8.064    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)       -0.164    13.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.891%)  route 1.291ns (79.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.291     8.148    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)       -0.039    14.066    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.341ns (21.279%)  route 1.262ns (78.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           1.262     8.118    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)       -0.065    14.039    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.341ns (21.409%)  route 1.252ns (78.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 14.132 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.252     8.109    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X49Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.411    14.131    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.175    14.307    
                         clock uncertainty           -0.205    14.102    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)       -0.049    14.053    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.341ns (21.324%)  route 1.258ns (78.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 14.122 - 8.000 ) 
    Source Clock Delay      (SCD):    6.504ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.515     6.504    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y22         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.341     6.845 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.258     8.103    phy_inst/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X50Y25         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.402    14.122    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y25         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.175    14.298    
                         clock uncertainty           -0.205    14.093    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)       -0.039    14.054    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.341ns (21.556%)  route 1.241ns (78.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 14.131 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           1.241     8.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X50Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.410    14.130    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.175    14.306    
                         clock uncertainty           -0.205    14.101    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.049    14.052    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.313ns (21.027%)  route 1.176ns (78.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.313     6.829 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.176     8.004    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)       -0.144    13.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.341ns (21.580%)  route 1.239ns (78.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 14.132 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.239     8.096    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X51Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.411    14.131    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.175    14.307    
                         clock uncertainty           -0.205    14.102    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.039    14.063    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  5.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.628     3.710    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X49Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.998     3.613    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.324     3.289    
                         clock uncertainty            0.205     3.494    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.070     3.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.098%)  route 0.638ns (81.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.638     3.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.076     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.707%)  route 0.613ns (81.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.613     3.696    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.074%)  route 0.639ns (81.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.639     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X50Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.996     3.611    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.324     3.287    
                         clock uncertainty            0.205     3.492    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.070     3.562    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.774%)  route 0.652ns (82.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.652     3.736    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.078     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.714%)  route 0.655ns (82.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.655     3.739    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.078     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.301%)  route 0.612ns (82.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.128     3.070 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.612     3.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.000     3.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.324     3.291    
                         clock uncertainty            0.205     3.496    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.019     3.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.051%)  route 0.615ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.615     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X48Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.998     3.613    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.324     3.289    
                         clock uncertainty            0.205     3.494    
    SLICE_X48Y15         FDRE (Hold_fdre_C_D)         0.059     3.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.800%)  route 0.651ns (82.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.651     3.734    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X51Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.998     3.613    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y15         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.324     3.289    
                         clock uncertainty            0.205     3.494    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.070     3.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.254%)  route 0.631ns (81.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.631     3.716    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.876ns  (logic 0.313ns (10.884%)  route 2.563ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.389ns = ( 14.389 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.401    14.389    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X51Y54         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDPE (Prop_fdpe_C_Q)         0.313    14.702 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.563    17.265    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.756ns  (logic 0.313ns (11.356%)  route 2.443ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.389ns = ( 14.389 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.401    14.389    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X51Y54         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDPE (Prop_fdpe_C_Q)         0.313    14.702 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.443    17.146    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.341    14.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.336    16.194    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)       -0.039    22.068    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.653ns  (logic 0.341ns (20.634%)  route 1.312ns (79.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.312    16.170    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.170    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.572ns  (logic 0.361ns (22.958%)  route 1.211ns (77.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.361    14.878 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.211    16.089    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X48Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.112    21.995    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -16.089    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.665ns  (logic 0.393ns (23.598%)  route 1.272ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.393    14.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.272    16.182    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X46Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)       -0.010    22.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.098    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.643ns  (logic 0.393ns (23.917%)  route 1.250ns (76.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393    14.911 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.250    16.161    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.025    22.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.642ns  (logic 0.393ns (23.935%)  route 1.249ns (76.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.393    14.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           1.249    16.159    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.027    22.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.081    
                         arrival time                         -16.159    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.631ns  (logic 0.393ns (24.090%)  route 1.238ns (75.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393    14.911 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.238    16.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X48Y5          FDRE (Setup_fdre_C_D)       -0.028    22.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                         -16.149    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.607ns  (logic 0.341ns (21.224%)  route 1.266ns (78.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.266    16.124    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.034    22.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -16.124    
  -------------------------------------------------------------------
                         slack                                  5.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (21.000%)  route 0.617ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.617     3.724    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.060     3.559    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.164ns (20.898%)  route 0.621ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.621     3.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.063     3.562    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.553%)  route 0.634ns (79.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.634     3.742    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.076     3.576    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.791%)  route 0.652ns (82.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.652     3.737    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.070     3.569    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.875%)  route 0.648ns (82.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.648     3.733    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.066     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.148ns (20.140%)  route 0.587ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.587     3.679    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.011     3.510    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.788%)  route 0.625ns (79.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.625     3.733    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.063     3.563    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.425%)  route 0.639ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.639     3.746    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.076     3.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.148ns (20.091%)  route 0.589ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.589     3.681    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.006     3.506    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.492%)  route 0.665ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.665     3.749    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y10         FDRE (Hold_fdre_C_D)         0.075     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.313ns (18.560%)  route 1.373ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.373     6.787    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.313ns (18.619%)  route 1.368ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.368     6.781    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              0.989    13.069    
                         clock uncertainty           -0.035    13.034    
    SLICE_X51Y8          FDCE (Recov_fdce_C_CLR)     -0.411    12.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.313ns (18.619%)  route 1.368ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.368     6.781    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              0.989    13.069    
                         clock uncertainty           -0.035    13.034    
    SLICE_X51Y8          FDCE (Recov_fdce_C_CLR)     -0.411    12.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.313ns (18.619%)  route 1.368ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.368     6.781    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.989    13.069    
                         clock uncertainty           -0.035    13.034    
    SLICE_X51Y8          FDCE (Recov_fdce_C_CLR)     -0.411    12.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.313ns (18.619%)  route 1.368ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.516     5.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.313     5.413 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.368     6.781    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.989    13.069    
                         clock uncertainty           -0.035    13.034    
    SLICE_X51Y8          FDCE (Recov_fdce_C_CLR)     -0.411    12.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  5.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.350%)  route 0.308ns (70.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.308     2.250    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y19         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.992     2.427    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.578     1.849    
    SLICE_X49Y19         FDCE (Remov_fdce_C_CLR)     -0.146     1.703    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.350%)  route 0.308ns (70.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.308     2.250    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y19         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.992     2.427    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.578     1.849    
    SLICE_X49Y19         FDCE (Remov_fdce_C_CLR)     -0.146     1.703    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.402%)  route 0.488ns (77.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     1.955 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.488     2.443    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y4          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X50Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.767    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.108%)  route 0.509ns (79.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.509     2.450    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.108%)  route 0.509ns (79.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.509     2.450    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y7          FDPE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y7          FDPE (Remov_fdpe_C_PRE)     -0.149     1.709    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.597%)  route 0.560ns (81.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.560     2.502    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.597%)  route 0.560ns (81.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.560     2.502    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.973%)  route 0.626ns (83.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.626     2.568    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X49Y6          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.973%)  route 0.626ns (83.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.626     2.568    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X49Y6          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.816%)  route 0.633ns (83.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y30         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.942 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.633     2.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X50Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.863    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.438ns (11.204%)  route 3.471ns (88.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.006     7.716    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X79Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.813 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           2.465    10.279    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X5Y24         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.188    13.908    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X5Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.274    14.182    
                         clock uncertainty           -0.077    14.106    
    RAMB36_X5Y24         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.237    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.438ns (12.260%)  route 3.134ns (87.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 14.039 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.701     7.412    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X83Y66         LUT2 (Prop_lut2_I0_O)        0.097     7.509 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           2.433     9.942    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB18_X6Y30         FIFO18E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.319    14.039    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X6Y30         FIFO18E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.280    14.319    
                         clock uncertainty           -0.077    14.242    
    RAMB18_X6Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.373    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.341ns (10.668%)  route 2.855ns (89.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 14.028 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.855     9.566    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_1
    RAMB18_X5Y26         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.308    14.028    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X5Y26         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.280    14.308    
                         clock uncertainty           -0.077    14.231    
    RAMB18_X5Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -1.869    12.362    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.438ns (15.529%)  route 2.383ns (84.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 14.049 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.701     7.412    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X83Y66         LUT2 (Prop_lut2_I0_O)        0.097     7.509 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.681     9.190    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X6Y12         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.329    14.049    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.280    14.329    
                         clock uncertainty           -0.077    14.252    
    RAMB36_X6Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.383    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.438ns (16.718%)  route 2.182ns (83.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 14.032 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.006     7.716    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X79Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.813 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.176     8.989    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y10         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.312    14.032    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.366    
                         clock uncertainty           -0.077    14.290    
    RAMB36_X4Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.421    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.341ns (14.879%)  route 1.951ns (85.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 13.917 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.951     8.661    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_0
    RAMB36_X4Y21         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.197    13.917    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y21         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.274    14.191    
                         clock uncertainty           -0.077    14.115    
    RAMB36_X4Y21         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.246    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.438ns (18.916%)  route 1.877ns (81.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 14.022 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.006     7.716    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X79Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.813 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.872     8.685    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X5Y28         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.302    14.022    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X5Y28         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.280    14.302    
                         clock uncertainty           -0.077    14.225    
    RAMB18_X5Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -1.869    12.356    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.438ns (19.000%)  route 1.867ns (81.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 14.031 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.006     7.716    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X79Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.813 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.861     8.675    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y11         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.311    14.031    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y11         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.365    
                         clock uncertainty           -0.077    14.289    
    RAMB36_X4Y11         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.420    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.341ns (9.089%)  route 3.411ns (90.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 13.999 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        3.411    10.121    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X91Y64         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.279    13.999    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X91Y64         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/C
                         clock pessimism              0.280    14.279    
                         clock uncertainty           -0.077    14.202    
    SLICE_X91Y64         FDPE (Recov_fdpe_C_PRE)     -0.259    13.943    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.341ns (9.089%)  route 3.411ns (90.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 13.999 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        3.411    10.121    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X91Y64         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.279    13.999    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X91Y64         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]/C
                         clock pessimism              0.280    14.279    
                         clock uncertainty           -0.077    14.202    
    SLICE_X91Y64         FDPE (Recov_fdpe_C_PRE)     -0.259    13.943    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  3.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.846%)  route 0.219ns (49.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X50Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDPE (Prop_fdpe_C_Q)         0.128     3.073 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.056     3.129    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.099     3.228 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.163     3.392    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X51Y45         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.004     3.619    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X51Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.661     2.958    
    SLICE_X51Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     2.863    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.846%)  route 0.219ns (49.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X50Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDPE (Prop_fdpe_C_Q)         0.128     3.073 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.056     3.129    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.099     3.228 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.163     3.392    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X51Y45         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.004     3.619    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X51Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.661     2.958    
    SLICE_X51Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     2.863    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.318%)  route 0.520ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.520     3.521    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.921     3.536    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/C
                         clock pessimism             -0.634     2.902    
    SLICE_X68Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.831    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.318%)  route 0.520ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.520     3.521    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.921     3.536    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/C
                         clock pessimism             -0.634     2.902    
    SLICE_X68Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.831    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.318%)  route 0.520ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.520     3.521    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.921     3.536    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/C
                         clock pessimism             -0.634     2.902    
    SLICE_X68Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.831    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.318%)  route 0.520ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.520     3.521    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X69Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.921     3.536    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X69Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/C
                         clock pessimism             -0.634     2.902    
    SLICE_X69Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     2.807    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.419%)  route 0.625ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.625     3.625    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y58         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.920     3.535    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y58         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/C
                         clock pessimism             -0.634     2.901    
    SLICE_X68Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.830    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.419%)  route 0.625ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.625     3.625    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y58         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.920     3.535    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y58         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/C
                         clock pessimism             -0.634     2.901    
    SLICE_X68Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.830    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.419%)  route 0.625ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.625     3.625    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X68Y58         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.920     3.535    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X68Y58         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/C
                         clock pessimism             -0.634     2.901    
    SLICE_X68Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.830    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.762%)  route 0.754ns (84.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X71Y66         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        0.754     3.754    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X66Y55         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.921     3.536    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X66Y55         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/C
                         clock pessimism             -0.634     2.902    
    SLICE_X66Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     2.831    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        3.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.393ns (30.114%)  route 0.912ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.912     0.489    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y48         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y48         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.328     4.143    
                         clock uncertainty           -0.067     4.076    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.293     3.783    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.393ns (36.145%)  route 0.694ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.694     0.271    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X50Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X50Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.393ns (36.145%)  route 0.694ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.694     0.271    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X50Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X50Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.393ns (36.145%)  route 0.694ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.694     0.271    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X50Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X50Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.393ns (36.254%)  route 0.691ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.691     0.268    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.393ns (36.254%)  route 0.691ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.691     0.268    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.393ns (36.254%)  route 0.691ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.691     0.268    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.393ns (36.254%)  route 0.691ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 3.811 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.691     0.268    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.411     3.811    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.328     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.779    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.393ns (48.631%)  route 0.415ns (51.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 3.814 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.415    -0.008    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y40         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.414     3.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y40         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.344     4.158    
                         clock uncertainty           -0.067     4.091    
    SLICE_X49Y40         FDCE (Recov_fdce_C_CLR)     -0.293     3.798    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.393ns (50.183%)  route 0.390ns (49.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.527    -0.816    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.393    -0.423 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.390    -0.033    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y44         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y44         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.328     4.143    
                         clock uncertainty           -0.067     4.076    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.293     3.783    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  3.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.900%)  route 0.165ns (50.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.165    -0.073    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.472%)  route 0.222ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.222    -0.016    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X51Y44         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y44         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.425    -0.365    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.601%)  route 0.250ns (60.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.250     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y40         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.001    -0.791    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y40         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.404    -0.387    
    SLICE_X49Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.077%)  route 0.400ns (70.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.400     0.162    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.997    -0.795    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.425    -0.370    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.077%)  route 0.400ns (70.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X48Y43         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.400     0.162    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.997    -0.795    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.425    -0.370    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.624    





