{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827199175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827199175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:43:19 2019 " "Processing started: Sun Apr 21 11:43:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827199175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827199175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off precision_multiplier -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827199175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555827199306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment2/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tenbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenbit-Struct " "Found design unit 1: tenbit-Struct" {  } { { "tenbit.vhdl" "" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199780 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenbit " "Found entity 1: tenbit" {  } { { "tenbit.vhdl" "" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-design " "Found design unit 1: multiplier-design" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199781 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment2/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment2/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199783 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus II megafunction library" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1555827199783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-design " "Found design unit 1: mux-design" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199784 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "/home/student/Desktop/assignment2/mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precisionmultiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file precisionmultiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 precision_multiplier-design " "Found design unit 1: precision_multiplier-design" {  } { { "precisionmultiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555827199784 ""} { "Info" "ISGN_ENTITY_NAME" "1 precision_multiplier " "Found entity 1: precision_multiplier" {  } { { "precisionmultiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555827199784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555827199784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1555827199841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precision_multiplier precision_multiplier:add_instance " "Elaborating entity \"precision_multiplier\" for hierarchy \"precision_multiplier:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier precision_multiplier:add_instance\|multiplier:multiplier1 " "Elaborating entity \"multiplier\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\"" {  } { { "precisionmultiplier.vhdl" "multiplier1" { Text "/home/student/Desktop/assignment2/precisionmultiplier.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c1 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c1\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827199861 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c2 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c2\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827199861 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c3 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c3\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827199862 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c4 multiplier.vhdl(32) " "Verilog HDL or VHDL warning at multiplier.vhdl(32): object \"null_c4\" assigned a value but never read" {  } { { "multiplier.vhdl" "" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555827199862 "|DUT|precision_multiplier:add_instance|multiplier:multiplier1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux precision_multiplier:add_instance\|multiplier:multiplier1\|mux:mux2 " "Elaborating entity \"mux\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|mux:mux2\"" {  } { { "multiplier.vhdl" "mux2" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenbit precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1 " "Elaborating entity \"tenbit\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\"" {  } { { "multiplier.vhdl" "tenbit1" { Text "/home/student/Desktop/assignment2/multiplier.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0 " "Elaborating entity \"Full_Adder\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\"" {  } { { "tenbit.vhdl" "fa_0" { Text "/home/student/Desktop/assignment2/tenbit.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|AND_2:a1\"" {  } { { "Full_Adder.vhdl" "a1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|OR_2:o1\"" {  } { { "Full_Adder.vhdl" "o1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"precision_multiplier:add_instance\|multiplier:multiplier1\|tenbit:tenbit1\|Full_Adder:fa_0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "/home/student/Desktop/assignment2/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555827199910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1555827200537 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1555827200537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1555827200602 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1555827200602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1555827200602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1555827200602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827200649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:43:20 2019 " "Processing ended: Sun Apr 21 11:43:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827200649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827200649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827200649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827200649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827202148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827202149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:43:22 2019 " "Processing started: Sun Apr 21 11:43:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827202149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827202149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827202149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555827202199 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1555827202210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555827202279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555827202279 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1555827202417 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1555827202428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555827202517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555827202517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555827202517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555827202517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555827202517 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1555827202517 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[0\] " "Pin output_vector\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[0] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 419 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[1\] " "Pin output_vector\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[1] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 420 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[2\] " "Pin output_vector\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[2] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[3\] " "Pin output_vector\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[3] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[4\] " "Pin output_vector\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[4] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[5\] " "Pin output_vector\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[5] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 424 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[6\] " "Pin output_vector\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[6] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 425 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[7\] " "Pin output_vector\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[7] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[8\] " "Pin output_vector\[8\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[8] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[9\] " "Pin output_vector\[9\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[9] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[10\] " "Pin output_vector\[10\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[10] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 429 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[11\] " "Pin output_vector\[11\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[11] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 430 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[12\] " "Pin output_vector\[12\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[12] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 431 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[13\] " "Pin output_vector\[13\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[13] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 432 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[14\] " "Pin output_vector\[14\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[14] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 433 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[15\] " "Pin output_vector\[15\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[15] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 434 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[0\] " "Pin input_vector\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[0] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[8\] " "Pin input_vector\[8\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[8] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[11\] " "Pin input_vector\[11\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[11] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 414 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[3\] " "Pin input_vector\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[3] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[1\] " "Pin input_vector\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[1] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 404 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[10\] " "Pin input_vector\[10\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[10] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 413 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[9\] " "Pin input_vector\[9\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[9] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 412 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[2\] " "Pin input_vector\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[2] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 405 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[4\] " "Pin input_vector\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[4] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[12\] " "Pin input_vector\[12\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[12] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 415 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[5\] " "Pin input_vector\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[5] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[13\] " "Pin input_vector\[13\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[13] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 416 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[6\] " "Pin input_vector\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[6] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[14\] " "Pin input_vector\[14\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[14] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 417 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[7\] " "Pin input_vector\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[7] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 410 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[15\] " "Pin input_vector\[15\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[15] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment2/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment2/" { { 0 { 0 ""} 0 418 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555827202529 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1555827202529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1555827202588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1555827202589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1555827202589 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1555827202590 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1555827202591 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1555827202591 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1555827202591 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1555827202591 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1555827202593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1555827202593 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1555827202601 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1555827202604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1555827202605 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1555827202613 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1555827202613 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1555827202616 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1555827202617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1555827202617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1555827202617 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 16 16 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1555827202618 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1555827202618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1555827202618 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555827202620 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555827202620 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555827202620 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555827202620 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1555827202620 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1555827202620 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555827202630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1555827202713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555827202769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1555827202771 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1555827202885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555827202885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1555827202897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/student/Desktop/assignment2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1555827203019 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1555827203019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555827203035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1555827203036 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1555827203036 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1555827203036 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1555827203052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827203117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:43:23 2019 " "Processing ended: Sun Apr 21 11:43:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827203117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827203117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827203117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827203117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827204606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827204607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:43:24 2019 " "Processing started: Sun Apr 21 11:43:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827204607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827204607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta precision_multiplier -c DUT " "Command: quartus_sta precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827204607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1555827204634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555827204687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555827204751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555827204751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827204769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827204770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:43:24 2019 " "Processing started: Sun Apr 21 11:43:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827204770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827204770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827204770 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1555827204801 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1555827205013 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1555827205017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1555827205018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1555827205074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1555827205074 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1555827205074 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1555827205075 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1555827205076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827205093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:43:25 2019 " "Processing ended: Sun Apr 21 11:43:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827205093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827205093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827205093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827205093 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1555827205093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1555827205097 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1555827205108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1555827205114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1555827205114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827205138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:43:25 2019 " "Processing ended: Sun Apr 21 11:43:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827205138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827205138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827205138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827205138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555827206880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555827206880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:43:26 2019 " "Processing started: Sun Apr 21 11:43:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555827206880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555827206880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off precision_multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555827206880 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo /home/student/Desktop/assignment2/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"/home/student/Desktop/assignment2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1 1555827207123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555827207146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:43:27 2019 " "Processing ended: Sun Apr 21 11:43:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555827207146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555827207146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555827207146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827207146 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1555827207839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555827207840 ""}
