// Seed: 2849905768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.id_3 = 0;
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd25
) ();
  parameter id_1 = 1;
  logic _id_2;
  tri   id_3;
  wire  id_4;
  assign id_3 = -1;
  assign id_2 = id_1['b0];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_3 (
    input tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output wor id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8
);
  wor id_10, id_11, id_12;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
endmodule
