[via cost] 2
[read network flow solution] ON
[max compaction iteration num] 10
[compaction iteration] 5
net #0 netname: gated_hclk
net #1 netname: XTAL1
#71
net #2 netname: u_ahb_ram_genblk3_SRAMADDR[7]
net #3 netname: u_ahb_ram_genblk3_SRAMADDR[4]
net #4 netname: u_ahb_ram_genblk3_SRAMADDR[6]
net #5 netname: u_ahb_ram_genblk3_SRAMADDR[2]
net #6 netname: u_ahb_ram_genblk3_SRAMADDR[1]
net #7 netname: u_ahb_ram_genblk3_SRAMADDR[0]
net #8 netname: u_ahb_ram_genblk3_u_fpga_sram_n3
#71
net #9 netname: u_ahb_ram_genblk3_u_fpga_sram_n2
#26
net #10 netname: u_ahb_ram_genblk3_SRAMADDR[11]
net #11 netname: u_ahb_ram_genblk3_SRAMADDR[8]
net #12 netname: u_ahb_ram_genblk3_SRAMADDR[5]
net #13 netname: u_ahb_ram_genblk3_SRAMADDR[9]
net #14 netname: u_ahb_ram_genblk3_SRAMADDR[10]
net #15 netname: u_ahb_ram_genblk3_SRAMWDATA[28]
#17
net #16 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select
#30
net #17 netname: u_ahb_ram_genblk3_SRAMADDR[3]
net #18 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select
#51
net #19 netname: u_ahb_ram_genblk3_SRAMWDATA[25]
#70
net #20 netname: u_ahb_ram_genblk3_SRAMWDATA[30]
#61
net #21 netname: u_ahb_ram_genblk3_SRAMWDATA[22]
#22
net #22 netname: u_ahb_ram_genblk3_SRAMWDATA[23]
#65
net #23 netname: u_ahb_ram_genblk3_SRAMWDATA[29]
#69
net #24 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]
#4
net #25 netname: u_ahb_ram_genblk3_SRAMWDATA[20]
#63
net #26 netname: u_ahb_ram_genblk3_SRAMWDATA[31]
#23
net #27 netname: u_ahb_ram_genblk3_SRAMWDATA[19]
#49
net #28 netname: u_ahb_ram_genblk3_SRAMWDATA[27]
#0
net #29 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]
#27
net #30 netname: u_ahb_ram_genblk3_SRAMWDATA[26]
#5
net #31 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]
#50
net #32 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]
#54
net #33 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]
#25
net #34 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]
#32
net #35 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]
#18
net #36 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]
#24
net #37 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]
#68
net #38 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]
#8
net #39 netname: u_ahb_ram_genblk3_SRAMWDATA[21]
#29
net #40 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]
#36
net #41 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]
#47
net #42 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]
#45
net #43 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]
#56
net #44 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]
#15
net #45 netname: u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]
#19
net #46 netname: u_ahb_ram_genblk3_SRAMWDATA[17]
#7
net #47 netname: u_ahb_ram_genblk3_SRAMWDATA[16]
#38
net #48 netname: u_ahb_ram_genblk3_SRAMWDATA[18]
#40
net #49 netname: u_ahb_ram_genblk3_SRAMWDATA[24]
#21
net #50 netname: P1[1]
#33
net #51 netname: P1[3]
#39
net #52 netname: P0[14]
#46
net #53 netname: P1[5]
#35
net #54 netname: P0[8]
#52
net #55 netname: P0[15]
#20
net #56 netname: P0[9]
#60
net #57 netname: P1[11]
#12
net #58 netname: P0[11]
#16
net #59 netname: P1[12]
#3
net #60 netname: P0[4]
#13
net #61 netname: P0[13]
#66
net #62 netname: P0[2]
#59
net #63 netname: P1[0]
#64
net #64 netname: P0[1]
#1
net #65 netname: P1[7]
#2
net #66 netname: P1[10]
#9
net #67 netname: P1[8]
#10
net #68 netname: P0[5]
#14
net #69 netname: P0[12]
#11
net #70 netname: P1[13]
#67
net #71 netname: P0[3]
#6
net #72 netname: P1[15]
#62
net #73 netname: P0[7]
#55
net #74 netname: P1[9]
#53
net #75 netname: P1[2]
#58
net #76 netname: P0[6]
#28
net #77 netname: P1[14]
#41
net #78 netname: P0[0]
#57
net #79 netname: P0[10]
#42
net #80 netname: P1[6]
#48
net #81 netname: P1[4]
#43
net #82 netname: SWDIOTMS
#31
net #83 netname: NRST
#37
net #84 netname: SWCLKTCK
#44
gated_hclk
u_mem_context2/gated_hclk u_mem_context1/gated_hclk u_core_context/gated_hclk 
XTAL1
XTAL1 u_core_context/XTAL1 
u_ahb_ram_genblk3_SRAMADDR[7]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[7] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[7] u_core_context/u_ahb_ram_genblk3_SRAMADDR[7] 
u_ahb_ram_genblk3_SRAMADDR[4]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[4] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[4] u_core_context/u_ahb_ram_genblk3_SRAMADDR[4] 
u_ahb_ram_genblk3_SRAMADDR[6]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[6] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[6] u_core_context/u_ahb_ram_genblk3_SRAMADDR[6] 
u_ahb_ram_genblk3_SRAMADDR[2]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[2] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[2] u_core_context/u_ahb_ram_genblk3_SRAMADDR[2] 
u_ahb_ram_genblk3_SRAMADDR[1]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[1] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[1] u_core_context/u_ahb_ram_genblk3_SRAMADDR[1] 
u_ahb_ram_genblk3_SRAMADDR[0]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[0] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[0] u_core_context/u_ahb_ram_genblk3_SRAMADDR[0] 
u_ahb_ram_genblk3_u_fpga_sram_n3
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_n3 u_core_context/u_ahb_ram_genblk3_u_fpga_sram_n3 
u_ahb_ram_genblk3_u_fpga_sram_n2
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_n2 u_core_context/u_ahb_ram_genblk3_u_fpga_sram_n2 
u_ahb_ram_genblk3_SRAMADDR[11]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[11] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[11] u_core_context/u_ahb_ram_genblk3_SRAMADDR[11] 
u_ahb_ram_genblk3_SRAMADDR[8]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[8] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[8] u_core_context/u_ahb_ram_genblk3_SRAMADDR[8] 
u_ahb_ram_genblk3_SRAMADDR[5]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[5] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[5] u_core_context/u_ahb_ram_genblk3_SRAMADDR[5] 
u_ahb_ram_genblk3_SRAMADDR[9]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[9] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[9] u_core_context/u_ahb_ram_genblk3_SRAMADDR[9] 
u_ahb_ram_genblk3_SRAMADDR[10]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[10] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[10] u_core_context/u_ahb_ram_genblk3_SRAMADDR[10] 
u_ahb_ram_genblk3_SRAMWDATA[28]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[28] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[28] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select 
u_ahb_ram_genblk3_SRAMADDR[3]
u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[3] u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[3] u_core_context/u_ahb_ram_genblk3_SRAMADDR[3] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select 
u_ahb_ram_genblk3_SRAMWDATA[25]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[25] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[25] 
u_ahb_ram_genblk3_SRAMWDATA[30]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[30] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[30] 
u_ahb_ram_genblk3_SRAMWDATA[22]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[22] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[22] 
u_ahb_ram_genblk3_SRAMWDATA[23]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[23] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[23] 
u_ahb_ram_genblk3_SRAMWDATA[29]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[29] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[29] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4] 
u_ahb_ram_genblk3_SRAMWDATA[20]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[20] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[20] 
u_ahb_ram_genblk3_SRAMWDATA[31]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[31] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[31] 
u_ahb_ram_genblk3_SRAMWDATA[19]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[19] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[19] 
u_ahb_ram_genblk3_SRAMWDATA[27]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[27] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[27] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7] 
u_ahb_ram_genblk3_SRAMWDATA[26]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[26] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[26] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0] 
u_ahb_ram_genblk3_SRAMWDATA[21]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[21] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[21] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]
u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5] 
u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]
u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7] u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7] 
u_ahb_ram_genblk3_SRAMWDATA[17]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[17] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[17] 
u_ahb_ram_genblk3_SRAMWDATA[16]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[16] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[16] 
u_ahb_ram_genblk3_SRAMWDATA[18]
u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[18] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[18] 
u_ahb_ram_genblk3_SRAMWDATA[24]
u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[24] u_core_context/u_ahb_ram_genblk3_SRAMWDATA[24] 
P1[1]
P1[1] u_core_context/P1[1] 
P1[3]
P1[3] u_core_context/P1[3] 
P0[14]
P0[14] u_core_context/P0[14] 
P1[5]
P1[5] u_core_context/P1[5] 
P0[8]
P0[8] u_core_context/P0[8] 
P0[15]
P0[15] u_core_context/P0[15] 
P0[9]
P0[9] u_core_context/P0[9] 
P1[11]
P1[11] u_core_context/P1[11] 
P0[11]
P0[11] u_core_context/P0[11] 
P1[12]
P1[12] u_core_context/P1[12] 
P0[4]
P0[4] u_core_context/P0[4] 
P0[13]
P0[13] u_core_context/P0[13] 
P0[2]
P0[2] u_core_context/P0[2] 
P1[0]
P1[0] u_core_context/P1[0] 
P0[1]
P0[1] u_core_context/P0[1] 
P1[7]
P1[7] u_core_context/P1[7] 
P1[10]
P1[10] u_core_context/P1[10] 
P1[8]
P1[8] u_core_context/P1[8] 
P0[5]
P0[5] u_core_context/P0[5] 
P0[12]
P0[12] u_core_context/P0[12] 
P1[13]
P1[13] u_core_context/P1[13] 
P0[3]
P0[3] u_core_context/P0[3] 
P1[15]
P1[15] u_core_context/P1[15] 
P0[7]
P0[7] u_core_context/P0[7] 
P1[9]
P1[9] u_core_context/P1[9] 
P1[2]
P1[2] u_core_context/P1[2] 
P0[6]
P0[6] u_core_context/P0[6] 
P1[14]
P1[14] u_core_context/P1[14] 
P0[0]
P0[0] u_core_context/P0[0] 
P0[10]
P0[10] u_core_context/P0[10] 
P1[6]
P1[6] u_core_context/P1[6] 
P1[4]
P1[4] u_core_context/P1[4] 
SWDIOTMS
SWDIOTMS u_core_context/SWDIOTMS 
NRST
NRST u_core_context/NRST 
SWCLKTCK
SWCLKTCK u_core_context/SWCLKTCK 
[output_solution_to_json_2]
first pin: (670, 910, 1)  final pin: (670, 1070, 1) first pin: (310, 510, 1)  final pin: (310, 370, 1) first pin: (710, 510, 1)  final pin: (710, 370, 1) first pin: (790, 510, 1)  final pin: (790, 370, 1) first pin: (350, 510, 1)  final pin: (350, 330, 1) first pin: (390, 550, 1)  final pin: (350, 370, 1) first pin: (310, 550, 1)  final pin: (270, 370, 1) first pin: (790, 550, 1)  final pin: (790, 330, 1) first pin: (750, 550, 1)  final pin: (750, 330, 1) first pin: (750, 590, 1)  final pin: (830, 370, 1) first pin: (310, 590, 1)  final pin: (230, 370, 1) first pin: (350, 550, 1)  final pin: (310, 290, 1) first pin: (790, 590, 1)  final pin: (830, 330, 1) first pin: (710, 550, 1)  final pin: (750, 290, 1) first pin: (390, 630, 1)  final pin: (310, 330, 1) first pin: (750, 630, 1)  final pin: (870, 370, 1) first pin: (670, 550, 1)  final pin: (710, 290, 1) first pin: (350, 590, 1)  final pin: (270, 290, 1) first pin: (390, 590, 1)  final pin: (390, 250, 1) first pin: (590, 590, 1)  final pin: (710, 250, 1) first pin: (710, 590, 1)  final pin: (750, 210, 1) first pin: (590, 550, 1)  final pin: (670, 170, 1) first pin: (710, 630, 1)  final pin: (790, 290, 1) first pin: (630, 550, 1)  final pin: (750, 250, 1) first pin: (310, 630, 1)  final pin: (310, 250, 1) first pin: (470, 630, 1)  final pin: (350, 290, 1) first pin: (670, 590, 1)  final pin: (710, 210, 1) first pin: (550, 590, 1)  final pin: (390, 290, 1) first pin: (390, 710, 1)  final pin: (270, 330, 1) first pin: (430, 590, 1)  final pin: (390, 210, 1) first pin: (470, 590, 1)  final pin: (390, 170, 1) first pin: (630, 630, 1)  final pin: (830, 290, 1) first pin: (670, 670, 1)  final pin: (790, 250, 1) first pin: (390, 670, 1)  final pin: (350, 250, 1) first pin: (510, 630, 1)  final pin: (430, 170, 1) first pin: (470, 670, 1)  final pin: (350, 210, 1) first pin: (750, 670, 1)  final pin: (710, 170, 1) first pin: (630, 910, 1)  final pin: (630, 1070, 1) first pin: (470, 910, 1)  final pin: (450, 1070, 1) first pin: (390, 910, 1)  final pin: (410, 1070, 1) first pin: (550, 910, 1)  final pin: (530, 1070, 1) first pin: (350, 910, 1)  final pin: (330, 1070, 1) first pin: (710, 910, 1)  final pin: (750, 1070, 1) first pin: (310, 910, 1)  final pin: (230, 1070, 1) first pin: (750, 910, 1)  final pin: (850, 1070, 1) first pin: (310, 750, 1)  final pin: (30, 750, 1) first pin: (790, 750, 1)  final pin: (1070, 750, 1) first pin: (790, 710, 1)  final pin: (1070, 670, 1) first pin: (310, 710, 1)  final pin: (30, 670, 1) first pin: (310, 830, 1)  final pin: (30, 890, 1) first pin: (310, 790, 1)  final pin: (30, 850, 1) first pin: (790, 830, 1)  final pin: (1070, 890, 1) first pin: (790, 790, 1)  final pin: (1070, 850, 1) first pin: (790, 910, 1)  final pin: (970, 1070, 1) first pin: (750, 870, 1)  final pin: (890, 1070, 1) first pin: (790, 870, 1)  final pin: (1070, 970, 1) first pin: (750, 710, 1)  final pin: (1070, 630, 1) first pin: (310, 670, 1)  final pin: (30, 550, 1) first pin: (790, 670, 1)  final pin: (1070, 550, 1) first pin: (310, 870, 1)  final pin: (110, 1070, 1) first pin: (350, 710, 1)  final pin: (30, 630, 1) first pin: (350, 870, 1)  final pin: (150, 1070, 1) first pin: (350, 830, 1)  final pin: (30, 970, 1) first pin: (790, 630, 1)  final pin: (1070, 410, 1) first pin: (350, 670, 1)  final pin: (30, 450, 1) first pin: (350, 630, 1)  final pin: (30, 410, 1) first pin: (710, 670, 1)  final pin: (1070, 450, 1) first pin: (630, 590, 1)  final pin: (630, 30, 3) first pin: (430, 630, 1)  final pin: (450, 30, 3) first pin: (670, 630, 1)  final pin: (670, 30, 3) first pin: (510, 590, 1)  final pin: (550, 30, 3) first pin: (430, 670, 1)  final pin: (410, 30, 3) [file output] ../../output/design_data_cLoc-output.json
[output_signal_names_as_csv_table]
[output file] ../../output/pin_grid_u_core_context.csv
[output file] ../../output/pin_grid_u_mem_context1.csv
[output file] ../../output/pin_grid_u_mem_context2.csv
