// Seed: 4072988334
`define pp_11 0
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input id_5
    , id_11,
    output id_6,
    input id_7,
    input id_8,
    input reg id_9,
    output id_10
);
  always @(id_9) begin
    case (1)
      id_7: id_3 = id_11;
      id_7: id_4 = id_11 & 1;
      1: id_6 <= ~id_8;
      (1): id_0 = id_7;
      default: begin
        id_10 = id_5;
      end
    endcase
    id_0 <= 1'b0;
  end
endmodule
`timescale 1ps / 1 ps `timescale 1 ps / 1ps
module module_1 (
    input logic id_0,
    output id_1
);
  logic id_11;
  logic id_12;
  logic id_13 = id_5;
  assign id_4 = id_7;
endmodule
