<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>BFM -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BFM</h2>
      <p class="aml">Bitfield Move is usually accessed via one of its aliases, which are always preferred for disassembly.</p>
      <p class="aml">If &lt;imms&gt; is greater than or equal to &lt;immr&gt;, this copies a bitfield of (&lt;imms&gt;-&lt;immr&gt;+1) bits starting from bit position &lt;immr&gt; in the source register to the least significant bits of the destination register.</p>
      <p class="aml">If &lt;imms&gt; is less than &lt;immr&gt;, this copies a bitfield of (&lt;imms&gt;+1) bits from the least significant bits of the source register to bit position (regsize-&lt;immr&gt;) of the destination register, where regsize is the destination register size of 32 or 64 bits.</p>
      <p class="aml">In both cases the other bits of the destination register remain unchanged.</p>
    <p class="desc">This instruction is used by the aliases <a href="bfc_bfm.html" title="Bitfield Clear">BFC</a>, <a href="bfi_bfm.html" title="Bitfield insert">BFI</a>, and <a href="bfxil_bfm.html" title="Bitfield extract and insert at low end">BFXIL</a>.</p>
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td colspan="6" class="lr">immr</td><td colspan="6" class="lr">imms</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td colspan="2" class="droppedname">opc</td><td colspan="6"/><td/><td colspan="6"/><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; N == 0)</span></h4><a id="BFM_32M_bitfield"/><p class="asm-code">BFM  <a href="#sa_wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#sa_wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn&gt;</a>, #<a href="#sa_immr" title="Right rotate amount [0-31] (field &quot;immr&quot;)">&lt;immr&gt;</a>, #<a href="#sa_imms" title="Leftmost bit number to be moved from the source [0-31] (field &quot;imms&quot;)">&lt;imms&gt;</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; N == 1)</span></h4><a id="BFM_64M_bitfield"/><p class="asm-code">BFM  <a href="#sa_xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#sa_xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn&gt;</a>, #<a href="#sa_immr_1" title="Right rotate amount [0-63] (field &quot;immr&quot;)">&lt;immr&gt;</a>, #<a href="#sa_imms_1" title="Leftmost bit number to be moved from the source [0-63] (field &quot;imms&quot;)">&lt;imms&gt;</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer datasize = if sf == '1' then 64 else 32;

integer r;
bits(datasize) wmask;
bits(datasize) tmask;

if sf == '1' &amp;&amp; N != '1' then UNDEFINED;
if sf == '0' &amp;&amp; (N != '0' || immr&lt;5&gt; != '0' || imms&lt;5&gt; != '0') then UNDEFINED;

r = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr);
(wmask, tmask) = <a href="shared_pseudocode.html#impl-aarch64.DecodeBitMasks.5" title="function: (bits(M), bits(M)) DecodeBitMasks(bit immN, bits(6) imms, bits(6) immr, boolean immediate, integer M)">DecodeBitMasks</a>(N, imms, immr, FALSE, datasize);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd&gt;</td><td><a id="sa_wd"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn&gt;</td><td><a id="sa_wn"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="sa_xd"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="sa_xn"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;immr&gt;</td><td><a id="sa_immr"/>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_immr_1"/>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imms&gt;</td><td><a id="sa_imms"/>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_imms_1"/>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="bfc_bfm.html" title="Bitfield Clear">BFC</a></td><td class="notfirst"><span class="pseudocode">Rn == '11111' &amp;&amp; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imms) &lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr)</span></td></tr><tr><td><a href="bfi_bfm.html" title="Bitfield insert">BFI</a></td><td class="notfirst"><span class="pseudocode">Rn != '11111' &amp;&amp; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imms) &lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr)</span></td></tr><tr><td><a href="bfxil_bfm.html" title="Bitfield extract and insert at low end">BFXIL</a></td><td class="notfirst"><span class="pseudocode"><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imms) &gt;= <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr)</span></td></tr></tbody></table>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) dst = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[d, datasize];
bits(datasize) src = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, datasize];

// perform bitfield move on low bits
bits(datasize) bot = (dst AND NOT(wmask)) OR (<a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(src, r) AND wmask);

// combine extension bits and result bits
<a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, datasize] = (dst AND NOT(tmask)) OR (bot AND tmask);</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1:</p>
    <ul>
      <li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
      <li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
    </ul>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: 2022-12-14T23:21
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
