<root><simulation><result_generated_time />2023-05-16 15:02:25<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 8192, 'I': 200704, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 14), ('OY', 2)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<O />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 32)], [('C', 4), ('C', 16), ('K', 4), ('OX', 2), ('OX', 2)], []]<I />[[('K', 32), ('C', 4), ('C', 16), ('K', 4)], [('OX', 2), ('OX', 2)], []]<O />[[('K', 32), ('C', 4), ('C', 16)], [('K', 4), ('OX', 2), ('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 4, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 65536, 65536], 'I': [512, 1605632, 1605632], 'O': [256, 3211264, 3211264], 'O_partial': [256, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [1.0, 0.05, 0.0], 'O': [0.5, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.15, 0.0], 'I': [1.0, 0.15, 0.0], 'O': [0.5, 0.15, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [512, 1605632, 1605632], 'O': [256, 802816, 3211264], 'O_partial': [256, 0, 0], 'O_final': [0, 802816, 3211264]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32768, 32768], [32768, 8192], [8192, 0]]<I />[[802816, 200704], [200704, 200704], [200704, 0]]<O />[[(25288704, 25690112), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(25288704, 25690112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4096, 4096], [512, 128], [32, 0]]<I />[[100352, 25088], [3136, 3136], [784, 0]]<O />[[(3161088, 3211264), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([3161088, 3211264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />7864320</mac_count></basic_info><energy><total_energy />56559201.8<mem_energy_breakdown><W />[2.9, 65.8, 42.6]<I />[42.9, 621.5, 1044.2]<O />[2249.8, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />393216.0<total />56551800.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6962<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9093<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />36036<latency_cycle_without_data_loading />32768<ideal_computing_cycle />32768<data_loading><load_cycle_total />3268<load_cycle_individual />{'W': [4, 128, 0], 'I': [785, 3136, 0]}<load_cycle_combined />{'W': 128, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-32767], [-28644, -32736], [-32768, -32768]], 'I': [[-32767], [-6120, -3792], [-32768, -32768]], 'O': [[-32768], [-32704, -26496], [-26496, -31200]]}<mem_stall_cycle_shared />{'W': [[-32767], [-28644, 0], [0, 0]], 'I': [[-32767], [-6120, 0], [0, 0]], 'O': [[-32768], [-32704, -26496], [-26496, -31200]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 65536, 65536], 'I': [512, 1605632, 1605632], 'O': [256, 3211264, 3211264], 'O_partial': [256, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [256, 65536, 65536], 'I': [401408, 1605632, 1605632], 'O': [200704, 3211264, 3211264]}<loop_cycles_each_level />{'W': [32, 32768, 32768], 'I': [8192, 32768, 32768], 'O': [2048, 32768, 32768]}<top_ir_loop_size />{'W': [1, 4, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.1], [49.0, 49.0], [49.0, 49.0]], 'O': [[8.0, 0.1], [98.0, 98.0], [98.0, 98.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 2.0]], 'I': [[8.0, 0.2], [196.0, 49.0], [49.0, 49.0]], 'O': [[8.0, 8.0], [6272.0, 98.0], [98.0, 98.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.2], [196.0, 49.0], [49.0, 0]], 'O': [[8.0, 0.1], [98.0, 98.0], [98.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [302.0, 149.0], [51.0, 98.0]], 'I': [[8.0, 0.2], [302.0, 149.0], [51.0, 98.0]], 'O': [[8.0, 0.1], [302.0, 149.0], [51.0, 98.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 32768], [32, 32, 1024], [32768, 32768, 1]], 'I': [[1, 1, 32768], [2048, 8192, 4], [32768, 32768, 1]], 'O': [[1, 1, 32768], [2048, 2048, 16], [32768, 32768, 1]]}<trans_time_real />{'W': [[0, 1, 32768], [[4, 32, 1024], [0, 32, 1024]], [[128, 32768, 1], [32, 32768, 1]]], 'I': [[0, 1, 32768], [[8, 8192, 4], [784, 8192, 4]], [[3136, 32768, 1], [784, 32768, 1]]], 'O': [[0, 1, 32768], [[4, 2048, 16], [392, 2048, 16]], [[6272, 32768, 1], [1568, 32768, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -32], [-32640, -32736]], 'I': [[-1], [-2040, -1264], [-29632, -31984]], 'O': [[-1], [-2044, -1656], [-26496, -31200]]}<single_stall_count />{'W': [32767, 1023, 0], 'I': [32767, 3, 0], 'O': [32768, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [4092, 0], 'I': [2352, 0], 'O': [6272, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-32768, -32768], [-26496, -32768]], 1: [[-26324, -32768], [-26496, -26496]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>