# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lg_highlevel_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/seven_segment.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/sign_extension.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/writeback.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Writeback
# 
# Top level modules:
# 	Writeback
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/execute.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/decode.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/fetch.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/GitHub/Verilog_Pipeline {C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  lg_highlevel
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lg_highlevel 
# Loading work.lg_highlevel
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Fetch
# Loading work.Decode
# Loading work.SignExtension
# Loading work.Execute
# Loading work.Memory
# Loading work.SevenSeg
# Loading work.Writeback
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v(264): [TFMPC] - Too few port connections. Expected 4, found 3.
# 
#         Region: /lg_highlevel/pll0
# ** Warning: (vsim-3722) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v(264): [TFMPC] - Missing connection for port 'areset'.
# 
# ** Warning: (vsim-3015) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/decode.v(342): [PCDPC] - Port size (32 or 32) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/sign_extension.v(3).
# 
#         Region: /lg_highlevel/Decode0/SE0
# 
# do C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/simulation/modelsim/my_custom_view.do
# do wave.do
# ** Error: Cannot open macro file: wave.do
# Error in macro C:\Users\Chris\Documents\GitHub\Verilog_Pipeline\simulation\modelsim\my_custom_view.do line 1
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint sim:/lg_highlevel/*
restart -f
# ** Warning: (vsim-3017) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v(264): [TFMPC] - Too few port connections. Expected 4, found 3.
# 
#         Region: /lg_highlevel/pll0
# ** Warning: (vsim-3722) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v(264): [TFMPC] - Missing connection for port 'areset'.
# 
# ** Warning: (vsim-3015) C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/decode.v(342): [PCDPC] - Port size (32 or 32) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/sign_extension.v(3).
# 
#         Region: /lg_highlevel/Decode0/SE0
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: lg_highlevel.pll0.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL locked to incoming clock
# Time: 200000  Instance: lg_highlevel.pll0.altpll_component.stratixii_pll.pll1
# ** Note: $finish    : C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v(245)
#    Time: 1 ms  Iteration: 0  Instance: /lg_highlevel
# 1
# Break in Module lg_highlevel at C:/Users/Chris/Documents/GitHub/Verilog_Pipeline/lg_highlevel.v line 245
