# Compile of axis_pvp_gen_v2_tb.sv failed with 3 errors.
# Compile of axi_lite_master.sv was successful.
# Compile of axis_pvp_gen_v2.v failed with 1 errors.
# 3 compiles, 2 failed with 4 errors.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv' doesn't exist.
# Compile of axis_pvp_gen_v2_tb.sv failed with 2 errors.
# Compile of axi_lite_master.sv was successful.
# Compile of axis_pvp_gen_v2.v failed with 1 errors.
# 3 compiles, 2 failed with 3 errors.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv' doesn't exist.
# Compile of axis_pvp_gen_v2_tb.sv failed with 1 errors.
# Compile of axi_lite_master.sv was successful.
# Compile of axis_pvp_gen_v2.v failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv' doesn't exist.
# Compile of axis_pvp_gen_v2_tb.sv failed with 1 errors.
# Compile of axi_lite_master.sv was successful.
# Compile of axis_pvp_gen_v2.v failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
# Compile of axis_pvp_gen_v2_tb.sv failed with 1 errors.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axis_pvp_gen_v2.v failed with 1 errors.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v' doesn't exist.
# Compile of axis_pvp_gen_v2.v failed with 2 errors.
# Compile of axis_pvp_gen_v2.v was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:40:04 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(162): Module 'axil_slv' is not defined.
#  For instance 'axil_slv_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(237): Module 'no_mem_sweep' is not defined.
#  For instance 'no_mem_sweep_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 23:40:15 on Feb 26,2025, Elapsed time: 0:00:11
# Errors: 3, Warnings: 16
# Compile of axil_slv.v was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:41:34 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(162): Module 'axil_slv' is not defined.
#  For instance 'axil_slv_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(237): Module 'no_mem_sweep' is not defined.
#  For instance 'no_mem_sweep_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 23:41:37 on Feb 26,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 3
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:44:46 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): Module 'axil_slv' is not defined.
#  For instance 'axil_slv_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): Module 'no_mem_sweep' is not defined.
#  For instance 'no_mem_sweep_i' at path 'axis_pvp_gen_v2_tb.apg_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 23:44:49 on Feb 26,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 4
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:48:42 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(235): (vopt-2732) Module parameter 'N' not found for override.
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(322): Module 'arbiter' is not defined.
#  For instance 'arb_inst' at path 'axis_pvp_gen_v2_tb.apg_i.axil_slv_i'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 23:48:44 on Feb 26,2025, Elapsed time: 0:00:02
# Errors: 3, Warnings: 3
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:49:49 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(235): (vopt-2732) Module parameter 'N' not found for override.
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/arbiter.v(74): Module 'priority_encoder' is not defined.
#  For instance 'priority_encoder_inst' at path 'axis_pvp_gen_v2_tb.apg_i.axil_slv_i.arb_inst'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/arbiter.v(91): Module 'priority_encoder' is not defined.
#  For instance 'priority_encoder_masked' at path 'axis_pvp_gen_v2_tb.apg_i.axil_slv_i.arb_inst'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 23:49:51 on Feb 26,2025, Elapsed time: 0:00:02
# Errors: 4, Warnings: 3
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:51:20 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/arbiter.v(74): Module 'priority_encoder' is not defined.
#  For instance 'priority_encoder_inst' at path 'axis_pvp_gen_v2_tb.apg_i.axil_slv_i.arb_inst'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/arbiter.v(91): Module 'priority_encoder' is not defined.
#  For instance 'priority_encoder_masked' at path 'axis_pvp_gen_v2_tb.apg_i.axil_slv_i.arb_inst'
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 23:51:23 on Feb 26,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 2
# A time value could not be extracted from the current line
# Compile of priority_encoder.v was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 23:53:28 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(189): Module 'axi_vdma_0' is not defined.
#  For instance 'axi_vdma_i' at path 'axis_pvp_gen_v2_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 23:53:31 on Feb 26,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 3
# Errors: 1, Warnings: 0
# Compile of vdma.c failed with 1 errors.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axis_pvp_gen_v2_tb.sv failed with 1 errors.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:12:35 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_WDATA'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(35).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_RDATA'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(52).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_RRESP'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(53).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(12).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(17).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(31).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(32).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(37).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(42).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(56).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(57).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=54.
# Error loading design
# End time: 00:12:40 on Feb 27,2025, Elapsed time: 0:00:05
# Errors: 3, Warnings: 63
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
clear
# invalid command name "clear"
clean
clc
# invalid command name "clc"
clear
# invalid command name "clear"
clean








vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:17:39 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_WDATA'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(35).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_RDATA'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(52).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(158): (vopt-2241) Connection width does not match width of port 'M_AXI_RRESP'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(53).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(12).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(17).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(31).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 's_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(32).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(37).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(42).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(56).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(95): (vopt-2241) Connection width does not match width of port 'm_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(57).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=54.
# Error loading design
# End time: 00:17:43 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 55
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:26:04 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(161): (vopt-2241) Connection width does not match width of port 'M_AXI_RDATA'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(52).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(161): (vopt-2241) Connection width does not match width of port 'M_AXI_RRESP'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(53).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(12).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 's_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(31).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 's_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(32).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(37).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 'm_axi_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(56).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(98): (vopt-2241) Connection width does not match width of port 'm_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(57).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=51.
# Error loading design
# End time: 00:26:08 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 53
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:27:21 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(163): (vopt-2241) Connection width does not match width of port 'M_AXI_RRESP'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(53).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(12).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(32).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(37).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(57).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=48.
# Error loading design
# End time: 00:27:24 on Feb 27,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 50















vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:28:31 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(163): (vopt-2241) Connection width does not match width of port 'M_AXI_RRESP'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(53).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(12).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 's_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(32).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(37).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(100): (vopt-2241) Connection width does not match width of port 'm_axi_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(57).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=48.
# Error loading design
# End time: 00:28:34 on Feb 27,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 49
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:37:41 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(167): (vopt-2241) Connection width does not match width of port 'M_AXI_AWADDR'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(29).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(237): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(162): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=44.
# Error loading design
# End time: 00:37:46 on Feb 27,2025, Elapsed time: 0:00:05
# Errors: 3, Warnings: 47
# Compile of axis_pvp_gen_v2.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:40:18 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(167): (vopt-2241) Connection width does not match width of port 'M_AXI_AWADDR'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(29).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=43.
# Error loading design
# End time: 00:40:22 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 45
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of axi_spi_simple.vhd was successful.
















vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:44:50 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(167): (vopt-2241) Connection width does not match width of port 'M_AXI_AWADDR'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(29).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(67).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(68).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(69).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(70).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(71).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(72).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(73).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(74).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(75).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(76).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(79).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(80).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(82).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(83).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(84).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(89).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(90).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(91).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(92).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(93).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(94).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(95).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(96).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(97).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(98).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(99).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(100).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(101).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(102).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(103).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(104).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(105).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(106).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(107).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(104): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=43.
# Error loading design
# End time: 00:44:54 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 45
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv failed with 17 errors.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 1 failed with 17 errors.
# Compile of axil_slv.sv failed with 7 errors.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv failed with 1 errors.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv failed with 1 errors.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of axil_slv.sv failed with 1 errors.
# Compile of axil_slv.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 00:59:33 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 's_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(78).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(110).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(111).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(112).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(113).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(114).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(115).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(116).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(117).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(118).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(119).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(120).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(121).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(122).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(123).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(124).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(125).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(126).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(127).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(128).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=24.
# Error loading design
# End time: 00:59:37 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 31
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:03:19 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(110).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(111).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(112).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(113).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(114).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(115).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(116).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(117).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(118).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(119).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(120).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(121).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(123).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(124).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(125).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(126).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(127).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(128).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=22.
# Error loading design
# End time: 01:03:30 on Feb 27,2025, Elapsed time: 0:00:11
# Errors: 3, Warnings: 25
# Compile of axil_slv.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:05:54 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awprot'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(111).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(112).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_awready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(113).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(114).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wstrb'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(115).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(116).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_wready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(117).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(118).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(119).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_bready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(120).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(121).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(123).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_arready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(124).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(125).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rresp'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(126).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rvalid'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(127).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2241) Connection width does not match width of port 'm_axil_rready'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(128).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=21.
# Error loading design
# End time: 01:05:58 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 23
# A time value could not be extracted from the current line
# Compile of axil_slv.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:12:27 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'START_VAL_REG' not found in module 'axil_slv' (41st connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'STEP_SIZE_REG' not found in module 'axil_slv' (42nd connection).
# ** Error (suppressible): Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(163): (vopt-2912) Port 'OUTPUT_REG' not found in module 'axil_slv' (43rd connection).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 01:12:40 on Feb 27,2025, Elapsed time: 0:00:13
# Errors: 3, Warnings: 6
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv failed with 1 errors.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vlog-13069) Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv' doesn't exist.
# Compile of axis_pvp_gen_v2.sv was successful.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:16:26 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(169): (vopt-2241) Connection width does not match width of port 'M_AXI_ARADDR'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(46).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2685) [TFMPC] - Too few port connections for 'apg_i'.  Expected 42, found 41.
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2718) [TFMPC] - Missing connection for port 'mosi_output'.
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(240): (vopt-2958) Implicit wire 's0_axis_aclk' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:16:33 on Feb 27,2025, Elapsed time: 0:00:07
# Errors: 1, Warnings: 9
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:18:28 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2685) [TFMPC] - Too few port connections for 'apg_i'.  Expected 42, found 41.
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(106): (vopt-2718) [TFMPC] - Missing connection for port 'mosi_output'.
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(240): (vopt-2958) Implicit wire 's0_axis_aclk' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:18:39 on Feb 27,2025, Elapsed time: 0:00:11
# Errors: 1, Warnings: 7
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:21:32 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(236): (vopt-2241) Connection width does not match width of port 'mosi'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(18).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(161): (vopt-2241) Connection width does not match width of port 's_axil_rdata'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(81).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(238): (vopt-2958) Implicit wire 's0_axis_aclk' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:21:38 on Feb 27,2025, Elapsed time: 0:00:06
# Errors: 1, Warnings: 7
# A time value could not be extracted from the current line
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:23:11 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(240): (vopt-2958) Implicit wire 's0_axis_aclk' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:23:16 on Feb 27,2025, Elapsed time: 0:00:05
# Errors: 1, Warnings: 5
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:24:29 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(153): (vopt-3473) Component instance "U0 : spi_peripheral" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_spi_simple.vhd(178): (vopt-3473) Component instance "U1 : axi4_lite_interface_v1_0" is not bound.
#         Region: axis_pvp_gen_v2_tb.axi_spi_i
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:24:32 on Feb 27,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 4
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:29:50 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'axis_pvp_gen_v2_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv
# Error loading design
# End time: 01:29:52 on Feb 27,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 4
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:31:29 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# ** Fatal: (vsim-3363) The array length (1) of VHDL port 'mosi' does not match the width (32) of its Verilog connection (27th connection).
#    Time: 0 ps  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/axi_spi_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 210
# FATAL ERROR while loading design
# Error loading design
# End time: 01:31:40 on Feb 27,2025, Elapsed time: 0:00:11
# Errors: 1, Warnings: 2
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3363) The array length (1) of VHDL port 'mosi' does not match the width 
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3363) The array length (1) of VHDL port 'mosi' does not match the width ' doesn't exist.
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3363) The array length (1) of VHDL port 'mosi' does not match the width 
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3363) The array length (1) of VHDL port 'mosi' does not match the width ' doesn't exist.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:35:22 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# ** Fatal: (vsim-3363) The array length (1) of VHDL port 'miso' does not match the width (32) of its Verilog connection (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/axi_spi_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 209
# FATAL ERROR while loading design
# Error loading design
# End time: 01:35:32 on Feb 27,2025, Elapsed time: 0:00:10
# Errors: 1, Warnings: 2
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:36:21 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# ** Fatal: (vsim-3363) The array length (1) of VHDL port 'miso' does not match the width (32) of its Verilog connection (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/axi_spi_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 209
# FATAL ERROR while loading design
# Error loading design
# End time: 01:36:33 on Feb 27,2025, Elapsed time: 0:00:12
# Errors: 1, Warnings: 2
# Compile of axis_pvp_gen_v2_tb.sv was successful.








vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:38:10 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'saxi_awaddr' does not match the width (6) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/axi_spi_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 209
# FATAL ERROR while loading design
# Error loading design
# End time: 01:38:20 on Feb 27,2025, Elapsed time: 0:00:10
# Errors: 1, Warnings: 2
# Compile of axi_spi_simple.vhd failed with 1 errors.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:45:06 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(171): (vopt-2241) Connection width does not match width of port 'M_AXI_ARADDR'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axi_lite_master.sv(46).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(108): (vopt-2241) Connection width does not match width of port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(26).
# ** Warning: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv(108): (vopt-2241) Connection width does not match width of port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2.sv(51).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'saxi_araddr' does not match the width (6) of its Verilog connection (14th connection).
#    Time: 0 ps  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/axi_spi_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 209
# FATAL ERROR while loading design
# Error loading design
# End time: 01:45:12 on Feb 27,2025, Elapsed time: 0:00:06
# Errors: 1, Warnings: 6
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:46:27 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:46:32 on Feb 27,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:47:54 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:47:58 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:49:27 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:49:31 on Feb 27,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:51:23 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:51:29 on Feb 27,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:53:43 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:53:49 on Feb 27,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:55:31 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# End time: 01:55:36 on Feb 27,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# WLF Error: Simulation resolution of 1ps differs from current environment 1ns
# Failure during 'sim' dataset creation.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.axis_pvp_gen_v2_tb
# vsim -gui work.axis_pvp_gen_v2_tb 
# Start time: 01:57:48 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.axis_pvp_gen_v2_tb(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
add wave -position end  sim:/axis_pvp_gen_v2_tb/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_AWADDR
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_AWPROT
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_AWVALID
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_AWREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_WSTRB
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_WVALID
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_WREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_BRESP
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_BVALID
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_BREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_ARADDR
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_ARPROT
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_ARVALID
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_ARREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/GPO
add wave -position end  sim:/axis_pvp_gen_v2_tb/SS
add wave -position end  sim:/axis_pvp_gen_v2_tb/SSN
add wave -position end  sim:/axis_pvp_gen_v2_tb/SCLK
add wave -position end  sim:/axis_pvp_gen_v2_tb/MOSI_OUTPUT
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_WDATA
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_RDATA
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_RRESP
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_RREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_RVALID
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.axis_pvp_gen_v2_tb(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
run 20000
add wave -position end  sim:/axis_pvp_gen_v2_tb/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/SS
add wave -position end  sim:/axis_pvp_gen_v2_tb/SSN
add wave -position end  sim:/axis_pvp_gen_v2_tb/SCLK
add wave -position end  sim:/axis_pvp_gen_v2_tb/MOSI_OUTPUT
vsim -gui work.axis_pvp_gen_v2_tb -voptargs=+acc
# End time: 02:02:28 on Feb 27,2025, Elapsed time: 0:04:40
# Errors: 0, Warnings: 1
# vsim -gui work.axis_pvp_gen_v2_tb -voptargs="+acc" 
# Start time: 02:02:28 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_slv(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_lite_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "spi_peripheral(arch_imp)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/SS
add wave -position end  sim:/axis_pvp_gen_v2_tb/SSN
add wave -position end  sim:/axis_pvp_gen_v2_tb/SCLK
add wave -position end  sim:/axis_pvp_gen_v2_tb/MOSI_OUTPUT
run 1000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/S_AXI_AWADDR
add wave -position end  sim:/axis_pvp_gen_v2_tb/S_AXI_AWPROT
add wave -position end  sim:/axis_pvp_gen_v2_tb/S_AXI_AWVALID
add wave -position end  sim:/axis_pvp_gen_v2_tb/S_AXI_AWREADY
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awaddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awready
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 1000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wstrb
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wready
run 1000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bresp
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bready
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 1000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_araddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arready
run 1000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 2000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 2000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:27:41 on Feb 27,2025, Elapsed time: 0:25:13
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:27:42 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/START_VAL_REG
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/STEP_SIZE_REG
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:30:38 on Feb 27,2025, Elapsed time: 0:02:56
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:30:40 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:33:32 on Feb 27,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:33:32 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of axi_lite_master.sv was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of arbiter.v was successful.
# Compile of priority_encoder.v was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of spi_peripheral.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:35:02 on Feb 27,2025, Elapsed time: 0:01:30
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:35:03 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
# A time value could not be extracted from the current line
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/DEPTH
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/start_bits
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/start
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/step
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/counter
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/curr_val
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/next_val
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of arbiter.v was successful.
# Compile of axil_slv.v was successful.
# Compile of axis_pvp_gen_v2.v was successful.
# Compile of no_mem_sweep.sv was successful.
# Compile of priority_encoder.v was successful.
# Compile of pvp_fsm_gen.sv failed with 8 errors.
# Compile of pvp_gen_top.v failed with 1 errors.
# 14 compiles, 2 failed with 9 errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:40:19 on Feb 27,2025, Elapsed time: 0:05:16
# Errors: 0, Warnings: 10
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:40:19 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_slv(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 's_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 's_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'm_axi_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'm_axi_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v(51).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axis_pvp_gen_v2_tb.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (6) for port 's_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(66).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (6) for port 's_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(77).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (6) for port 'm_axil_awaddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(110).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (6) for port 'm_axil_araddr'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/axil_slv.sv(121).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/axil_slv_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (19) for port 'start'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 231
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (19) for port 'step'. The port definition is at: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/no_mem_sweep.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i File: Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/axis_pvp_gen_v2.v Line: 231
# Error opening Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3015) [PCDPC] - Port size (6) does not match connection size 
# Path name 'Z:/Documents/GitHub/hmc-qick/firmware/ip/axis_pvp_gen_v2/src/tb/pvp_gen_testing/(vsim-3015) [PCDPC] - Port size (6) does not match connection size ' doesn't exist.
# Compile of axis_pvp_gen_v2.v was successful.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:45:12 on Feb 27,2025, Elapsed time: 0:04:53
# Errors: 0, Warnings: 13
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:45:13 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_slv(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:47:24 on Feb 27,2025, Elapsed time: 0:02:11
# Errors: 0, Warnings: 7
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:47:24 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of no_mem_sweep.sv was successful.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:51:31 on Feb 27,2025, Elapsed time: 0:04:07
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:51:31 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
run 200
run 200
run 200
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/counter
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
# Compile of axis_pvp_gen_v2.sv was successful.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:54:05 on Feb 27,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:54:05 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/start
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/step
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/counter
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:56:18 on Feb 27,2025, Elapsed time: 0:02:13
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:56:19 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/counter
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_aclk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_aresetn
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 02:58:59 on Feb 27,2025, Elapsed time: 0:02:40
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 02:58:59 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/mosi_output
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 03:01:18 on Feb 27,2025, Elapsed time: 0:02:19
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 03:01:18 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 03:01:50 on Feb 27,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 03:01:50 on Feb 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
resetart -f
# invalid command name "resetart"
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 03:05:41 on Feb 27,2025, Elapsed time: 0:03:51
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 03:05:41 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/counter
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
200
# [200]
run 200
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/mosi_output
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv failed with 1 errors.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of axi_lite_master.sv was successful.
# Compile of axi_spi_simple.vhd was successful.
# Compile of axi4_lite_interface_v1_0.vhd was successful.
# Compile of axil_slv.sv was successful.
# Compile of axis_pvp_gen_v2.sv was successful.
# Compile of axis_pvp_gen_v2_tb.sv was successful.
# Compile of spi_peripheral.vhd was successful.
# Compile of no_mem_sweep.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.axis_pvp_gen_v2_tb
# End time: 03:16:01 on Feb 27,2025, Elapsed time: 0:10:20
# Errors: 0, Warnings: 4
# vsim -gui -voptargs="+acc" work.axis_pvp_gen_v2_tb 
# Start time: 03:16:02 on Feb 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_spi_simple(arch_imp)#1
# Loading work.spi_peripheral(arch_imp)#1
# Loading work.axi4_lite_interface_v1_0(arch_imp)#1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/clk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/rstn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/no_mem_sweep_i/mosi
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/mosi_output
run 20
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
add wave -position end  sim:/axis_pvp_gen_v2_tb/M_AXI_WDATA
resetart -f
# invalid command name "resetart"
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
run 200
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
run 200
add wave -position end  sim:/axis_pvp_gen_v2_tb/S_AXI_WDATA
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axis_pvp_gen_v2_tb(fast)
# Loading work.axis_pvp_gen_v2(fast)
# Loading work.axil_slv(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.no_mem_sweep(fast)
# Loading work.axi_lite_master(fast)
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/N
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_aclk
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_aresetn
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awaddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_awready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wstrb
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_wready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bresp
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_bready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_araddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_arready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_rdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_rresp
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_rvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/s_axi_rready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_awaddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_awprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_awvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_awready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_wdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_wstrb
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_wvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_wready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_bresp
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_bvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_bready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_araddr
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_arprot
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_arvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_arready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_rdata
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_rresp
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_rvalid
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/m_axi_rready
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/trigger
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/START_VAL_REG
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/STEP_SIZE_REG
add wave -position end  sim:/axis_pvp_gen_v2_tb/apg_i/mosi_output
run 2000
# Addressing configuration for axil_interconnect instance axis_pvp_gen_v2_tb.apg_i.axil_slv_i
#  0 ( 0): 00000000 / 24 -- 00000000-00ffffff
#  1 ( 0): 01000000 / 24 -- 01000000-01ffffff
#  2 ( 0): 02000000 / 24 -- 02000000-02ffffff
#  3 ( 0): 03000000 / 24 -- 03000000-03ffffff
#  4 ( 0): 04000000 / 24 -- 04000000-04ffffff
#  5 ( 0): 05000000 / 24 -- 05000000-05ffffff
#  6 ( 0): 06000000 / 24 -- 06000000-06ffffff
#  7 ( 0): 07000000 / 24 -- 07000000-07ffffff
#  8 ( 0): 08000000 / 24 -- 08000000-08ffffff
#  9 ( 0): 09000000 / 24 -- 09000000-09ffffff
# 10 ( 0): 0a000000 / 24 -- 0a000000-0affffff
# 11 ( 0): 0b000000 / 24 -- 0b000000-0bffffff
# 12 ( 0): 0c000000 / 24 -- 0c000000-0cffffff
# 13 ( 0): 0d000000 / 24 -- 0d000000-0dffffff
# 14 ( 0): 0e000000 / 24 -- 0e000000-0effffff
# 15 ( 0): 0f000000 / 24 -- 0f000000-0fffffff
# 16 ( 0): 10000000 / 24 -- 10000000-10ffffff
# 17 ( 0): 11000000 / 24 -- 11000000-11ffffff
# 18 ( 0): 12000000 / 24 -- 12000000-12ffffff
# 19 ( 0): 13000000 / 24 -- 13000000-13ffffff
# 20 ( 0): 14000000 / 24 -- 14000000-14ffffff
# 21 ( 0): 15000000 / 24 -- 15000000-15ffffff
# 22 ( 0): 16000000 / 24 -- 16000000-16ffffff
# 23 ( 0): 17000000 / 24 -- 17000000-17ffffff
# 24 ( 0): 18000000 / 24 -- 18000000-18ffffff
# 25 ( 0): 19000000 / 24 -- 19000000-19ffffff
# 26 ( 0): 1a000000 / 24 -- 1a000000-1affffff
# 27 ( 0): 1b000000 / 24 -- 1b000000-1bffffff
# 28 ( 0): 1c000000 / 24 -- 1c000000-1cffffff
# 29 ( 0): 1d000000 / 24 -- 1d000000-1dffffff
# 30 ( 0): 1e000000 / 24 -- 1e000000-1effffff
# 31 ( 0): 1f000000 / 24 -- 1f000000-1fffffff
