//----------------------------------------------------------------------
//--SAYEH (Simple Architecture Yet Enough Hardware) CPU
//----------------------------------------------------------------------
//Status Register

`timescale 1 ns /1 ns

module StatusRegister (Cin, Zin, SRload, clk, Cset, Creset, Cout, Zout);
input Cin, Zin, Cset, Creset;
input SRload, clk;
output Cout, Zout;
reg Cout, Zout;

	always @(negedge clk) 
		if (SRload == 1) begin
			Cout = Cin;
			Zout = Zin;
		end else if (Cset)
			Cout = 1;
		else if (Creset)
			Cout = 0;
		

endmodule



    
  
  