{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452700745900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452700745900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 16:59:05 2016 " "Processing started: Wed Jan 13 16:59:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452700745900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452700745900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GreenScreen -c GreenScreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452700745900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452700746323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de2_70_sopc.v 25 25 " "Found 25 design units, including 25 entities, in source file verilog/de2_70_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_SOPC_clock_0_in_arbitrator " "Found entity 1: DE2_70_SOPC_clock_0_in_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_SOPC_clock_0_out_arbitrator " "Found entity 2: DE2_70_SOPC_clock_0_out_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_s1_arbitrator " "Found entity 3: camera_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_debug_module_arbitrator " "Found entity 4: cpu_jtag_debug_module_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_data_master_arbitrator " "Found entity 5: cpu_data_master_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_instruction_master_arbitrator " "Found entity 6: cpu_instruction_master_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 7: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "8 lcd_control_slave_arbitrator " "Found entity 8: lcd_control_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 2262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "9 onchip_mem_s1_arbitrator " "Found entity 9: onchip_mem_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 2560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "10 pio_led_s1_arbitrator " "Found entity 10: pio_led_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "11 pll_pll_slave_arbitrator " "Found entity 11: pll_pll_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "12 sysid_control_slave_arbitrator " "Found entity 12: sysid_control_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "13 timer_s1_arbitrator " "Found entity 13: timer_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "14 timer_stamp_s1_arbitrator " "Found entity 14: timer_stamp_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4087 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "15 tristate_bridge_avalon_slave_arbitrator " "Found entity 15: tristate_bridge_avalon_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "16 tristate_bridge_bridge_arbitrator " "Found entity 16: tristate_bridge_bridge_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_s1_arbitrator " "Found entity 17: uart_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_70_SOPC_reset_pll_c0_system_domain_synch_module " "Found entity 18: DE2_70_SOPC_reset_pll_c0_system_domain_synch_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_70_SOPC_reset_clk_domain_synch_module " "Found entity 19: DE2_70_SOPC_reset_clk_domain_synch_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_70_SOPC " "Found entity 20: DE2_70_SOPC" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "21 ssram_lane0_module " "Found entity 21: ssram_lane0_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "22 ssram_lane1_module " "Found entity 22: ssram_lane1_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "23 ssram_lane2_module " "Found entity 23: ssram_lane2_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "24 ssram_lane3_module " "Found entity 24: ssram_lane3_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""} { "Info" "ISGN_ENTITY_NAME" "25 ssram " "Found entity 25: ssram" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seg7_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seg7_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_DIGIT " "Found entity 1: SEG7_DIGIT" {  } { { "verilog/SEG7_DIGIT.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DIGIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seg7_display.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seg7_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_DISPLAY " "Found entity 1: SEG7_DISPLAY" {  } { { "verilog/SEG7_DISPLAY.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DISPLAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_if " "Found entity 1: camera_if" {  } { { "verilog/camera_if.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/camera_if.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/camera.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "verilog/camera.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/camera.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "vga_controller vga_controller.v(20) " "Verilog Module Declaration warning at vga_controller.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"vga_controller\"" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "GreenScreen.v(279) " "Verilog HDL syntax warning at GreenScreen.v(279): extra block comment delimiter characters /* within block comment" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 279 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file greenscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 GreenScreen " "Found entity 1: GreenScreen" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawtorgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rawtorgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAWToRGB " "Found entity 1: RAWToRGB" {  } { { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer " "Found entity 1: LineBuffer" {  } { { "LineBuffer.v" "" { Text "E:/Kod/greenScreenFPGA/LineBuffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/resetdelay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/resetdelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetDelay " "Found entity 1: ResetDelay" {  } { { "verilog/ResetDelay.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ResetDelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GreenScreen " "Elaborating entity \"GreenScreen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452700746439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 GreenScreen.v(178) " "Verilog HDL assignment warning at GreenScreen.v(178): truncated value with size 32 to match size of target (2)" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 GreenScreen.v(188) " "Verilog HDL assignment warning at GreenScreen.v(188): truncated value with size 12 to match size of target (10)" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 GreenScreen.v(189) " "Verilog HDL assignment warning at GreenScreen.v(189): truncated value with size 12 to match size of target (10)" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 GreenScreen.v(190) " "Verilog HDL assignment warning at GreenScreen.v(190): truncated value with size 12 to match size of target (10)" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] GreenScreen.v(86) " "Output port \"oLEDG\[8\]\" at GreenScreen.v(86) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_DP GreenScreen.v(70) " "Output port \"oHEX0_DP\" at GreenScreen.v(70) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_DP GreenScreen.v(72) " "Output port \"oHEX1_DP\" at GreenScreen.v(72) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_DP GreenScreen.v(74) " "Output port \"oHEX2_DP\" at GreenScreen.v(74) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_DP GreenScreen.v(76) " "Output port \"oHEX3_DP\" at GreenScreen.v(76) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_DP GreenScreen.v(78) " "Output port \"oHEX4_DP\" at GreenScreen.v(78) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_DP GreenScreen.v(80) " "Output port \"oHEX5_DP\" at GreenScreen.v(80) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_DP GreenScreen.v(82) " "Output port \"oHEX6_DP\" at GreenScreen.v(82) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_DP GreenScreen.v(84) " "Output port \"oHEX7_DP\" at GreenScreen.v(84) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oI2C_SCLK GreenScreen.v(90) " "Output port \"oI2C_SCLK\" at GreenScreen.v(90) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "GreenScreen.v" "vga" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(63) " "Verilog HDL assignment warning at vga_controller.v(63): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(66) " "Verilog HDL assignment warning at vga_controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(124) " "Verilog HDL assignment warning at vga_controller.v(124): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(149) " "Verilog HDL assignment warning at vga_controller.v(149): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746455 "|GreenScreen|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:phase_loop " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:phase_loop\"" {  } { { "GreenScreen.v" "phase_loop" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:phase_loop\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:phase_loop\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:phase_loop\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:phase_loop\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:phase_loop\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:phase_loop\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""}  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1452700746486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetDelay ResetDelay:reset_delayer " "Elaborating entity \"ResetDelay\" for hierarchy \"ResetDelay:reset_delayer\"" {  } { { "GreenScreen.v" "reset_delayer" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAWToRGB RAWToRGB:image_conversion " "Elaborating entity \"RAWToRGB\" for hierarchy \"RAWToRGB:image_conversion\"" {  } { { "GreenScreen.v" "image_conversion" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer RAWToRGB:image_conversion\|line_buffer:L1 " "Elaborating entity \"line_buffer\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\"" {  } { { "RAWToRGB.v" "L1" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "verilog/line_buffer.v" "altshift_taps_component" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M512 " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746524 ""}  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1452700746524 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone II does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone II does not have M512 blocks -- using available memory blocks" {  } { { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1452700746586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fms " "Found entity 1: shift_taps_fms" {  } { { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_fms RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated " "Elaborating entity \"shift_taps_fms\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16d1 " "Found entity 1: altsyncram_16d1" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16d1 RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2 " "Elaborating entity \"altsyncram_16d1\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\"" {  } { { "db/shift_taps_fms.tdf" "altsyncram2" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cntr_3rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1 " "Elaborating entity \"cntr_3rf\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_fms.tdf" "cntr1" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr7 " "Elaborating entity \"cmpr_mdc\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr7\"" {  } { { "db/cntr_3rf.tdf" "cmpr7" { Text "E:/Kod/greenScreenFPGA/db/cntr_3rf.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pah " "Found entity 1: cntr_pah" {  } { { "db/cntr_pah.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cntr_pah.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452700746802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452700746802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pah RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_pah:cntr3 " "Elaborating entity \"cntr_pah\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_pah:cntr3\"" {  } { { "db/shift_taps_fms.tdf" "cntr3" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:camera_capture " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:camera_capture\"" {  } { { "GreenScreen.v" "camera_capture" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputFrameValid_fetch ccd_capture.v(110) " "Verilog HDL or VHDL warning at ccd_capture.v(110): object \"inputFrameValid_fetch\" assigned a value but never read" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452700746819 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_count_d ccd_capture.v(111) " "Verilog HDL or VHDL warning at ccd_capture.v(111): object \"y_count_d\" assigned a value but never read" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452700746819 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(68) " "Verilog HDL assignment warning at ccd_capture.v(68): truncated value with size 32 to match size of target (16)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746819 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(72) " "Verilog HDL assignment warning at ccd_capture.v(72): truncated value with size 32 to match size of target (16)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746819 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_capture.v(132) " "Verilog HDL assignment warning at ccd_capture.v(132): truncated value with size 32 to match size of target (1)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746819 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:i2c_Config " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:i2c_Config\"" {  } { { "GreenScreen.v" "i2c_Config" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(80) " "Verilog HDL assignment warning at I2C_CCD_Config.v(80): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746823 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(81) " "Verilog HDL assignment warning at I2C_CCD_Config.v(81): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746823 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(114) " "Verilog HDL assignment warning at I2C_CCD_Config.v(114): truncated value with size 32 to match size of target (25)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746823 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(119) " "Verilog HDL assignment warning at I2C_CCD_Config.v(119): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746824 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(144) " "Verilog HDL assignment warning at I2C_CCD_Config.v(144): truncated value with size 32 to match size of target (16)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746824 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(194) " "Verilog HDL assignment warning at I2C_CCD_Config.v(194): truncated value with size 32 to match size of target (6)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746824 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:i2c_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:i2c_Config\|I2C_Controller:u0\"" {  } { { "verilog/I2C_CCD_Config.v" "u0" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(32) " "Verilog HDL assignment warning at I2C_Controller.v(32): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746840 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(31) " "Verilog HDL assignment warning at I2C_Controller.v(31): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746840 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(44) " "Verilog HDL assignment warning at I2C_Controller.v(44): truncated value with size 32 to match size of target (7)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452700746840 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_DISPLAY SEG7_DISPLAY:segment_display " "Elaborating entity \"SEG7_DISPLAY\" for hierarchy \"SEG7_DISPLAY:segment_display\"" {  } { { "GreenScreen.v" "segment_display" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_DIGIT SEG7_DISPLAY:segment_display\|SEG7_DIGIT:u0 " "Elaborating entity \"SEG7_DIGIT\" for hierarchy \"SEG7_DISPLAY:segment_display\|SEG7_DIGIT:u0\"" {  } { { "verilog/SEG7_DISPLAY.v" "u0" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DISPLAY.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452700746840 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[11\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 369 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700747002 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[23\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 729 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700747002 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[35\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[35\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 1089 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700747002 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1452700747002 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1452700747002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1452700747742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_N1 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_N1\" and its non-tri-state driver." {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1452700747773 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1452700747773 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P1 " "Bidir \"GPIO_CLKOUT_P1\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1452700747773 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1452700747773 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] VCC pin " "The pin \"GPIO_1\[15\]\" is fed by VCC" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1452700747773 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1452700747773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 26 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 41 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 25 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1452700747789 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1452700747789 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700748029 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700748029 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700748029 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_N1~synth " "Node \"GPIO_CLKOUT_N1~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700748029 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1452700748029 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oI2C_SCLK GND " "Pin \"oI2C_SCLK\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oI2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452700748030 "|GreenScreen|oVGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1452700748030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1452700748748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452700749005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "No output dependent on input pin \"iCLK_50_2\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iCLK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "No output dependent on input pin \"iCLK_50_3\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iCLK_50_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|iKEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452700749105 "|GreenScreen|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452700749105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452700749105 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452700749105 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1452700749105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452700749105 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1452700749105 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1452700749105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452700749105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452700749136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 16:59:09 2016 " "Processing ended: Wed Jan 13 16:59:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452700749136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452700749136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452700749136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452700749136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452700750105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452700750105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 16:59:09 2016 " "Processing started: Wed Jan 13 16:59:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452700750105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1452700750105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1452700750105 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1452700750221 ""}
{ "Info" "0" "" "Project  = GreenScreen" {  } {  } 0 0 "Project  = GreenScreen" 0 0 "Fitter" 0 0 1452700750221 ""}
{ "Info" "0" "" "Revision = GreenScreen" {  } {  } 0 0 "Revision = GreenScreen" 0 0 "Fitter" 0 0 1452700750221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1452700750384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GreenScreen EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"GreenScreen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452700750399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452700750415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452700750415 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:phase_loop\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga_pll:phase_loop\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:phase_loop\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_pll:phase_loop\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1452700750468 ""}  } { { "altpll.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1452700750468 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452700750499 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1452700750515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1452700751380 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 3145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452700751380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 3146 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452700751380 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1452700751380 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1452700751395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GreenScreen.sdc " "Synopsys Design Constraints File file not found: 'GreenScreen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1452700751727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1452700751727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1452700751727 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1452700751743 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1452700751743 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452700751743 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452700751743 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " "   1.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452700751743 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      iCLK_50 " "  20.000      iCLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452700751743 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 phase_loop\|altpll_component\|pll\|clk\[0\] " "  10.000 phase_loop\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452700751743 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1452700751743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 59 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452700751796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:phase_loop\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node vga_pll:phase_loop\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } { { "altpll.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pll:phase_loop|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452700751796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:i2c_Config\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:i2c_Config\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 21 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:i2c_Config|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1898 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK~0" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 25 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:i2c_Config|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 2026 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 25 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:i2c_Config|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452700751796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ResetDelay:reset_delayer\|oRST_2  " "Automatically promoted node ResetDelay:reset_delayer\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ResetDelay:reset_delayer\|oRST_2~0 " "Destination node ResetDelay:reset_delayer\|oRST_2~0" {  } { { "verilog/ResetDelay.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ResetDelay.v" 8 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetDelay:reset_delayer|oRST_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:i2c_Config\|i2c_reset~0 " "Destination node I2C_CCD_Config:i2c_Config\|i2c_reset~0" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 121 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:i2c_Config|i2c_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oLEDG\[2\] " "Destination node oLEDG\[2\]" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { oLEDG[2] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[2\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1452700751796 ""}  } { { "verilog/ResetDelay.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ResetDelay.v" 8 -1 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetDelay:reset_delayer|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452700751796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1452700751959 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452700751959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452700751959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452700751959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452700751959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1452700751976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1452700751976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1452700751977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1452700751981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1452700751981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452700751981 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:phase_loop\|altpll:altpll_component\|pll clk\[0\] GPIO_CLKOUT_N1 " "PLL \"vga_pll:phase_loop\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_CLKOUT_N1\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 221 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 104 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1452700752059 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:phase_loop\|altpll:altpll_component\|pll clk\[0\] oVGA_CLOCK " "PLL \"vga_pll:phase_loop\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"oVGA_CLOCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 221 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 92 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1452700752059 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[0\] " "Node \"ENET_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[10\] " "Node \"ENET_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[11\] " "Node \"ENET_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[12\] " "Node \"ENET_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[13\] " "Node \"ENET_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[14\] " "Node \"ENET_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[15\] " "Node \"ENET_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[1\] " "Node \"ENET_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[2\] " "Node \"ENET_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[3\] " "Node \"ENET_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[4\] " "Node \"ENET_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[5\] " "Node \"ENET_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[6\] " "Node \"ENET_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[7\] " "Node \"ENET_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[8\] " "Node \"ENET_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[9\] " "Node \"ENET_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ15_AM1 " "Node \"FLASH_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[0\] " "Node \"FLASH_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[10\] " "Node \"FLASH_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[11\] " "Node \"FLASH_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[12\] " "Node \"FLASH_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[13\] " "Node \"FLASH_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[14\] " "Node \"FLASH_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[1\] " "Node \"FLASH_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[2\] " "Node \"FLASH_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[3\] " "Node \"FLASH_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[4\] " "Node \"FLASH_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[5\] " "Node \"FLASH_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[6\] " "Node \"FLASH_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[7\] " "Node \"FLASH_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[8\] " "Node \"FLASH_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[9\] " "Node \"FLASH_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[0\] " "Node \"SRAM_DPA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[1\] " "Node \"SRAM_DPA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[2\] " "Node \"SRAM_DPA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[3\] " "Node \"SRAM_DPA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[16\] " "Node \"SRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[17\] " "Node \"SRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[18\] " "Node \"SRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[19\] " "Node \"SRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[20\] " "Node \"SRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[21\] " "Node \"SRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[22\] " "Node \"SRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[23\] " "Node \"SRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[24\] " "Node \"SRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[25\] " "Node \"SRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[26\] " "Node \"SRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[27\] " "Node \"SRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[28\] " "Node \"SRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[29\] " "Node \"SRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[30\] " "Node \"SRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[31\] " "Node \"SRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iAUD_ADCDAT " "Node \"iAUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iAUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iENET_INT " "Node \"iENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iFLASH_RY_N " "Node \"iFLASH_RY_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iFLASH_RY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iIRDA_RXD " "Node \"iIRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iIRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ0 " "Node \"iOTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ1 " "Node \"iOTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT0 " "Node \"iOTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT1 " "Node \"iOTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_CLK27 " "Node \"iTD1_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[0\] " "Node \"iTD1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[1\] " "Node \"iTD1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[2\] " "Node \"iTD1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[3\] " "Node \"iTD1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[4\] " "Node \"iTD1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[5\] " "Node \"iTD1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[6\] " "Node \"iTD1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[7\] " "Node \"iTD1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_HS " "Node \"iTD1_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_VS " "Node \"iTD1_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_CLK27 " "Node \"iTD2_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[0\] " "Node \"iTD2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[1\] " "Node \"iTD2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[2\] " "Node \"iTD2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[3\] " "Node \"iTD2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[4\] " "Node \"iTD2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[5\] " "Node \"iTD2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[6\] " "Node \"iTD2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[7\] " "Node \"iTD2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_HS " "Node \"iTD2_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_VS " "Node \"iTD2_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RTS " "Node \"iUART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RXD " "Node \"iUART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_DACDAT " "Node \"oAUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_XCK " "Node \"oAUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[0\] " "Node \"oDRAM0_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[10\] " "Node \"oDRAM0_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[11\] " "Node \"oDRAM0_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[12\] " "Node \"oDRAM0_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[1\] " "Node \"oDRAM0_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[2\] " "Node \"oDRAM0_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[3\] " "Node \"oDRAM0_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[4\] " "Node \"oDRAM0_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[5\] " "Node \"oDRAM0_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[6\] " "Node \"oDRAM0_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[7\] " "Node \"oDRAM0_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[8\] " "Node \"oDRAM0_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[9\] " "Node \"oDRAM0_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[0\] " "Node \"oDRAM0_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[1\] " "Node \"oDRAM0_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CAS_N " "Node \"oDRAM0_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CKE " "Node \"oDRAM0_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CLK " "Node \"oDRAM0_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CS_N " "Node \"oDRAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_LDQM0 " "Node \"oDRAM0_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_RAS_N " "Node \"oDRAM0_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_UDQM1 " "Node \"oDRAM0_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_WE_N " "Node \"oDRAM0_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[0\] " "Node \"oDRAM1_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[10\] " "Node \"oDRAM1_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[11\] " "Node \"oDRAM1_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[12\] " "Node \"oDRAM1_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[1\] " "Node \"oDRAM1_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[2\] " "Node \"oDRAM1_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[3\] " "Node \"oDRAM1_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[4\] " "Node \"oDRAM1_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[5\] " "Node \"oDRAM1_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[6\] " "Node \"oDRAM1_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[7\] " "Node \"oDRAM1_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[8\] " "Node \"oDRAM1_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[9\] " "Node \"oDRAM1_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[0\] " "Node \"oDRAM1_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[1\] " "Node \"oDRAM1_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CAS_N " "Node \"oDRAM1_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CKE " "Node \"oDRAM1_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CLK " "Node \"oDRAM1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CS_N " "Node \"oDRAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_LDQM0 " "Node \"oDRAM1_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_RAS_N " "Node \"oDRAM1_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_UDQM1 " "Node \"oDRAM1_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_WE_N " "Node \"oDRAM1_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CLK " "Node \"oENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CMD " "Node \"oENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CS_N " "Node \"oENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOR_N " "Node \"oENET_IOR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOW_N " "Node \"oENET_IOW_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_RESET_N " "Node \"oENET_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[0\] " "Node \"oFLASH_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[10\] " "Node \"oFLASH_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[11\] " "Node \"oFLASH_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[12\] " "Node \"oFLASH_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[13\] " "Node \"oFLASH_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[14\] " "Node \"oFLASH_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[15\] " "Node \"oFLASH_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[16\] " "Node \"oFLASH_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[17\] " "Node \"oFLASH_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[18\] " "Node \"oFLASH_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[19\] " "Node \"oFLASH_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[1\] " "Node \"oFLASH_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[20\] " "Node \"oFLASH_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[21\] " "Node \"oFLASH_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[2\] " "Node \"oFLASH_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[3\] " "Node \"oFLASH_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[4\] " "Node \"oFLASH_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[5\] " "Node \"oFLASH_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[6\] " "Node \"oFLASH_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[7\] " "Node \"oFLASH_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[8\] " "Node \"oFLASH_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[9\] " "Node \"oFLASH_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_BYTE_N " "Node \"oFLASH_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_CE_N " "Node \"oFLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_OE_N " "Node \"oFLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_RST_N " "Node \"oFLASH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WE_N " "Node \"oFLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WP_N " "Node \"oFLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oIRDA_TXD " "Node \"oIRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_BLON " "Node \"oLCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_EN " "Node \"oLCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_ON " "Node \"oLCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RS " "Node \"oLCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RW " "Node \"oLCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[0\] " "Node \"oOTG_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[1\] " "Node \"oOTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_CS_N " "Node \"oOTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK0_N " "Node \"oOTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK1_N " "Node \"oOTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_OE_N " "Node \"oOTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_RESET_N " "Node \"oOTG_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_WE_N " "Node \"oOTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSD_CLK " "Node \"oSD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSC_N " "Node \"oSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSP_N " "Node \"oSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADV_N " "Node \"oSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[0\] " "Node \"oSRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[10\] " "Node \"oSRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[11\] " "Node \"oSRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[12\] " "Node \"oSRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[13\] " "Node \"oSRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[14\] " "Node \"oSRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[15\] " "Node \"oSRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[16\] " "Node \"oSRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[17\] " "Node \"oSRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[18\] " "Node \"oSRAM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[1\] " "Node \"oSRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[2\] " "Node \"oSRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[3\] " "Node \"oSRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[4\] " "Node \"oSRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[5\] " "Node \"oSRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[6\] " "Node \"oSRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[7\] " "Node \"oSRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[8\] " "Node \"oSRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[9\] " "Node \"oSRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[0\] " "Node \"oSRAM_BE_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[1\] " "Node \"oSRAM_BE_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[2\] " "Node \"oSRAM_BE_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[3\] " "Node \"oSRAM_BE_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE1_N " "Node \"oSRAM_CE1_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE2 " "Node \"oSRAM_CE2\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE3_N " "Node \"oSRAM_CE3_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CLK " "Node \"oSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_GW_N " "Node \"oSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_OE_N " "Node \"oSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_WE_N " "Node \"oSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD1_RESET_N " "Node \"oTD1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD2_RESET_N " "Node \"oTD2_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_CTS " "Node \"oUART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_TXD " "Node \"oUART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1452700752081 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1452700752081 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452700752097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452700753444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452700753815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452700753823 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452700754574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452700754574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452700754745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1452700756646 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452700756646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452700756963 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1452700757000 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452700757004 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "162 " "Found 162 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1452700757025 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1452700757025 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452700757395 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452700757450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452700757822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452700758354 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1452700758371 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1452700758548 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 89 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P1 a permanently disabled " "Pin GPIO_CLKOUT_P1 has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 105 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N1 a permanently enabled " "Pin GPIO_CLKOUT_N1 has a permanently enabled output enable" {  } { { "e:/programy/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programy/quartus/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programy/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 104 0 0 } } { "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programy/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Kod/greenScreenFPGA/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452700758550 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1452700758550 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1452700758554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Kod/greenScreenFPGA/GreenScreen.fit.smsg " "Generated suppressed messages file E:/Kod/greenScreenFPGA/GreenScreen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452700758710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 348 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 348 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452700759010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 16:59:19 2016 " "Processing ended: Wed Jan 13 16:59:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452700759010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452700759010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452700759010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452700759010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1452700759884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452700759884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 16:59:19 2016 " "Processing started: Wed Jan 13 16:59:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452700759884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1452700759884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1452700759885 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1452700762126 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1452700762218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452700762973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 16:59:22 2016 " "Processing ended: Wed Jan 13 16:59:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452700762973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452700762973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452700762973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1452700762973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1452700763519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1452700763933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452700763933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 16:59:23 2016 " "Processing started: Wed Jan 13 16:59:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452700763933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452700763933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GreenScreen -c GreenScreen " "Command: quartus_sta GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452700763933 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1452700764049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452700764186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452700764218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452700764218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GreenScreen.sdc " "Synopsys Design Constraints File file not found: 'GreenScreen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1452700764365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phase_loop\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{phase_loop\|altpll_component\|pll\|clk\[0\]\} \{phase_loop\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{phase_loop\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{phase_loop\|altpll_component\|pll\|clk\[0\]\} \{phase_loop\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764365 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1452700764380 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1452700764386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452700764402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.383 " "Worst-case setup slack is -3.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.383      -170.364 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -3.383      -170.364 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.758         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    2.758         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.908         0.000 iCLK_50  " "    2.908         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.638 " "Worst-case hold slack is -2.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.638        -2.638 iCLK_50  " "   -2.638        -2.638 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    0.195         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.500 " "Worst-case recovery slack is -2.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500       -54.641 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -2.500       -54.641 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.400         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    2.400         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.064         0.000 iCLK_50  " "   15.064         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.106 " "Worst-case removal slack is 2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.106         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    2.106         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556         0.000 iCLK_50  " "    3.556         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.552         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    5.552         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -71.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.500       -71.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    2.873         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764418 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1452700764587 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1452700764587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452700764634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.931 " "Worst-case setup slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931       -42.196 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.931       -42.196 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011         0.000 iCLK_50  " "    2.011         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.761         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    6.761         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.631 " "Worst-case hold slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 iCLK_50  " "   -1.631        -1.631 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    0.052         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.631 " "Worst-case recovery slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631       -13.248 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.631       -13.248 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.570         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    5.570         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.240         0.000 iCLK_50  " "   17.240         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    1.018         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.724         0.000 iCLK_50  " "    1.724         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.144         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    3.144         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -71.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.500       -71.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    2.873         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452700764665 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1452700764886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452700764919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452700764919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452700765035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 16:59:25 2016 " "Processing ended: Wed Jan 13 16:59:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452700765035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452700765035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452700765035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452700765035 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 458 s " "Quartus II Full Compilation was successful. 0 errors, 458 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452700765664 ""}
