// Seed: 1979727947
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2
);
  always @(posedge !id_2 or posedge id_1) force id_0 = id_2 == 'b0;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3
    , id_16,
    output supply1 id_4,
    output uwire id_5,
    input tri1 id_6
    , id_17,
    input uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply0 id_14
);
  always @(posedge 1) begin
    id_3 = id_13;
    $display;
  end
  module_0(
      id_4, id_11, id_13
  );
endmodule
