$date
	Sat Jul 18 00:52:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! ack $end
$var reg 1 " ack0 $end
$var reg 1 # ack1 $end
$var reg 1 $ ack2 $end
$var reg 1 % ack3 $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module ackor $end
$var wire 1 ! ack $end
$var wire 1 " ack0 $end
$var wire 1 # ack1 $end
$var wire 1 $ ack2 $end
$var wire 1 % ack3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#5
1&
#10
0&
0'
#15
1&
#20
1!
0&
1"
#25
1&
#30
0&
0"
1#
#35
1&
#40
0&
0#
1$
#45
1&
#50
0&
0$
1%
#55
1&
#60
0!
0&
0%
#65
1&
#70
0&
#75
1&
#80
0&
#85
1&
#90
0&
#95
1&
#100
0&
#105
1&
#110
0&
