
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022407                       # Number of seconds simulated
sim_ticks                                 22406753500                       # Number of ticks simulated
final_tick                                22406753500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171323                       # Simulator instruction rate (inst/s)
host_op_rate                                   334860                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91580952                       # Simulator tick rate (ticks/s)
host_mem_usage                                 703596                       # Number of bytes of host memory used
host_seconds                                   244.67                       # Real time elapsed on the host
sim_insts                                    41916959                       # Number of instructions simulated
sim_ops                                      81928953                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         117376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5125632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5243008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2666176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2666176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5238421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         228753889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233992310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5238421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5238421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118989839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118989839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118989839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5238421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        228753889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            352982149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004946136750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41659                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5242624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2664768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5243008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2666176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2656                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22406665500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41659                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    536.942743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   353.872432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.104567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2409     16.36%     16.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2594     17.62%     33.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1426      9.69%     43.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1267      8.61%     52.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          845      5.74%     58.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          670      4.55%     62.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          338      2.30%     64.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          524      3.56%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4650     31.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.948109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.846042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    653.220481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2484     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.719867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1569     63.11%     63.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.68%     63.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              858     34.51%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      1.65%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2486                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       117376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5125248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2664768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5238420.639562977478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 228736751.176380813122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118927001.182924598455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     76901250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2761728250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 358978797000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41930.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34483.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8617076.67                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1302704500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2838629500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  409580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15902.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34652.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       233.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     181311.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 56198940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29847675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               290926440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107897400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1082995680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            938983800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             55005600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4690214220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       487302720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2150494800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9892981155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            441.517829                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          20197226000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     57029000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     458120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8642855500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1268926250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1694326750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10285496000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 49016100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 26026110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               293953800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109447740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1011082800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            926672370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             50149920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4378377480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       414688320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2359577580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9620455140                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            429.355156                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          20240556500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     52170000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     427700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9559102250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1079929000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1686206000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9601646250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                16969550                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16969550                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            836101                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11316374                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  114104                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                665                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        11316374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           11298544                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17830                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4249                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8895302                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3268578                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         73140                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7890                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11506018                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           536                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         44813508                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11820432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       65336959                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16969550                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11412648                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      32026673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1673052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2456                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          395                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11505637                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                129415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           44687001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.814120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.362200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24228651     54.22%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   394765      0.88%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1444593      3.23%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1162009      2.60%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1909578      4.27%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   669440      1.50%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4153306      9.29%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2717993      6.08%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8006666     17.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             44687001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.378670                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.457975                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11854225                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13778292                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16707779                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1510179                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 836526                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              117524750                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 836526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12592367                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6960997                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3111                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17095170                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7198830                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              114505025                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                137101                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1124388                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 158369                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5283901                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           144381749                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             291756310                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        162531507                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5149                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             102640365                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 41741384                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 78                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             77                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6074465                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9963021                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3784051                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            919152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           241631                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  108542496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              279588                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101432876                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            157396                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26893130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     34585456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         156496                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      44687001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.269852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.288679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16423972     36.75%     36.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4988836     11.16%     47.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4331596      9.69%     57.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4727005     10.58%     68.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5379772     12.04%     80.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3337617      7.47%     87.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3472437      7.77%     95.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1648090      3.69%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              377676      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44687001                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1009052     90.24%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     81      0.01%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103343      9.24%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5638      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            247065      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87904116     86.66%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               724395      0.71%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    33      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1005      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  322      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 387      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9246812      9.12%     96.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3307972      3.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             503      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            214      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101432876                       # Type of FU issued
system.cpu.iq.rate                           2.263444                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1118138                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011023                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          248823108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         135711310                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99000279                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                5179                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4056                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2342                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              102301321                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2628                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           264798                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2925196                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       630227                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 836526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5714074                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                188779                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           108822084                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             11557                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9963021                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3784051                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              93409                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  46462                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                112435                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            160                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         719104                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       320464                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1039568                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99781933                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8924884                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1650943                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12193460                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12682665                       # Number of branches executed
system.cpu.iew.exec_stores                    3268576                       # Number of stores executed
system.cpu.iew.exec_rate                     2.226604                       # Inst execution rate
system.cpu.iew.wb_sent                       99192901                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99002621                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  77439818                       # num instructions producing a value
system.cpu.iew.wb_consumers                 116205813                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.209214                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.666402                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        26896027                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          123092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            836390                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     40819556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.007101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.572415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18567429     45.49%     45.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5578626     13.67%     59.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2538184      6.22%     65.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5394178     13.21%     78.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1934450      4.74%     83.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1214287      2.97%     86.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1454977      3.56%     89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       547072      1.34%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3590353      8.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     40819556                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             41916959                       # Number of instructions committed
system.cpu.commit.committedOps               81928953                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10191649                       # Number of memory references committed
system.cpu.commit.loads                       7037825                       # Number of loads committed
system.cpu.commit.membars                       82044                       # Number of memory barriers committed
system.cpu.commit.branches                   11390205                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1964                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81539894                       # Number of committed integer instructions.
system.cpu.commit.function_calls               112985                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       184469      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71065424     86.74%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485958      0.59%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             730      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             304      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            344      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7037486      8.59%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3153647      3.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          339      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          177      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81928953                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3590353                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    146054183                       # The number of ROB reads
system.cpu.rob.rob_writes                   221526054                       # The number of ROB writes
system.cpu.timesIdled                             982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          126507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    41916959                       # Number of Instructions Simulated
system.cpu.committedOps                      81928953                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.069102                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.069102                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.935364                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.935364                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                136198890                       # number of integer regfile reads
system.cpu.int_regfile_writes                83247546                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3762                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1878                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  67252340                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 41874075                       # number of cc regfile writes
system.cpu.misc_regfile_reads                39447721                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.524387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10984617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            387390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.355448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.524387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23946390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23946390                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7529696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7529696                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3067527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3067527                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10597223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10597223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10597223                       # number of overall hits
system.cpu.dcache.overall_hits::total        10597223                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1095980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1095980                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        86297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86297                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1182277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1182277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1182277                       # number of overall misses
system.cpu.dcache.overall_misses::total       1182277                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21111557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21111557000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5639273461                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5639273461                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  26750830461                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26750830461                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26750830461                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26750830461                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8625676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8625676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3153824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3153824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     11779500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11779500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11779500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11779500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127060                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027363                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.100367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.100367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100367                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19262.721035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19262.721035                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65347.271180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65347.271180                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22626.533766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22626.533766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22626.533766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22626.533766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       143645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             14974                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.592961                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       376525                       # number of writebacks
system.cpu.dcache.writebacks::total            376525                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       794104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       794104                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          779                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       794883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       794883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       794883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       794883                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301876                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        85518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85518                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       387394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       387394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387394                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5167593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5167593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5550819961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5550819961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10718412961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10718412961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10718412961                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10718412961                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032887                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17118.263790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17118.263790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64908.206003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64908.206003                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27667.989078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27667.989078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27667.989078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27667.989078                       # average overall mshr miss latency
system.cpu.dcache.replacements                 386366                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.707681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11504784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5267.758242                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.707681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23013450                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23013450                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11502600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11502600                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11502600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11502600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11502600                       # number of overall hits
system.cpu.icache.overall_hits::total        11502600                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3033                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3033                       # number of overall misses
system.cpu.icache.overall_misses::total          3033                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234440993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234440993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    234440993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234440993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234440993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234440993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11505633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11505633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11505633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11505633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11505633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11505633                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77296.733597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77296.733597                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77296.733597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77296.733597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77296.733597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77296.733597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5117                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.226667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1669                       # number of writebacks
system.cpu.icache.writebacks::total              1669                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          848                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          848                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2185                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2185                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    177962994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    177962994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    177962994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    177962994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    177962994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177962994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81447.594508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81447.594508                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81447.594508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81447.594508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81447.594508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81447.594508                       # average overall mshr miss latency
system.cpu.icache.replacements                   1669                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27044.784136                       # Cycle average of tags in use
system.l2.tags.total_refs                      777595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.440499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.908442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       415.380801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26597.494894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.811691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.825341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6303160                       # Number of tag accesses
system.l2.tags.data_accesses                  6303160                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       376525                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           376525                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1663                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1663                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             24585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24585                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                346                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        282716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282716                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               307301                       # number of demand (read+write) hits
system.l2.demand_hits::total                   307647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 346                       # number of overall hits
system.l2.overall_hits::.cpu.data              307301                       # number of overall hits
system.l2.overall_hits::total                  307647                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           60929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60929                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1836                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19160                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80089                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81925                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1836                       # number of overall misses
system.l2.overall_misses::.cpu.data             80089                       # number of overall misses
system.l2.overall_misses::total                 81925                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5157660000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5157660000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170991000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170991000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1685975000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1685975000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    170991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6843635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7014626000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170991000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6843635000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7014626000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       376525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       376525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1663                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1663                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         85514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       301876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           387390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               389572                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          387390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              389572                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.712503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712503                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.841430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841430                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063470                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.841430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.206740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210295                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.841430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.206740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210295                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84650.330713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84650.330713                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93132.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93132.352941                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87994.519833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87994.519833                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 93132.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85450.373959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85622.532804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93132.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85450.373959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85622.532804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41659                       # number of writebacks
system.l2.writebacks::total                     41659                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        60929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60929                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19159                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81923                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4548370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4548370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    152602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    152602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1494310500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1494310500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    152602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6042680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6195283000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    152602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6042680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6195283000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.712503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.712503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.840972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.840972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063466                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.840972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.206737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.840972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.206737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210290                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74650.330713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74650.330713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83162.125341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83162.125341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77995.224177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77995.224177                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83162.125341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75450.510688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75623.243778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83162.125341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75450.510688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75623.243778                       # average overall mshr miss latency
system.l2.replacements                          49600                       # number of replacements
system.membus.snoop_filter.tot_requests        130960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41659                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7379                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60929                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       212882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       212882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7909184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7909184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7909184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81922                       # Request fanout histogram
system.membus.reqLayer2.occupancy           312667000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          432672500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       777614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       388040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            565                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22406753500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            304060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       418184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85514                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1161154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1167189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       246400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48890560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49136960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49603                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2666368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           439179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001373                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 438576     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    603      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             439179                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          767001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3278994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         581087499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
