# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../M_AXI_LED_LOGIC.srcs/sources_1/new/Led_H1.vhd" \
"../../../../M_AXI_LED_LOGIC.srcs/sources_1/new/Led_Control.vhd" \

# Do not sort compile order
nosort
