void F_1 ( void )\r\n{\r\nV_1 [ V_2 ] = V_3 ;\r\nV_1 [ V_4 ] = V_5 ;\r\n}\r\nT_1 F_2 ( T_2 V_6 , T_3 V_7 , T_4 V_8 )\r\n{\r\nF_3 ( V_6 >= V_9 ||\r\nV_6 == V_10 ||\r\n! V_1 [ V_6 ] ) ;\r\nreturn F_4 ( V_1 [ V_6 ] + V_7 + V_8 ) ;\r\n}\r\nvoid F_5 ( T_1 V_11 , T_2 V_6 , T_3 V_7 , T_4 V_8 )\r\n{\r\nF_3 ( V_6 >= V_9 ||\r\nV_6 == V_10 ||\r\n! V_1 [ V_6 ] ) ;\r\nF_6 ( V_11 , V_1 [ V_6 ] + V_7 + V_8 ) ;\r\n}\r\nT_1 F_7 ( T_1 V_12 , T_1 V_13 , T_2 V_6 , T_3 V_7 ,\r\nT_4 V_8 )\r\n{\r\nT_1 V_14 ;\r\nV_14 = F_2 ( V_6 , V_7 , V_8 ) ;\r\nV_14 &= ~ V_12 ;\r\nV_14 |= V_13 ;\r\nF_5 ( V_14 , V_6 , V_7 , V_8 ) ;\r\nreturn V_14 ;\r\n}\r\nint F_8 ( T_2 V_15 , T_2 V_6 , T_3 V_7 ,\r\nT_4 V_16 )\r\n{\r\nT_1 V_14 ;\r\nV_14 = F_2 ( V_6 , V_7 , V_16 ) ;\r\nV_14 &= 1 << V_15 ;\r\nV_14 >>= V_15 ;\r\nreturn V_14 ;\r\n}\r\nint F_9 ( T_2 V_15 , T_2 V_6 , T_3 V_7 ,\r\nT_4 V_16 )\r\n{\r\nT_1 V_12 = 1 << V_15 ;\r\nF_7 ( V_12 , V_12 , V_6 , V_7 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nint F_10 ( T_2 V_15 , T_2 V_6 , T_3 V_7 ,\r\nT_4 V_16 )\r\n{\r\nint V_17 ;\r\nT_1 V_12 = 1 << V_15 ;\r\nT_4 V_18 = V_16 + V_19 ;\r\nif ( F_8 ( V_15 , V_6 , V_7 ,\r\nV_16 ) == 0 )\r\nreturn - V_20 ;\r\nF_7 ( 0xffffffff , V_12 , V_6 , V_7 ,\r\nV_18 ) ;\r\nF_7 ( V_12 , 0 , V_6 , V_7 , V_16 ) ;\r\nF_11 ( F_8 ( V_15 , V_6 , V_7 ,\r\nV_18 ) ,\r\nV_21 , V_17 ) ;\r\nreturn ( V_17 == V_21 ) ? - V_22 : 0 ;\r\n}\r\nvoid F_12 ( void )\r\n{\r\nT_1 V_14 ;\r\nT_3 V_23 ;\r\nif ( F_13 () )\r\nV_23 = V_24 ;\r\nelse if ( F_14 () )\r\nV_23 = V_25 ;\r\nelse if ( F_15 () )\r\nV_23 = V_26 ;\r\nelse\r\nreturn;\r\nV_14 = F_2 ( V_2 , V_23 ,\r\nV_27 ) ;\r\nV_14 |= V_28 ;\r\nF_5 ( V_14 , V_2 ,\r\nV_24 ,\r\nV_27 ) ;\r\nV_14 = F_2 ( V_2 ,\r\nV_24 ,\r\nV_27 ) ;\r\n}
