// Seed: 580335671
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_4 = ~id_2;
  type_7(
      id_2, id_2
  );
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  always @(posedge &id_1 or posedge 1 * id_3 + 1) id_2 <= 1;
endmodule
