Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 20 12:00:07 2019
| Host         : PTO1012 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ASM_multiplier_timing_summary_routed.rpt -pb ASM_multiplier_timing_summary_routed.pb -rpx ASM_multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : ASM_multiplier
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.532        0.000                      0                  213        0.193        0.000                      0                  213        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.532        0.000                      0                  197        0.193        0.000                      0                  197        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.809        0.000                      0                   16        0.824        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 U_DP/REG_N/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.931ns (47.218%)  route 2.159ns (52.782%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.628     5.149    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_DP/REG_N/dout_reg[1]/Q
                         net (fo=3, routed)           0.607     6.175    U_DP/REG_N/Q[0]
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.299     6.474 r  U_DP/REG_N/sum_u_carry_i_3/O
                         net (fo=1, routed)           0.000     6.474    U_DP/SUB/U_ADD/S[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.024 r  U_DP/SUB/U_ADD/sum_u_carry/CO[3]
                         net (fo=1, routed)           0.000     7.024    U_DP/SUB/U_ADD/sum_u_carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.358 r  U_DP/SUB/U_ADD/sum_u_carry__0/O[1]
                         net (fo=1, routed)           0.825     8.183    U_CNTRL/substraction[5]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.329     8.512 r  U_CNTRL/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.726     9.239    U_DP/REG_N/dout_reg[7]_1[5]
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.512    14.853    U_DP/REG_N/CLK
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.307    14.771    U_DP/REG_N/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_DP/REG_N/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.817ns (45.075%)  route 2.214ns (54.925%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.628     5.149    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_DP/REG_N/dout_reg[1]/Q
                         net (fo=3, routed)           0.607     6.175    U_DP/REG_N/Q[0]
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.299     6.474 r  U_DP/REG_N/sum_u_carry_i_3/O
                         net (fo=1, routed)           0.000     6.474    U_DP/SUB/U_ADD/S[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.024 r  U_DP/SUB/U_ADD/sum_u_carry/CO[3]
                         net (fo=1, routed)           0.000     7.024    U_DP/SUB/U_ADD/sum_u_carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.246 r  U_DP/SUB/U_ADD/sum_u_carry__0/O[0]
                         net (fo=1, routed)           0.797     8.043    U_CNTRL/substraction[4]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.327     8.370 r  U_CNTRL/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.810     9.180    U_DP/REG_N/dout_reg[7]_1[4]
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.512    14.853    U_DP/REG_N/CLK
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.329    14.749    U_DP/REG_N/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.637     8.812    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    deb_init/CLK
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[10]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.879    deb_init/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.637     8.812    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    deb_init/CLK
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[11]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.879    deb_init/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.637     8.812    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    deb_init/CLK
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[8]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.879    deb_init/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.573%)  route 2.840ns (77.427%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.637     8.812    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505    14.846    deb_init/CLK
    SLICE_X4Y21          FDRE                                         r  deb_init/count_reg[9]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.879    deb_init/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.899%)  route 2.788ns (77.101%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.585     8.760    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506    14.847    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDRE (Setup_fdre_C_CE)      -0.205    14.904    deb_init/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.899%)  route 2.788ns (77.101%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.585     8.760    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506    14.847    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDRE (Setup_fdre_C_CE)      -0.205    14.904    deb_init/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.899%)  route 2.788ns (77.101%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.585     8.760    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506    14.847    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[2]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDRE (Setup_fdre_C_CE)      -0.205    14.904    deb_init/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 deb_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_init/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.899%)  route 2.788ns (77.101%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.623     5.144    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  deb_init/count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.421    deb_init/count_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.545 f  deb_init/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.949     7.494    deb_init/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.618 f  deb_init/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.433     8.052    deb_init/eqOp__18
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.176 r  deb_init/count[0]_i_1__0/O
                         net (fo=20, routed)          0.585     8.760    deb_init/count[0]_i_1__0_n_0
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506    14.847    deb_init/CLK
    SLICE_X4Y19          FDRE                                         r  deb_init/count_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDRE (Setup_fdre_C_CE)      -0.205    14.904    deb_init/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_DP/REG_B/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_B/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.506%)  route 0.120ns (36.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    U_DP/REG_B/CLK
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  U_DP/REG_B/aux_reg[4]/Q
                         net (fo=2, routed)           0.120     1.757    U_CNTRL/Q[4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  U_CNTRL/aux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_DP/REG_B/aux_reg[7]_1[3]
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     1.987    U_DP/REG_B/CLK
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.609    U_DP/REG_B/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_DP/REG_B/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_B/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    U_DP/REG_B/CLK
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  U_DP/REG_B/aux_reg[7]/Q
                         net (fo=1, routed)           0.093     1.714    U_CNTRL/Q[7]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.103     1.817 r  U_CNTRL/aux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U_DP/REG_B/aux_reg[7]_1[6]
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     1.986    U_DP/REG_B/CLK
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.132     1.605    U_DP/REG_B/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_B/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.648%)  route 0.189ns (50.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    U_CNTRL/CLK
    SLICE_X5Y16          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_CNTRL/FSM_onehot_STATE_reg[3]/Q
                         net (fo=10, routed)          0.189     1.801    U_CNTRL/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  U_CNTRL/aux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_DP/REG_B/aux_reg[7]_1[1]
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     1.987    U_DP/REG_B/CLK
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.630    U_DP/REG_B/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_B/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    U_CNTRL/CLK
    SLICE_X5Y16          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_CNTRL/FSM_onehot_STATE_reg[3]/Q
                         net (fo=10, routed)          0.196     1.808    U_CNTRL/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  U_CNTRL/aux[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_DP/REG_B/aux_reg[7]_1[4]
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     1.986    U_DP/REG_B/CLK
    SLICE_X2Y16          FDRE                                         r  U_DP/REG_B/aux_reg[4]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.628    U_DP/REG_B/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_B/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.483%)  route 0.198ns (51.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    U_CNTRL/CLK
    SLICE_X5Y16          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_CNTRL/FSM_onehot_STATE_reg[3]/Q
                         net (fo=10, routed)          0.198     1.810    U_CNTRL/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.045     1.855 r  U_CNTRL/aux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_DP/REG_B/aux_reg[7]_1[0]
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     1.987    U_DP/REG_B/CLK
    SLICE_X2Y15          FDRE                                         r  U_DP/REG_B/aux_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.630    U_DP/REG_B/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.715%)  route 0.176ns (48.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    U_CNTRL/CLK
    SLICE_X1Y15          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U_CNTRL/FSM_onehot_STATE_reg[2]/Q
                         net (fo=19, routed)          0.176     1.792    U_CNTRL/FSM_onehot_STATE_reg[2]_0[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.048     1.840 r  U_CNTRL/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    U_DP/REG_N/dout_reg[7]_1[1]
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.107     1.614    U_DP/REG_N/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.706%)  route 0.177ns (48.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    U_CNTRL/CLK
    SLICE_X1Y15          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U_CNTRL/FSM_onehot_STATE_reg[2]/Q
                         net (fo=19, routed)          0.177     1.793    U_CNTRL/FSM_onehot_STATE_reg[2]_0[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.049     1.842 r  U_CNTRL/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    U_DP/REG_N/dout_reg[7]_1[3]
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[3]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.107     1.614    U_DP/REG_N/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.315%)  route 0.176ns (48.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    U_CNTRL/CLK
    SLICE_X1Y15          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U_CNTRL/FSM_onehot_STATE_reg[2]/Q
                         net (fo=19, routed)          0.176     1.792    U_CNTRL/FSM_onehot_STATE_reg[2]_0[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  U_CNTRL/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    U_DP/REG_N/dout_reg[7]_1[0]
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.091     1.598    U_DP/REG_N/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CNTRL/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.174%)  route 0.177ns (48.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    U_CNTRL/CLK
    SLICE_X1Y15          FDRE                                         r  U_CNTRL/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_CNTRL/FSM_onehot_STATE_reg[2]/Q
                         net (fo=19, routed)          0.177     1.793    U_CNTRL/FSM_onehot_STATE_reg[2]_0[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.045     1.838 r  U_CNTRL/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    U_DP/REG_N/dout_reg[7]_1[2]
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.092     1.599    U_DP/REG_N/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_DP/REG_A/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_A/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    U_DP/REG_A/CLK
    SLICE_X1Y16          FDRE                                         r  U_DP/REG_A/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_DP/REG_A/aux_reg[0]/Q
                         net (fo=3, routed)           0.168     1.782    U_CNTRL/aux_reg[3][0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.042     1.824 r  U_CNTRL/aux[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    U_DP/REG_A/D[1]
    SLICE_X1Y16          FDRE                                         r  U_DP/REG_A/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     1.986    U_DP/REG_A/CLK
    SLICE_X1Y16          FDRE                                         r  U_DP/REG_A/aux_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.580    U_DP/REG_A/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    U_CNTRL/FSM_onehot_STATE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    U_CNTRL/FSM_onehot_STATE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    U_CNTRL/FSM_onehot_STATE_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    U_DP/REG_A/aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    U_DP/REG_A/aux_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    U_DP/REG_A/aux_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    U_DP/REG_A/aux_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    U_CNTRL/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    U_CNTRL/FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    U_CNTRL/FSM_onehot_STATE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    U_CNTRL/FSM_onehot_STATE_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    U_CNTRL/FSM_onehot_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    U_DP/REG_A/aux_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.642ns (23.652%)  route 2.072ns (76.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.999     7.863    U_DP/REG_N/AR[0]
    SLICE_X4Y15          FDCE                                         f  U_DP/REG_N/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_DP/REG_N/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.642ns (23.652%)  route 2.072ns (76.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.999     7.863    U_DP/REG_N/AR[0]
    SLICE_X4Y15          FDCE                                         f  U_DP/REG_N/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_DP/REG_N/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.642ns (23.652%)  route 2.072ns (76.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.999     7.863    U_DP/REG_N/AR[0]
    SLICE_X4Y15          FDCE                                         f  U_DP/REG_N/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_DP/REG_N/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.642ns (23.652%)  route 2.072ns (76.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.999     7.863    U_DP/REG_N/AR[0]
    SLICE_X4Y15          FDCE                                         f  U_DP/REG_N/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_N/CLK
    SLICE_X4Y15          FDCE                                         r  U_DP/REG_N/dout_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_DP/REG_N/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.130%)  route 1.913ns (74.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.839     7.703    U_DP/REG_N/AR[0]
    SLICE_X3Y16          FDCE                                         f  U_DP/REG_N/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.512    14.853    U_DP/REG_N/CLK
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.687    U_DP/REG_N/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.130%)  route 1.913ns (74.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.839     7.703    U_DP/REG_N/AR[0]
    SLICE_X3Y16          FDCE                                         f  U_DP/REG_N/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.512    14.853    U_DP/REG_N/CLK
    SLICE_X3Y16          FDCE                                         r  U_DP/REG_N/dout_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.687    U_DP/REG_N/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.687%)  route 1.764ns (73.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.690     7.554    U_DP/REG_N/AR[0]
    SLICE_X4Y16          FDCE                                         f  U_DP/REG_N/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.510    14.851    U_DP/REG_N/CLK
    SLICE_X4Y16          FDCE                                         r  U_DP/REG_N/dout_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    U_DP/REG_N/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.687%)  route 1.764ns (73.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.690     7.554    U_DP/REG_N/AR[0]
    SLICE_X4Y16          FDCE                                         f  U_DP/REG_N/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.510    14.851    U_DP/REG_N/CLK
    SLICE_X4Y16          FDCE                                         r  U_DP/REG_N/dout_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    U_DP/REG_N/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.642ns (26.900%)  route 1.745ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.671     7.535    U_DP/REG_ACC/AR[0]
    SLICE_X2Y17          FDCE                                         f  U_DP/REG_ACC/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_ACC/CLK
    SLICE_X2Y17          FDCE                                         r  U_DP/REG_ACC/dout_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Recov_fdce_C_CLR)     -0.319    14.772    U_DP/REG_ACC/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 deb_rst/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.642ns (26.900%)  route 1.745ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.627     5.148    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  deb_rst/xSync_reg/Q
                         net (fo=24, routed)          1.074     6.740    deb_rst/xSync
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.864 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.671     7.535    U_DP/REG_ACC/AR[0]
    SLICE_X2Y17          FDCE                                         f  U_DP/REG_ACC/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.852    U_DP/REG_ACC/CLK
    SLICE_X2Y17          FDCE                                         r  U_DP/REG_ACC/dout_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Recov_fdce_C_CLR)     -0.319    14.772    U_DP/REG_ACC/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.036%)  route 0.499ns (66.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.185     2.216    U_DP/REG_ACC/AR[0]
    SLICE_X1Y19          FDCE                                         f  U_DP/REG_ACC/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    U_DP/REG_ACC/CLK
    SLICE_X1Y19          FDCE                                         r  U_DP/REG_ACC/dout_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    U_DP/REG_ACC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.246ns (29.918%)  route 0.576ns (70.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.263     2.293    U_DP/REG_ACC/AR[0]
    SLICE_X2Y17          FDCE                                         f  U_DP/REG_ACC/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_ACC/CLK
    SLICE_X2Y17          FDCE                                         r  U_DP/REG_ACC/dout_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.419    U_DP/REG_ACC/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_ACC/dout_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.246ns (29.918%)  route 0.576ns (70.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.263     2.293    U_DP/REG_ACC/AR[0]
    SLICE_X2Y17          FDCE                                         f  U_DP/REG_ACC/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    U_DP/REG_ACC/CLK
    SLICE_X2Y17          FDCE                                         r  U_DP/REG_ACC/dout_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.419    U_DP/REG_ACC/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.246ns (28.729%)  route 0.610ns (71.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.297     2.327    U_DP/REG_N/AR[0]
    SLICE_X4Y16          FDCE                                         f  U_DP/REG_N/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.984    U_DP/REG_N/CLK
    SLICE_X4Y16          FDCE                                         r  U_DP/REG_N/dout_reg[6]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    U_DP/REG_N/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 deb_rst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/REG_N/dout_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.246ns (28.729%)  route 0.610ns (71.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    deb_rst/CLK
    SLICE_X2Y18          FDRE                                         r  deb_rst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  deb_rst/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.313     1.933    deb_rst/state[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.098     2.031 f  deb_rst/FSM_onehot_STATE[4]_i_1/O
                         net (fo=37, routed)          0.297     2.327    U_DP/REG_N/AR[0]
    SLICE_X4Y16          FDCE                                         f  U_DP/REG_N/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.984    U_DP/REG_N/CLK
    SLICE_X4Y16          FDCE                                         r  U_DP/REG_N/dout_reg[7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    U_DP/REG_N/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.913    





