$date
	Sat Sep 19 00:02:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_output_buffer $end
$var wire 24 ! phase_out [23:0] $end
$var reg 1 " en $end
$var reg 12 # memory1 [11:0] $end
$var reg 12 $ memory2 [11:0] $end
$scope module ob1 $end
$var wire 1 " en $end
$var wire 12 % memory1 [11:0] $end
$var wire 12 & memory2 [11:0] $end
$var reg 24 ' phase_out [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b11001000 &
b1100100 %
b11001000 $
b1100100 #
0"
bx !
$end
#2000
b1100100000011001000 !
b1100100000011001000 '
1"
#5000
b100 $
b100 &
b101 #
b101 %
#10000
0"
