KEY LIBERO "11.8"
KEY CAPTURE "11.8.2.4"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "IGLOO2"
KEY VendorTechnology_Die "PA4MGL2500_N"
KEY VendorTechnology_Package "vf256"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4MGL2500_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\hbreslin\Desktop\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\IGL2_MIV_RV32IMA_BaseDesign"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "PROC_SUBSYSTEM::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAPB3_LIB
COREAXITOAHBL
COREJTAGDEBUG_LIB
CORETIMER_LIB
COREAHBLSRAM_LIB
CORESPI_LIB
MIRSLV2MIRMSTRBRIDGE_AHB_LIB
CORERISCV_AXI4_LIB
CORERISCVRV32IMA_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_MIRSLV2MIRMSTRBRIDGE_AHB_LIB
ALIAS=MIRSLV2MIRMSTRBRIDGE_AHB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCV_AXI4_LIB
ALIAS=CORERISCV_AXI4_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCVRV32IMA_LIB
ALIAS=CORERISCVRV32IMA_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1512993956"
SIZE="4344"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512993956"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1512383294"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512383294"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512383294"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512383294"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512383294"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1512383296"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512383294"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1512993958"
SIZE="2657"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512993958"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512383298"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512383298"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512383298"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512383298"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1512383298"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1512383298"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1512383298"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1512383298"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512383298"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1512993958"
SIZE="2736"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512993958"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1512383300"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1512383300"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1512383300"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1512383300"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512383300"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf,actgen_cxf"
STATE="utd"
TIME="1512993730"
SIZE="485"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v,hdl"
STATE="utd"
TIME="1512993730"
SIZE="26681"
PARENT="<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf,actgen_cxf"
STATE="utd"
TIME="1512993730"
SIZE="475"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v,hdl"
STATE="utd"
TIME="1512993732"
SIZE="25365"
PARENT="<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512383304"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1512993962"
SIZE="2725"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512993962"
SIZE="4093"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1512383304"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1512383304"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1512993962"
SIZE="679"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1512383304"
SIZE="9851"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1512383304"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1512993732"
SIZE="584"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v,hdl"
STATE="utd"
TIME="1512993732"
SIZE="65628"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v,hdl"
STATE="utd"
TIME="1512993732"
SIZE="8822"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1512993962"
SIZE="2315"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512383304"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1512383304"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1512383304"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1512383304"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1512993964"
SIZE="779"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.201\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="241"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="684"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v,hdl"
STATE="utd"
TIME="1512993734"
SIZE="924"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v,hdl"
STATE="utd"
TIME="1512993734"
SIZE="726"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.400\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="526"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="253"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="255"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.100\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_MDDR\1.0.203\MSS_MDDR.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="254"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="255"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="258"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1512993734"
SIZE="256"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AHB\2.0.100\MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1512993964"
SIZE="372"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\MIRSLV2MIRMSTRBRIDGE_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1512993964"
SIZE="548"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v,hdl"
STATE="utd"
TIME="1512989392"
SIZE="7100"
LIBRARY="MIRSLV2MIRMSTRBRIDGE_AHB_LIB"
PARENT="<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\MIRSLV2MIRMSTRBRIDGE_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993738"
SIZE="696"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="1786"
PARENT="<project>\component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1512993738"
SIZE="467"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="830"
PARENT="<project>\component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1512993738"
SIZE="20148"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb\HPMS_0_sb.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="55419"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf,actgen_cxf"
STATE="utd"
TIME="1512993738"
SIZE="28142"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="100326"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_pre.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="78198"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_syn.v,hdl"
STATE="utd"
TIME="1512993738"
SIZE="65996"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="605"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512993964"
SIZE="1011"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1512993964"
SIZE="2034"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1512993964"
SIZE="4143"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="8116"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="11267"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="2519"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="48866"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="4664"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="9159"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="25214"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="36331"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="4727"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="122540"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="13260"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="14314"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="13965"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7507"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="21169"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8867"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512993964"
SIZE="8981"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1512993964"
SIZE="26944"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8199"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10629"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5314"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8521"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5584"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12778"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12392"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10714"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11716"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10028"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12109"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3071"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="18897"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3149"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4192"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5060"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5485"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3437"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4713"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5359"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3469"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4809"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="9990"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="20668"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="23624"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="28745"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7224"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11179"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="231624"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="125884"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="29958"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4880"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="9583"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="131532"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="19395"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6457"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5161"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="2709"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="2867"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="2953"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="29051"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3632"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10195"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="19445"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4703"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6003"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7711"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3685"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="16881"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3203"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3235"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="2751"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="25123"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11797"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11614"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11696"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8570"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11868"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11754"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8875"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10889"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="5764"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12755"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12755"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6712"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7711"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6781"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="9716"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10805"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7780"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3723"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7437"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10619"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11799"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="8520"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4116"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10862"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6719"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="6721"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3588"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="115273"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="50206"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3989"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="3200"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="29749"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="12680"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="13156"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="20741"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="11961"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7180"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="166760"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="13071"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="13079"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="41257"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="29218"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="9450"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="9276"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4783"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="14774"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="16839"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="31026"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="19517"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="22938"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="291260"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="29722"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="10528"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="18535"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4828"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="44450"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7179"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="24424"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="24434"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7069"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="4721"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="19629"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="7529"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="24487"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="48815"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="25161"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf,actgen_cxf"
STATE="utd"
TIME="1512993974"
SIZE="12480"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
STATE="utd"
TIME="1512993964"
SIZE="88135"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\HPMS_0_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1512993744"
SIZE="353"
ENDFILE
VALUE "<project>\constraint\fp\IGL2_CoreRISCV_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1512993744"
SIZE="353"
ENDFILE
VALUE "<project>\constraint\fp\PROC_SUBSYSTEM_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1512993744"
SIZE="353"
ENDFILE
VALUE "<project>\constraint\HPMS_0_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1512993744"
SIZE="3361"
ENDFILE
VALUE "<project>\constraint\IGL2_CoreRISCV_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1512993744"
SIZE="3254"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1512993996"
SIZE="1599"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1512993744"
SIZE="3275"
ENDFILE
VALUE "<project>\constraint\user.sdc,sdc"
STATE="utd"
TIME="1512993744"
SIZE="279"
ENDFILE
VALUE "<project>\designer\impl1\HPMS_0.ide_des,ide_des"
STATE="utd"
TIME="1512993744"
SIZE="961"
ENDFILE
VALUE "<project>\designer\impl1\HPMS_0_sb.ide_des,ide_des"
STATE="utd"
TIME="1512993744"
SIZE="243"
ENDFILE
VALUE "<project>\designer\impl1\IGL2_CoreRISCV.ide_des,ide_des"
STATE="utd"
TIME="1512993744"
SIZE="1036"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1512993744"
SIZE="953"
ENDFILE
VALUE "<project>\hdl\reset_synchronizer.v,hdl"
STATE="utd"
TIME="1512993746"
SIZE="625"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.log,log"
STATE="utd"
TIME="1512993746"
SIZE="407"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1512383300"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="2906"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="13597"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1512383298"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.400\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1512993746"
SIZE="27813"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1512993964"
SIZE="2230"
PARENT="<project>\component\work\HPMS_0_sb\HPMS_0_sb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="537"
PARENT="<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1512993746"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\stimulus\tb_1.v,tb_hdl"
STATE="utd"
TIME="1512993746"
SIZE="2106"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM.so,so"
STATE="utd"
TIME="1513268049"
SIZE="317"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM_syn.prj,prj"
STATE="utd"
TIME="1513268050"
SIZE="41820"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "HPMS_0_sb::work"
FILE "<project>\component\work\HPMS_0_sb\HPMS_0_sb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
ENDLIST
LIST "HPMS_0_sb_HPMS::work"
FILE "<project>\component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_1.v,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST PROC_SUBSYSTEM
VALUE "<project>\stimulus\tb_1.v,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST PROC_SUBSYSTEM
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST HPMS_0_sb
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST HPMS_0_sb_HPMS
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=tb_1
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME 1"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\11_8_2_4_jade\11_8_2_4_jade\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Export FlashPro Express Job:PROC_SUBSYSTEM_exportJob.log
SmartDesign;PROC_SUBSYSTEM;0
HDL;constraint\user.sdc;0
SmartDesign;HPMS_0_sb;0
StartPage;StartPage;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "CoreConfigMaster::work","component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v","FALSE","FALSE"
ENDLIST
LIST "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "HPMS_0_sb::work","component\work\HPMS_0_sb\HPMS_0_sb.v","TRUE","FALSE"
SUBBLOCK "CoreConfigMaster::work","component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v","FALSE","FALSE"
SUBBLOCK "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "HPMS_0_sb_CCC_0_FCCC::work","component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.v","FALSE","FALSE"
SUBBLOCK "HPMS_0_sb_FABOSC_0_OSC::work","component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "HPMS_0_sb_HPMS::work","component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "HPMS_0_sb_CCC_0_FCCC::work","component\work\HPMS_0_sb\CCC_0\HPMS_0_sb_CCC_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "HPMS_0_sb_FABOSC_0_OSC::work","component\work\HPMS_0_sb\FABOSC_0\HPMS_0_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "HPMS_0_sb_HPMS::work","component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS.v","TRUE","FALSE"
SUBBLOCK "MSS_025::work","component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_syn.v","FALSE","FALSE"
ENDLIST
LIST "MSS_025::work","component\work\HPMS_0_sb_HPMS\HPMS_0_sb_HPMS_syn.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM::work","component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "HPMS_0_sb::work","component\work\HPMS_0_sb\HPMS_0_sb.v","TRUE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "MIRSLV2MIRMSTRBRIDGE_AHB::MIRSLV2MIRMSTRBRIDGE_AHB_LIB","component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBL::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBLAPB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB2APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "tb_1::work","stimulus\tb_1.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM::work","component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v","TRUE","FALSE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "MIRSLV2MIRMSTRBRIDGE_AHB::MIRSLV2MIRMSTRBRIDGE_AHB_LIB","component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v","FALSE","FALSE"
ENDLIST
LIST "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TEST_HARNESS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v","FALSE","FALSE"
SUBBLOCK "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
SUBBLOCK "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "PROC_SUBSYSTEM::work"
ACTIVETESTBENCH "tb_1::work","stimulus\tb_1.v","FALSE"
ENDLIST
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\PROC_SUBSYSTEM_derived_constraints.pdc"
VALUE "constraint\fp\IGL2_CoreRISCV_derived_constraints.pdc"
VALUE "constraint\fp\HPMS_0_derived_constraints.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
VALUE "constraint\IGL2_CoreRISCV_derived_constraints.sdc"
VALUE "constraint\HPMS_0_derived_constraints.sdc"
VALUE "constraint\user.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
