

================================================================
== Vivado HLS Report for 'write_data23'
================================================================
* Date:           Mon Feb  1 13:51:18 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dato2moment
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    147|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |output_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  15|           9|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |output_AX_ALGdedo1_TDATA_blk_n  |   9|          2|    1|          2|
    |output_data_V_1_data_out        |   9|          2|   32|         64|
    |output_data_V_1_state           |  15|          3|    2|          6|
    |output_dest_V_1_state           |  15|          3|    2|          6|
    |output_id_V_1_state             |  15|          3|    2|          6|
    |output_keep_V_1_state           |  15|          3|    2|          6|
    |output_last_V_1_state           |  15|          3|    2|          6|
    |output_strb_V_1_state           |  15|          3|    2|          6|
    |output_user_V_1_state           |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         27|   48|        110|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |output_data_V_1_payload_A  |  32|   0|   32|          0|
    |output_data_V_1_payload_B  |  32|   0|   32|          0|
    |output_data_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_1_sel_wr     |   1|   0|    1|          0|
    |output_data_V_1_state      |   2|   0|    2|          0|
    |output_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |output_dest_V_1_state      |   2|   0|    2|          0|
    |output_id_V_1_sel_rd       |   1|   0|    1|          0|
    |output_id_V_1_state        |   2|   0|    2|          0|
    |output_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |output_keep_V_1_state      |   2|   0|    2|          0|
    |output_last_V_1_sel_rd     |   1|   0|    1|          0|
    |output_last_V_1_state      |   2|   0|    2|          0|
    |output_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |output_strb_V_1_state      |   2|   0|    2|          0|
    |output_user_V_1_sel_rd     |   1|   0|    1|          0|
    |output_user_V_1_state      |   2|   0|    2|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  89|   0|   89|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  write_data23 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  write_data23 | return value |
|output_AX_ALGdedo1_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALGdedo1_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALGdedo1_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|p_read                     |  in |   32|   ap_none  |     p_read    |    scalar    |
|output_AX_ALGdedo1_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALGdedo1_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALGdedo1_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALGdedo1_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALGdedo1_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALGdedo1_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+---------------------------+-----+-----+------------+---------------+--------------+

