<html>
    <head>
        <meta charset="utf-8">
        
            <script src="lib/bindings/utils.js"></script>
            <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/dist/vis-network.min.css" integrity="sha512-WgxfT5LWjfszlPHXRmBWHkV2eceiWTOBvrKCNbdgDYTHrT2AeLCGbF4sZlZw3UMN3WtL0tGUoIAKsu8mllg/XA==" crossorigin="anonymous" referrerpolicy="no-referrer" />
            <script src="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/vis-network.min.js" integrity="sha512-LnvoEWDFrqGHlHmDD2101OrLcbsfkrzoSpvtSQtxK3RMnRV0eOkhhBN2dXHKRrUU8p2DGRTk35n4O8nWSVe1mQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
            
        
<center>
<h1></h1>
</center>

<!-- <link rel="stylesheet" href="../node_modules/vis/dist/vis.min.css" type="text/css" />
<script type="text/javascript" src="../node_modules/vis/dist/vis.js"> </script>-->
        <link
          href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css"
          rel="stylesheet"
          integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6"
          crossorigin="anonymous"
        />
        <script
          src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/js/bootstrap.bundle.min.js"
          integrity="sha384-JEW9xMcG8R+pH31jmWH6WWP0WintQrMb4s7ZOdauHnUtxwoG2vI5DkLtS3qm9Ekf"
          crossorigin="anonymous"
        ></script>


        <center>
          <h1></h1>
        </center>
        <style type="text/css">

             #mynetwork {
                 width: 100%;
                 height: 100%;
                 background-color: #1e1e2e;
                 border: 1px solid lightgray;
                 position: relative;
                 float: left;
             }

             

             

             
        </style>
    
        <style type="text/css">
            html, body {
                margin: 0;
                padding: 0;
                overflow: hidden;
                width: 100%;
                height: 100%;
            }
            #mynetwork {
                width: 100vw;
                height: 100vh;
                margin: 0;
                padding: 0;
            }
        </style>
        </head>


    <body style="margin: 0; padding: 0; overflow: hidden; background-color: #1e1e2e;">
        <div class="card" style="width: 100%">
            
            
            <div id="mynetwork" class="card-body"></div>
        </div>

        
        

        <script type="text/javascript">

              // initialize global variables.
              var edges;
              var nodes;
              var allNodes;
              var allEdges;
              var nodeColors;
              var originalNodes;
              var network;
              var container;
              var options, data;
              var filter = {
                  item : '',
                  property : '',
                  value : []
              };

              

              

              // This method is responsible for drawing the graph, returns the drawn network
              function drawGraph() {
                  var container = document.getElementById('mynetwork');

                  

                  // parsing and collecting nodes and edges from the python
                  nodes = new vis.DataSet([{"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "label": "apb", "shape": "dot", "title": "\n            Title:apb\n            Type:MODULE\n            Connections:1\n            Description:Verilog module apb is defined in line 2\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ca794c9f-f0ea-4a84-9c84-bd26805dbc53", "label": "PCLK", "shape": "dot", "title": "\n            Title:PCLK\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PCLK\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 3 to line 3. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027. It is also a sensitive signal within an always block in module \u0027apb\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "017f6c2d-6f55-40da-867e-6c067cea8ec2", "label": "PRESETn", "shape": "dot", "title": "\n            Title:PRESETn\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PRESETn\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 4 to line 4. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "45542319-526d-4ea4-bb4c-142714ec40bf", "label": "PSELx", "shape": "dot", "title": "\n            Title:PSELx\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PSELx\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 5 to line 5. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ee6b1d02-efaa-4c1a-b8ec-51dcd9230841", "label": "PWRITE", "shape": "dot", "title": "\n            Title:PWRITE\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PWRITE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 6 to line 6. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c67756e5-2b6f-49bd-98cb-5c36c0e4389a", "label": "PENABLE", "shape": "dot", "title": "\n            Title:PENABLE\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PENABLE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "017d2419-1fc2-4fed-95bd-d4cb2a66c044", "label": "PADDR", "shape": "dot", "title": "\n            Title:PADDR\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PADDR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to LSB 0. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e236204b-6a76-431b-8043-fec32f885c8d", "label": "PWDATA", "shape": "dot", "title": "\n            Title:PWDATA\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PWDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to LSB 0. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "684be1ae-b5e7-432f-b451-77af92770abf", "label": "READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:READ_DATA_ON_RX\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027READ_DATA_ON_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 10 to line 10. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to LSB 0. Its AST node type is \u0027Input\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8959f325-1a65-49ea-97cf-d65ef99b39ce", "label": "ERROR", "shape": "dot", "title": "\n            Title:ERROR\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027ERROR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 11 to line 11. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027. It is also right hand side in assignment \u0027Assign: PSLVERR = ERROR\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ff1285f6-93e2-4c07-960c-4c3923f72e93", "label": "TX_EMPTY", "shape": "dot", "title": "\n            Title:TX_EMPTY\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027TX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 12 to line 12. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027. It is also right hand side in assignment \u0027Assign: INT_TX = TX_EMPTY\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "31fa0ddb-7c16-4ea8-9634-66ac4f6ed7a7", "label": "RX_EMPTY", "shape": "dot", "title": "\n            Title:RX_EMPTY\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027RX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 13 to line 13. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node type is \u0027Input\u0027. It is also right hand side in assignment \u0027Assign: INT_RX = RX_EMPTY\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7bf8cedf-c654-4aa3-8d5e-b3d7b45a9b2f", "label": "PRDATA", "shape": "dot", "title": "\n            Title:PRDATA\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PRDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 14 to line 14. Its direction is \u0027output\u0027. Its bit-width is from MSB 31 to LSB 0. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 29 to line 29.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "16c41c4d-a091-4f79-a78d-cd719e8d9038", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_CONFIG\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 15 to line 15. Its direction is \u0027output\u0027. Its bit-width is from MSB 13 to LSB 0. Its AST node type is \u0027Output\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6cae2ff9-9ea0-49ad-bf30-3eee7e4d3d12", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_TIMEOUT\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 16 to line 16. Its direction is \u0027output\u0027. Its bit-width is from MSB 13 to LSB 0. Its AST node type is \u0027Output\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5078d885-8459-4a37-98c5-3dc09cfc9cbb", "label": "WRITE_DATA_ON_TX", "shape": "dot", "title": "\n            Title:WRITE_DATA_ON_TX\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027WRITE_DATA_ON_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 17 to line 17. Its direction is \u0027output\u0027. Its bit-width is from MSB 31 to LSB 0. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 28 to line 28.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ed6b1a7b-ceb3-4918-aed7-74aadf04849b", "label": "WR_ENA", "shape": "dot", "title": "\n            Title:WR_ENA\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027WR_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 18 to line 18. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 25 to line 25.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9c8e48a7-e85d-4460-8d34-b9df47057196", "label": "RD_ENA", "shape": "dot", "title": "\n            Title:RD_ENA\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027RD_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 19 to line 19. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 26 to line 26.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "232ac3f7-fc32-40b3-897b-65ce6bf901ec", "label": "PREADY", "shape": "dot", "title": "\n            Title:PREADY\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PREADY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 20 to line 20. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 27 to line 27.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "973d6854-d759-450e-bd06-7540867c032a", "label": "PSLVERR", "shape": "dot", "title": "\n            Title:PSLVERR\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027PSLVERR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 21 to line 21. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: PSLVERR = ERROR\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bf1490b6-812d-408e-b107-f9f1e5498524", "label": "INT_RX", "shape": "dot", "title": "\n            Title:INT_RX\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027INT_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 22 to line 22. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: INT_RX = RX_EMPTY\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "61591e12-f09f-45aa-ac24-4f68d9057168", "label": "INT_TX", "shape": "dot", "title": "\n            Title:INT_TX\n            Type:PORT\n            Connections:1\n            Description:Verilog port \u0027INT_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 23 to line 23. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST node type is \u0027Output\u0027. It is also left hand side in assignment \u0027Assign: INT_TX = TX_EMPTY\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_CONFIG\n            Type:REGISTER\n            Connections:1\n            Description:Verilog **register** \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 15 to line 15. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is \u0027Reg\u0027. It is also driven as the left-hand side within an always block in module \u0027apb\u0027. It is also  as the left-hand side within an always block at line 52 in module \u0027apb\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "28438ae1-c873-492a-8e62-9c0a07f743be", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_TIMEOUT\n            Type:REGISTER\n            Connections:1\n            Description:Verilog **register** \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 16 to line 16. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is \u0027Reg\u0027. It is also driven as the left-hand side within an always block in module \u0027apb\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "272cfc55-cac0-4e34-ab30-b52b6c5343a4", "label": "Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 25 to line 25. The **left-hand side (LHS)** is \u0027WR_ENA\u0027 and the **right-hand side (RHS)** is \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e3ef68fe-717f-4179-b96d-12388776ff1a", "label": "(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type:RHS_ASSIGN\n            Connections:1\n            Description:An signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 25 to line 25.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d1f391cb-75a1-4884-a146-98f42c8a120e", "label": "Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 26 to line 26. The **left-hand side (LHS)** is \u0027RD_ENA\u0027 and the **right-hand side (RHS)** is \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "67cb9838-7eb1-4b66-82d4-dace51577ad2", "label": "(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type:RHS_ASSIGN\n            Connections:1\n            Description:An signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 26 to line 26.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "743e1eee-1522-4e54-9b5c-85ccfa872c11", "label": "Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 27 to line 27. The **left-hand side (LHS)** is \u0027PREADY\u0027 and the **right-hand side (RHS)** is \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "aa23697a-5fe3-4088-8a7c-868011154825", "label": "((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Type:RHS_ASSIGN\n            Connections:1\n            Description:An signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 27 to line 27.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4cdcb3d7-83b0-4e1d-b399-8a5715567dd8", "label": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            Title:Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 28 to line 28. The **left-hand side (LHS)** is \u0027WRITE_DATA_ON_TX\u0027 and the **right-hand side (RHS)** is \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "38dcf202-aabc-41a5-baa9-51dfc959c950", "label": "((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            Title:((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Type:RHS_ASSIGN\n            Connections:1\n            Description:An signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 28 to line 28.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1bcd3283-f589-4a33-9481-bb3ae96fb00e", "label": "Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 29 to line 29. The **left-hand side (LHS)** is \u0027PRDATA\u0027 and the **right-hand side (RHS)** is \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2351d70a-7fba-406a-8f13-a8426e348f0e", "label": "((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Type:RHS_ASSIGN\n            Connections:1\n            Description:An signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 29 to line 29.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d429b31d-3763-41f1-a9b5-b3286fdb8b04", "label": "Assign: PSLVERR = ERROR", "shape": "dot", "title": "\n            Title:Assign: PSLVERR = ERROR\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30. The **left-hand side (LHS)** is \u0027PSLVERR\u0027 and the **right-hand side (RHS)** is \u0027ERROR\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2e0c7ed9-186d-4568-941e-7c286ffb6058", "label": "Assign: INT_TX = TX_EMPTY", "shape": "dot", "title": "\n            Title:Assign: INT_TX = TX_EMPTY\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31. The **left-hand side (LHS)** is \u0027INT_TX\u0027 and the **right-hand side (RHS)** is \u0027TX_EMPTY\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b7dfc1e0-45ee-4171-a361-461cbd7fc4b3", "label": "Assign: INT_RX = RX_EMPTY", "shape": "dot", "title": "\n            Title:Assign: INT_RX = RX_EMPTY\n            Type:ASSIGNMENT\n            Connections:1\n            Description:This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32. The **left-hand side (LHS)** is \u0027INT_RX\u0027 and the **right-hand side (RHS)** is \u0027RX_EMPTY\u0027. It has a **left-hand side (LHS) delay** of \u0027None\u0027. It has a **right-hand side (RHS) delay** of \u0027None\u0027. Its **AST node type** is \u0027Assign\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cc583471-356e-4b57-b444-cd769d63a112", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge PCLK)\n            Type:ALWAYS_BLOCK\n            Connections:1\n            Description:An **always block** (sequential logic) in module \u0027apb\u0027 from file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is \u0027Always\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1f008ea8-2c37-4b71-b6b3-613d5475d3c2", "label": "14\u0027d0", "shape": "dot", "title": "\n            Title:14\u0027d0\n            Type:RHS_ALWASY\n            Connections:1\n            Description:It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 38 in module \u0027apb\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "51da0c79-e6dc-43e9-9bdf-04b9dd0823c1", "label": "PWDATA[13:0]", "shape": "dot", "title": "\n            Title:PWDATA[13:0]\n            Type:RHS_ALWASY\n            Connections:1\n            Description:It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 48 in module \u0027apb\u0027.\n        ", "value": 17}]);
                  edges = new vis.DataSet([{"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PCLK\n                Weight: 1.00\n                Relationship: apb contains port PCLK.\n            ", "to": "ca794c9f-f0ea-4a84-9c84-bd26805dbc53", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PRESETn\n                Weight: 1.00\n                Relationship: apb contains port PRESETn.\n            ", "to": "017f6c2d-6f55-40da-867e-6c067cea8ec2", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PSELx\n                Weight: 1.00\n                Relationship: apb contains port PSELx.\n            ", "to": "45542319-526d-4ea4-bb4c-142714ec40bf", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PWRITE\n                Weight: 1.00\n                Relationship: apb contains port PWRITE.\n            ", "to": "ee6b1d02-efaa-4c1a-b8ec-51dcd9230841", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PENABLE\n                Weight: 1.00\n                Relationship: apb contains port PENABLE.\n            ", "to": "c67756e5-2b6f-49bd-98cb-5c36c0e4389a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PADDR\n                Weight: 1.00\n                Relationship: apb contains port PADDR.\n            ", "to": "017d2419-1fc2-4fed-95bd-d4cb2a66c044", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PWDATA\n                Weight: 1.00\n                Relationship: apb contains port PWDATA.\n            ", "to": "e236204b-6a76-431b-8043-fec32f885c8d", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: READ_DATA_ON_RX\n                Weight: 1.00\n                Relationship: apb contains port READ_DATA_ON_RX.\n            ", "to": "684be1ae-b5e7-432f-b451-77af92770abf", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: ERROR\n                Weight: 1.00\n                Relationship: apb contains port ERROR.\n            ", "to": "8959f325-1a65-49ea-97cf-d65ef99b39ce", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: TX_EMPTY\n                Weight: 1.00\n                Relationship: apb contains port TX_EMPTY.\n            ", "to": "ff1285f6-93e2-4c07-960c-4c3923f72e93", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: RX_EMPTY\n                Weight: 1.00\n                Relationship: apb contains port RX_EMPTY.\n            ", "to": "31fa0ddb-7c16-4ea8-9634-66ac4f6ed7a7", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PRDATA\n                Weight: 1.00\n                Relationship: apb contains port PRDATA.\n            ", "to": "7bf8cedf-c654-4aa3-8d5e-b3d7b45a9b2f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 1.00\n                Relationship: apb contains port INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INTERNAL_I2C_REGISTER_TIMEOUT\n                Weight: 1.00\n                Relationship: apb contains port INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "28438ae1-c873-492a-8e62-9c0a07f743be", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: WRITE_DATA_ON_TX\n                Weight: 1.00\n                Relationship: apb contains port WRITE_DATA_ON_TX.\n            ", "to": "5078d885-8459-4a37-98c5-3dc09cfc9cbb", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: WR_ENA\n                Weight: 1.00\n                Relationship: apb contains port WR_ENA.\n            ", "to": "ed6b1a7b-ceb3-4918-aed7-74aadf04849b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: RD_ENA\n                Weight: 1.00\n                Relationship: apb contains port RD_ENA.\n            ", "to": "9c8e48a7-e85d-4460-8d34-b9df47057196", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PREADY\n                Weight: 1.00\n                Relationship: apb contains port PREADY.\n            ", "to": "232ac3f7-fc32-40b3-897b-65ce6bf901ec", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: PSLVERR\n                Weight: 1.00\n                Relationship: apb contains port PSLVERR.\n            ", "to": "973d6854-d759-450e-bd06-7540867c032a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INT_RX\n                Weight: 1.00\n                Relationship: apb contains port INT_RX.\n            ", "to": "bf1490b6-812d-408e-b107-f9f1e5498524", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INT_TX\n                Weight: 1.00\n                Relationship: apb contains port INT_TX.\n            ", "to": "61591e12-f09f-45aa-ac24-4f68d9057168", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 1.00\n                Relationship: apb contains register INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: INTERNAL_I2C_REGISTER_TIMEOUT\n                Weight: 1.00\n                Relationship: apb contains register INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "28438ae1-c873-492a-8e62-9c0a07f743be", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "272cfc55-cac0-4e34-ab30-b52b6c5343a4", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "272cfc55-cac0-4e34-ab30-b52b6c5343a4", "physics": true, "smooth": true, "title": "\n                From: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: WR_ENA\n                Weight: 1.00\n                Relationship: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has left hand side WR_ENA\n            ", "to": "ed6b1a7b-ceb3-4918-aed7-74aadf04849b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "272cfc55-cac0-4e34-ab30-b52b6c5343a4", "physics": true, "smooth": true, "title": "\n                From: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has right hand side (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            ", "to": "e3ef68fe-717f-4179-b96d-12388776ff1a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e3ef68fe-717f-4179-b96d-12388776ff1a", "physics": true, "smooth": true, "title": "\n                From: (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: WR_ENA\n                Weight: 2.00\n                Relationship: The expression/signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027WR_ENA\u0027 via assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "ed6b1a7b-ceb3-4918-aed7-74aadf04849b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "d1f391cb-75a1-4884-a146-98f42c8a120e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d1f391cb-75a1-4884-a146-98f42c8a120e", "physics": true, "smooth": true, "title": "\n                From: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: RD_ENA\n                Weight: 1.00\n                Relationship: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has left hand side RD_ENA\n            ", "to": "9c8e48a7-e85d-4460-8d34-b9df47057196", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d1f391cb-75a1-4884-a146-98f42c8a120e", "physics": true, "smooth": true, "title": "\n                From: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has right hand side (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            ", "to": "67cb9838-7eb1-4b66-82d4-dace51577ad2", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "67cb9838-7eb1-4b66-82d4-dace51577ad2", "physics": true, "smooth": true, "title": "\n                From: (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n                To: RD_ENA\n                Weight: 2.00\n                Relationship: The expression/signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027RD_ENA\u0027 via assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "9c8e48a7-e85d-4460-8d34-b9df47057196", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "743e1eee-1522-4e54-9b5c-85ccfa872c11", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "743e1eee-1522-4e54-9b5c-85ccfa872c11", "physics": true, "smooth": true, "title": "\n                From: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n                To: PREADY\n                Weight: 1.00\n                Relationship: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0 has left hand side PREADY\n            ", "to": "232ac3f7-fc32-40b3-897b-65ce6bf901ec", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "743e1eee-1522-4e54-9b5c-85ccfa872c11", "physics": true, "smooth": true, "title": "\n                From: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n                To: ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n                Weight: 1.00\n                Relationship: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0 has right hand side ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            ", "to": "aa23697a-5fe3-4088-8a7c-868011154825", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "aa23697a-5fe3-4088-8a7c-868011154825", "physics": true, "smooth": true, "title": "\n                From: ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n                To: PREADY\n                Weight: 2.00\n                Relationship: The expression/signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027PREADY\u0027 via assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "232ac3f7-fc32-40b3-897b-65ce6bf901ec", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027.\n            ", "to": "4cdcb3d7-83b0-4e1d-b399-8a5715567dd8", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "4cdcb3d7-83b0-4e1d-b399-8a5715567dd8", "physics": true, "smooth": true, "title": "\n                From: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n                To: WRITE_DATA_ON_TX\n                Weight: 1.00\n                Relationship: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has left hand side WRITE_DATA_ON_TX\n            ", "to": "5078d885-8459-4a37-98c5-3dc09cfc9cbb", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "4cdcb3d7-83b0-4e1d-b399-8a5715567dd8", "physics": true, "smooth": true, "title": "\n                From: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n                To: ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n                Weight: 1.00\n                Relationship: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has right hand side ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            ", "to": "38dcf202-aabc-41a5-baa9-51dfc959c950", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "38dcf202-aabc-41a5-baa9-51dfc959c950", "physics": true, "smooth": true, "title": "\n                From: ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n                To: WRITE_DATA_ON_TX\n                Weight: 2.00\n                Relationship: The expression/signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 **drives** the signal \u0027WRITE_DATA_ON_TX\u0027 via assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027.\n            ", "to": "5078d885-8459-4a37-98c5-3dc09cfc9cbb", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027.\n            ", "to": "1bcd3283-f589-4a33-9481-bb3ae96fb00e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "1bcd3283-f589-4a33-9481-bb3ae96fb00e", "physics": true, "smooth": true, "title": "\n                From: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n                To: PRDATA\n                Weight: 1.00\n                Relationship: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has left hand side PRDATA\n            ", "to": "7bf8cedf-c654-4aa3-8d5e-b3d7b45a9b2f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "1bcd3283-f589-4a33-9481-bb3ae96fb00e", "physics": true, "smooth": true, "title": "\n                From: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n                To: ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n                Weight: 1.00\n                Relationship: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has right hand side ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            ", "to": "2351d70a-7fba-406a-8f13-a8426e348f0e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2351d70a-7fba-406a-8f13-a8426e348f0e", "physics": true, "smooth": true, "title": "\n                From: ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n                To: PRDATA\n                Weight: 2.00\n                Relationship: The expression/signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 **drives** the signal \u0027PRDATA\u0027 via assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027.\n            ", "to": "7bf8cedf-c654-4aa3-8d5e-b3d7b45a9b2f", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: PSLVERR = ERROR\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PSLVERR = ERROR\u0027.\n            ", "to": "d429b31d-3763-41f1-a9b5-b3286fdb8b04", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d429b31d-3763-41f1-a9b5-b3286fdb8b04", "physics": true, "smooth": true, "title": "\n                From: Assign: PSLVERR = ERROR\n                To: PSLVERR\n                Weight: 1.00\n                Relationship: Assign: PSLVERR = ERROR has left hand side PSLVERR\n            ", "to": "973d6854-d759-450e-bd06-7540867c032a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d429b31d-3763-41f1-a9b5-b3286fdb8b04", "physics": true, "smooth": true, "title": "\n                From: Assign: PSLVERR = ERROR\n                To: ERROR\n                Weight: 1.00\n                Relationship: Assign: PSLVERR = ERROR has right hand side ERROR\n            ", "to": "8959f325-1a65-49ea-97cf-d65ef99b39ce", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "8959f325-1a65-49ea-97cf-d65ef99b39ce", "physics": true, "smooth": true, "title": "\n                From: ERROR\n                To: PSLVERR\n                Weight: 2.00\n                Relationship: The expression/signal \u0027ERROR\u0027 **drives** the signal \u0027PSLVERR\u0027 via assignment \u0027Assign: PSLVERR = ERROR\u0027.\n            ", "to": "973d6854-d759-450e-bd06-7540867c032a", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: INT_TX = TX_EMPTY\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: INT_TX = TX_EMPTY\u0027.\n            ", "to": "2e0c7ed9-186d-4568-941e-7c286ffb6058", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2e0c7ed9-186d-4568-941e-7c286ffb6058", "physics": true, "smooth": true, "title": "\n                From: Assign: INT_TX = TX_EMPTY\n                To: INT_TX\n                Weight: 1.00\n                Relationship: Assign: INT_TX = TX_EMPTY has left hand side INT_TX\n            ", "to": "61591e12-f09f-45aa-ac24-4f68d9057168", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2e0c7ed9-186d-4568-941e-7c286ffb6058", "physics": true, "smooth": true, "title": "\n                From: Assign: INT_TX = TX_EMPTY\n                To: TX_EMPTY\n                Weight: 1.00\n                Relationship: Assign: INT_TX = TX_EMPTY has right hand side TX_EMPTY\n            ", "to": "ff1285f6-93e2-4c07-960c-4c3923f72e93", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "ff1285f6-93e2-4c07-960c-4c3923f72e93", "physics": true, "smooth": true, "title": "\n                From: TX_EMPTY\n                To: INT_TX\n                Weight: 2.00\n                Relationship: The expression/signal \u0027TX_EMPTY\u0027 **drives** the signal \u0027INT_TX\u0027 via assignment \u0027Assign: INT_TX = TX_EMPTY\u0027.\n            ", "to": "61591e12-f09f-45aa-ac24-4f68d9057168", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Assign: INT_RX = RX_EMPTY\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: INT_RX = RX_EMPTY\u0027.\n            ", "to": "b7dfc1e0-45ee-4171-a361-461cbd7fc4b3", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "b7dfc1e0-45ee-4171-a361-461cbd7fc4b3", "physics": true, "smooth": true, "title": "\n                From: Assign: INT_RX = RX_EMPTY\n                To: INT_RX\n                Weight: 1.00\n                Relationship: Assign: INT_RX = RX_EMPTY has left hand side INT_RX\n            ", "to": "bf1490b6-812d-408e-b107-f9f1e5498524", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "b7dfc1e0-45ee-4171-a361-461cbd7fc4b3", "physics": true, "smooth": true, "title": "\n                From: Assign: INT_RX = RX_EMPTY\n                To: RX_EMPTY\n                Weight: 1.00\n                Relationship: Assign: INT_RX = RX_EMPTY has right hand side RX_EMPTY\n            ", "to": "31fa0ddb-7c16-4ea8-9634-66ac4f6ed7a7", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "31fa0ddb-7c16-4ea8-9634-66ac4f6ed7a7", "physics": true, "smooth": true, "title": "\n                From: RX_EMPTY\n                To: INT_RX\n                Weight: 2.00\n                Relationship: The expression/signal \u0027RX_EMPTY\u0027 **drives** the signal \u0027INT_RX\u0027 via assignment \u0027Assign: INT_RX = RX_EMPTY\u0027.\n            ", "to": "bf1490b6-812d-408e-b107-f9f1e5498524", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "2fddde80-1e2b-43f2-8072-8e56e9138efe", "physics": true, "smooth": true, "title": "\n                From: apb\n                To: Always Block (sequential) @ (posedge PCLK)\n                Weight: 1.00\n                Relationship: Module \u0027apb\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "cc583471-356e-4b57-b444-cd769d63a112", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "cc583471-356e-4b57-b444-cd769d63a112", "physics": true, "smooth": true, "title": "\n                From: Always Block (sequential) @ (posedge PCLK)\n                To: PCLK\n                Weight: 1.00\n                Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "ca794c9f-f0ea-4a84-9c84-bd26805dbc53", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "cc583471-356e-4b57-b444-cd769d63a112", "physics": true, "smooth": true, "title": "\n                From: Always Block (sequential) @ (posedge PCLK)\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 2.00\n                Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027.\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "1f008ea8-2c37-4b71-b6b3-613d5475d3c2", "physics": true, "smooth": true, "title": "\n                From: 14\u0027d0\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 2.00\n                Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !PRESETn\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "51da0c79-e6dc-43e9-9bdf-04b9dd0823c1", "physics": true, "smooth": true, "title": "\n                From: PWDATA[13:0]\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 2.00\n                Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !(!PRESETn) \u0026\u0026 ((((PADDR == 32\u0027d8) \u0026\u0026 (PSELx == 1\u0027b1)) \u0026\u0026 (PWRITE == 1\u0027b1)) \u0026\u0026 (PREADY == 1\u0027b1))\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "physics": true, "smooth": true, "title": "\n                From: INTERNAL_I2C_REGISTER_CONFIG\n                To: INTERNAL_I2C_REGISTER_CONFIG\n                Weight: 2.00\n                Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 INTERNAL_I2C_REGISTER_CONFIG is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !(!PRESETn) \u0026\u0026 !(((((PADDR == 32\u0027d8) \u0026\u0026 (PSELx == 1\u0027b1)) \u0026\u0026 (PWRITE == 1\u0027b1)) \u0026\u0026 (PREADY == 1\u0027b1))) \u0026\u0026 !(((((PADDR == 32\u0027d12) \u0026\u0026 (PSELx == 1\u0027b1)) \u0026\u0026 (PWRITE == 1\u0027b1)) \u0026\u0026 (PREADY == 1\u0027b1)))\n            ", "to": "093fdd2b-3c6f-4da3-9f81-50b15663419e", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "cc583471-356e-4b57-b444-cd769d63a112", "physics": true, "smooth": true, "title": "\n                From: Always Block (sequential) @ (posedge PCLK)\n                To: INTERNAL_I2C_REGISTER_TIMEOUT\n                Weight: 2.00\n                Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027.\n            ", "to": "28438ae1-c873-492a-8e62-9c0a07f743be", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "1f008ea8-2c37-4b71-b6b3-613d5475d3c2", "physics": true, "smooth": true, "title": "\n                From: 14\u0027d0\n                To: INTERNAL_I2C_REGISTER_TIMEOUT\n                Weight: 2.00\n                Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGISTER_TIMEOUT,the assignment condition is !PRESETn\n            ", "to": "28438ae1-c873-492a-8e62-9c0a07f743be", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "51da0c79-e6dc-43e9-9bdf-04b9dd0823c1", "physics": true, "smooth": true, "title": "\n                From: PWDATA[13:0]\n                To: INTERNAL_I2C_REGISTER_TIMEOUT\n                Weight: 2.00\n                Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2C_REGISTER_TIMEOUT,the assignment condition is !(!PRESETn) \u0026\u0026 !(((((PADDR == 32\u0027d8) \u0026\u0026 (PSELx == 1\u0027b1)) \u0026\u0026 (PWRITE == 1\u0027b1)) \u0026\u0026 (PREADY == 1\u0027b1))) \u0026\u0026 ((((PADDR == 32\u0027d12) \u0026\u0026 (PSELx == 1\u0027b1)) \u0026\u0026 (PWRITE == 1\u0027b1)) \u0026\u0026 (PREADY == 1\u0027b1))\n            ", "to": "28438ae1-c873-492a-8e62-9c0a07f743be", "width": 4.0}]);

                  nodeColors = {};
                  allNodes = nodes.get({ returnType: "Object" });
                  for (nodeId in allNodes) {
                    nodeColors[nodeId] = allNodes[nodeId].color;
                  }
                  allEdges = edges.get({ returnType: "Object" });
                  // adding nodes and edges to the graph
                  data = {nodes: nodes, edges: edges};

                  var options = {"physics": {"enabled": true, "barnesHut": {"gravitationalConstant": -2000, "centralGravity": 0.1, "springLength": 200, "springConstant": 0.05, "damping": 0.9, "avoidOverlap": 0.5}, "maxVelocity": 50, "minVelocity": 0.1, "timestep": 0.35, "stabilization": {"iterations": 150}}, "nodes": {"borderWidth": 2, "borderWidthSelected": 4, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.3)", "size": 10, "x": 2, "y": 2}, "font": {"size": 14, "face": "arial", "color": "#ffffff"}, "title": {"enabled": true, "allowHTML": true}}, "edges": {"smooth": {"enabled": true, "type": "dynamic", "roundness": 0.2}, "arrows": {"to": {"enabled": true, "scaleFactor": 0.8}}, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.2)", "size": 5, "x": 1, "y": 1}, "font": {"size": 12, "color": "#ffffff", "strokeWidth": 2, "strokeColor": "#1e1e2e", "background": "none"}, "title": {"enabled": true, "allowHTML": true}}, "interaction": {"hover": true, "hoverConnectedEdges": true, "selectConnectedEdges": true, "zoomView": true, "dragView": true}, "layout": {"improvedLayout": true}};

                  


                  

                  network = new vis.Network(container, data, options);

                  

                  

                  


                  

                  return network;

              }
              drawGraph();
        </script>
    </body>
</html>