$date
	Wed Dec 16 01:45:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! y [7:0] $end
$var wire 3 " s [2:0] $end
$var wire 2 # regime [1:0] $end
$var wire 1 $ b $end
$var wire 1 % active $end
$var reg 1 & clk $end
$var reg 2 ' on [1:0] $end
$var reg 1 ( rst $end
$var reg 1 ) start $end
$var reg 8 * x [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 *
0)
1(
b10 '
0&
x%
0$
b0 #
b0 "
b0 !
$end
#2
1&
#4
0&
b0 '
0(
#6
b10 #
1&
#8
0&
b11 '
#10
b0 #
1&
#12
0&
#14
1&
#16
0&
#18
b11 #
1&
#20
0&
#22
1&
#24
0&
#26
1$
b101 !
1&
#28
0&
#30
1&
#32
0&
#34
1&
#36
0&
#38
1&
#40
0&
#42
1&
#44
0&
#46
1&
#48
0&
#50
1&
#52
0&
#54
1&
#56
0&
#58
1&
#60
0&
#62
1&
#64
0&
#66
1&
#68
0&
#70
1&
#72
0&
#74
1&
#75
