<stg><name>tancalc</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="3" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="17" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="32" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="33" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1024" op_0_bw="32">
<![CDATA[
:0  %cmpr_local_15_V = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1024" op_0_bw="32">
<![CDATA[
:1  %cmpr_local_15_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1024" op_0_bw="32">
<![CDATA[
:2  %cmpr_local_15_V_2 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1024" op_0_bw="32">
<![CDATA[
:3  %cmpr_local_15_V_3 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1024" op_0_bw="32">
<![CDATA[
:4  %cmpr_local_15_V_4 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1024" op_0_bw="32">
<![CDATA[
:5  %cmpr_local_15_V_5 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1024" op_0_bw="32">
<![CDATA[
:6  %cmpr_local_15_V_6 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1024" op_0_bw="32">
<![CDATA[
:7  %cmpr_local_15_V_7 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1024" op_0_bw="32">
<![CDATA[
:8  %cmpr_local_15_V_8 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1024" op_0_bw="32">
<![CDATA[
:9  %cmpr_local_15_V_9 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1024" op_0_bw="32">
<![CDATA[
:10  %cmpr_local_15_V_10 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1024" op_0_bw="32">
<![CDATA[
:11  %cmpr_local_15_V_11 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1024" op_0_bw="32">
<![CDATA[
:12  %cmpr_local_15_V_12 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1024" op_0_bw="32">
<![CDATA[
:13  %cmpr_local_15_V_13 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1024" op_0_bw="32">
<![CDATA[
:14  %cmpr_local_15_V_14 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1024" op_0_bw="32">
<![CDATA[
:15  %cmpr_local_15_V_15 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
:16  %cmprpop_local_15_V = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32">
<![CDATA[
:17  %cmprpop_local_15_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32">
<![CDATA[
:18  %cmprpop_local_15_V_2 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
:19  %cmprpop_local_15_V_3 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
:20  %cmprpop_local_15_V_4 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32">
<![CDATA[
:21  %cmprpop_local_15_V_5 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
:22  %cmprpop_local_15_V_6 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32">
<![CDATA[
:23  %cmprpop_local_15_V_7 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32">
<![CDATA[
:24  %cmprpop_local_15_V_8 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32">
<![CDATA[
:25  %cmprpop_local_15_V_9 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="32">
<![CDATA[
:26  %cmprpop_local_15_V_10 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32">
<![CDATA[
:27  %cmprpop_local_15_V_11 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32">
<![CDATA[
:28  %cmprpop_local_15_V_12 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32">
<![CDATA[
:29  %cmprpop_local_15_V_13 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
:30  %cmprpop_local_15_V_14 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32">
<![CDATA[
:31  %cmprpop_local_15_V_15 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %output_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_V)

]]></Node>
<StgValue><ssdm name="output_V_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %output_V3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %output_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="output_V3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="58">
<![CDATA[
:35  %empty = zext i58 %output_V3 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:36  %gmem1_addr = getelementptr i512* %gmem1, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="59" op_0_bw="58">
<![CDATA[
:38  %p_cast = zext i58 %tmp_3 to i59

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln74"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln76"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i64 %output_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln77"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln78"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:47  %gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem1_addr, i32 256)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_req"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cmpr_chunk_num_assign = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_assign"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln92 = icmp eq i3 %cmpr_chunk_num_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %cmpr_chunk_num = add i3 %cmpr_chunk_num_assign, 1

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln92, label %3, label %mainloop_begin

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="3">
<![CDATA[
mainloop_begin:2  %trunc_ln93 = trunc i3 %cmpr_chunk_num_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
mainloop_begin:3  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4(i2 -2, i2 %trunc_ln93, i4 0)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="59" op_0_bw="8">
<![CDATA[
mainloop_begin:4  %zext_ln219 = zext i8 %or_ln to i59

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
mainloop_begin:5  %add_ln219 = add i59 %p_cast, %zext_ln219

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="59">
<![CDATA[
mainloop_begin:6  %zext_ln219_1 = zext i59 %add_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
mainloop_begin:7  %gmem0_addr = getelementptr i512* %gmem0, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
mainloop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mainloop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
mainloop_begin:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %data_part_num_0_i24 = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]

]]></Node>
<StgValue><ssdm name="data_part_num_0_i24"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln27 = icmp eq i6 %data_part_num_0_i24, -32

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %data_part_num = add i6 %data_part_num_0_i24, 1

]]></Node>
<StgValue><ssdm name="data_part_num"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln27, label %data_read.exit32.preheader, label %data_read_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
data_read_loop_begin:3  %trunc_ln29_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i24, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="6">
<![CDATA[
data_read_loop_begin:4  %trunc_ln30 = trunc i6 %data_part_num_0_i24 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
data_read_loop_begin.branch0_crit_edge:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln29_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
data_read_loop_begin:7  %temp_input_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr)

]]></Node>
<StgValue><ssdm name="temp_input_V"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
data_read_loop_begin:9  switch i4 %trunc_ln29_1, label %branch15 [
    i4 0, label %data_read_loop_begin.branch0_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
branch0:8  switch i4 %trunc_ln29_1, label %branch31 [
    i4 0, label %branch0.data_read_loop_end_crit_edge
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
data_read_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_read_loop_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
data_read_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
data_read_loop_begin:5  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln30, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
data_read_loop_begin:6  %num_hi = or i10 %shl_ln1, 511

]]></Node>
<StgValue><ssdm name="num_hi"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="512">
<![CDATA[
data_read_loop_begin:8  %cmpr_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V)

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch14:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch13:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch12:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch11:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch10:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch9:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch8:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch7:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch6:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch5:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch4:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch3:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch2:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch1:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
data_read_loop_begin.branch0_crit_edge:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch15:0  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="10">
<![CDATA[
branch0:0  %zext_ln647 = zext i10 %num_hi to i11

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch0:1  %xor_ln647 = xor i11 %zext_ln647, 1023

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1024" op_0_bw="11">
<![CDATA[
branch0:2  %zext_ln647_1 = zext i11 %xor_ln647 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch0:3  %lshr_ln647 = lshr i1024 -1, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch0:4  %p_Result_s = and i1024 %cmpr_local_0_V, %lshr_ln647

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="1024">
<![CDATA[
branch0:5  %trunc_ln364 = trunc i1024 %p_Result_s to i512

]]></Node>
<StgValue><ssdm name="trunc_ln364"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="163" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
branch0:6  %cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch0.data_read_loop_end_crit_edge:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
branch0:6  %cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="10">
<![CDATA[
branch0:7  %cmprpop_local_0_V_2 = zext i10 %cmprpop_local_0_V to i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V_2"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch30:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch29:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch28:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch27:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch26:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch25:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch24:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch23:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch22:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch21:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch20:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch19:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch18:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch17:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch0.data_read_loop_end_crit_edge:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch31:0  store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_read_loop_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
data_read_loop_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:0  %cmprpop_local_15_V_load = load i11* %cmprpop_local_15_V

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_load"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:1  %cmprpop_local_15_V_1_load = load i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1_load"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:2  %cmprpop_local_15_V_2_load = load i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_2_load"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:3  %cmprpop_local_15_V_3_load = load i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_3_load"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:4  %cmprpop_local_15_V_4_load = load i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_4_load"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:5  %cmprpop_local_15_V_5_load = load i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_5_load"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:6  %cmprpop_local_15_V_6_load = load i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_6_load"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:7  %cmprpop_local_15_V_7_load = load i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_7_load"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:8  %cmprpop_local_15_V_8_load = load i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_8_load"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:9  %cmprpop_local_15_V_9_load = load i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_9_load"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:10  %cmprpop_local_15_V_10_load = load i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_10_load"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:11  %cmprpop_local_15_V_11_load = load i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_11_load"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:12  %cmprpop_local_15_V_12_load = load i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_12_load"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:13  %cmprpop_local_15_V_13_load = load i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_13_load"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:14  %cmprpop_local_15_V_14_load = load i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_14_load"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:15  %cmprpop_local_15_V_15_load = load i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_15_load"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:16  %zext_ln215_1 = zext i11 %cmprpop_local_15_V_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:17  %zext_ln215_4 = zext i11 %cmprpop_local_15_V_1_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:18  %zext_ln215_7 = zext i11 %cmprpop_local_15_V_2_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:19  %zext_ln215_10 = zext i11 %cmprpop_local_15_V_3_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:20  %zext_ln215_13 = zext i11 %cmprpop_local_15_V_4_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:21  %zext_ln215_16 = zext i11 %cmprpop_local_15_V_5_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:22  %zext_ln215_19 = zext i11 %cmprpop_local_15_V_6_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:23  %zext_ln215_22 = zext i11 %cmprpop_local_15_V_7_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:24  %zext_ln215_25 = zext i11 %cmprpop_local_15_V_8_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:25  %zext_ln215_28 = zext i11 %cmprpop_local_15_V_9_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:26  %zext_ln215_31 = zext i11 %cmprpop_local_15_V_10_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:27  %zext_ln215_34 = zext i11 %cmprpop_local_15_V_11_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:28  %zext_ln215_37 = zext i11 %cmprpop_local_15_V_12_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:29  %zext_ln215_40 = zext i11 %cmprpop_local_15_V_13_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:30  %zext_ln215_43 = zext i11 %cmprpop_local_15_V_14_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit32.preheader:31  %zext_ln215_46 = zext i11 %cmprpop_local_15_V_15_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_46"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
data_read.exit32.preheader:32  br label %data_read.exit32

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
data_read.exit32:0  %data_num_assign = phi i7 [ %data_num, %subloop ], [ 0, %data_read.exit32.preheader ]

]]></Node>
<StgValue><ssdm name="data_num_assign"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
data_read.exit32:1  %icmp_ln134 = icmp eq i7 %data_num_assign, -64

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
data_read.exit32:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
data_read.exit32:3  %data_num = add i7 %data_num_assign, 1

]]></Node>
<StgValue><ssdm name="data_num"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
data_read.exit32:4  br i1 %icmp_ln134, label %mainloop_end, label %subloop

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
subloop:19  %shl_ln137 = shl i7 %data_num_assign, 1

]]></Node>
<StgValue><ssdm name="shl_ln137"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="59" op_0_bw="7">
<![CDATA[
subloop:20  %zext_ln219_2 = zext i7 %shl_ln137 to i59

]]></Node>
<StgValue><ssdm name="zext_ln219_2"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
subloop:21  %add_ln219_1 = add i59 %p_cast, %zext_ln219_2

]]></Node>
<StgValue><ssdm name="add_ln219_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="59">
<![CDATA[
subloop:22  %zext_ln219_3 = zext i59 %add_ln219_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_3"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
subloop:23  %gmem0_addr_1 = getelementptr i512* %gmem0, i64 %zext_ln219_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
subloop:26  %or_ln32 = or i7 %shl_ln137, 1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="59" op_0_bw="7">
<![CDATA[
subloop:27  %zext_ln219_4 = zext i7 %or_ln32 to i59

]]></Node>
<StgValue><ssdm name="zext_ln219_4"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
subloop:28  %add_ln219_2 = add i59 %p_cast, %zext_ln219_4

]]></Node>
<StgValue><ssdm name="add_ln219_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="247" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="59">
<![CDATA[
subloop:29  %zext_ln219_5 = zext i59 %add_ln219_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_5"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
subloop:30  %gmem0_addr_2 = getelementptr i512* %gmem0, i64 %zext_ln219_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="253" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="255" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="257" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="259" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop:24  %input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_V_load_req"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="261" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
subloop:25  %input_V_load = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_1)

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop:31  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="263" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="512" op_4_bw="1">
<![CDATA[
subloop:32  %gmem0_addr_2_read = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_2)

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_read"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:0  %cmpr_local_15_V_load = load i1024* %cmpr_local_15_V

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_load"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:1  %cmpr_local_15_V_1_load = load i1024* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1_load"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:2  %cmpr_local_15_V_2_load = load i1024* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_2_load"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:3  %cmpr_local_15_V_3_load = load i1024* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_3_load"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:4  %cmpr_local_15_V_4_load = load i1024* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_4_load"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:5  %cmpr_local_15_V_5_load = load i1024* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_5_load"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:6  %cmpr_local_15_V_6_load = load i1024* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_6_load"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:7  %cmpr_local_15_V_7_load = load i1024* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_7_load"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="512">
<![CDATA[
subloop:33  %ref_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %gmem0_addr_2_read)

]]></Node>
<StgValue><ssdm name="ref_local_0_V"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
subloop:34  %refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)

]]></Node>
<StgValue><ssdm name="refpop_local_0_V"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:35  %and_ln1355 = and i1024 %cmpr_local_15_V_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:42  %and_ln1355_1 = and i1024 %cmpr_local_15_V_1_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_1"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:48  %and_ln1355_2 = and i1024 %cmpr_local_15_V_2_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:56  %and_ln1355_3 = and i1024 %cmpr_local_15_V_3_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:64  %and_ln1355_4 = and i1024 %cmpr_local_15_V_4_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:72  %and_ln1355_5 = and i1024 %cmpr_local_15_V_5_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_5"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:80  %and_ln1355_6 = and i1024 %cmpr_local_15_V_6_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_6"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:88  %and_ln1355_7 = and i1024 %cmpr_local_15_V_7_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:8  %cmpr_local_15_V_8_load = load i1024* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_8_load"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:9  %cmpr_local_15_V_9_load = load i1024* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_9_load"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:10  %cmpr_local_15_V_10_load = load i1024* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_10_load"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:11  %cmpr_local_15_V_11_load = load i1024* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_11_load"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:12  %cmpr_local_15_V_12_load = load i1024* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_12_load"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:13  %cmpr_local_15_V_13_load = load i1024* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_13_load"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:14  %cmpr_local_15_V_14_load = load i1024* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_14_load"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1024" op_0_bw="1024">
<![CDATA[
subloop:15  %cmpr_local_15_V_15_load = load i1024* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_15_load"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
subloop:34  %refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)

]]></Node>
<StgValue><ssdm name="refpop_local_0_V"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:36  %op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:43  %op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_1"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:49  %op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_2"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:57  %op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_3"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:65  %op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_4"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:73  %op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:81  %op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_6"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:89  %op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_7"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:96  %and_ln1355_8 = and i1024 %cmpr_local_15_V_8_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_8"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:104  %and_ln1355_9 = and i1024 %cmpr_local_15_V_9_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_9"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:112  %and_ln1355_10 = and i1024 %cmpr_local_15_V_10_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_10"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:120  %and_ln1355_11 = and i1024 %cmpr_local_15_V_11_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_11"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:128  %and_ln1355_12 = and i1024 %cmpr_local_15_V_12_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_12"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:136  %and_ln1355_13 = and i1024 %cmpr_local_15_V_13_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_13"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:144  %and_ln1355_14 = and i1024 %cmpr_local_15_V_14_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_14"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
subloop:152  %and_ln1355_15 = and i1024 %cmpr_local_15_V_15_load, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="307" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:36  %op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:43  %op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_1"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:49  %op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_2"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:57  %op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_3"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:65  %op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_4"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:73  %op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:81  %op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_6"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:89  %op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_7"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:97  %op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_8"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:105  %op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_9"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:113  %op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_s"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:121  %op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_10"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:129  %op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_11"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:137  %op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_12"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:145  %op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_13"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:153  %op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="10">
<![CDATA[
subloop:37  %zext_ln215 = zext i10 %refpop_local_0_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:38  %add_ln1353 = add i12 %zext_ln215_1, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="12">
<![CDATA[
subloop:39  %zext_ln215_2 = zext i12 %add_ln1353 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="11">
<![CDATA[
subloop:40  %zext_ln215_3 = zext i11 %op2_V_assign_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:41  %sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="sub_ln1354"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:44  %add_ln1353_1 = add i12 %zext_ln215_4, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="12">
<![CDATA[
subloop:45  %zext_ln215_5 = zext i12 %add_ln1353_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="11">
<![CDATA[
subloop:46  %zext_ln215_6 = zext i11 %op2_V_assign_2_0_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:47  %sub_ln1354_1 = sub i13 %zext_ln215_5, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="sub_ln1354_1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:50  %add_ln1353_2 = add i12 %zext_ln215_7, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="12">
<![CDATA[
subloop:51  %zext_ln215_8 = zext i12 %add_ln1353_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="11">
<![CDATA[
subloop:52  %zext_ln215_9 = zext i11 %op2_V_assign_2_0_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:53  %sub_ln1354_2 = sub i13 %zext_ln215_8, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="sub_ln1354_2"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:54  %icmp_ln54 = icmp slt i13 %zext_ln215_9, %sub_ln1354_2

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:55  %xor_ln54 = xor i1 %icmp_ln54, true

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:58  %add_ln1353_3 = add i12 %zext_ln215_10, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="12">
<![CDATA[
subloop:59  %zext_ln215_11 = zext i12 %add_ln1353_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="11">
<![CDATA[
subloop:60  %zext_ln215_12 = zext i11 %op2_V_assign_2_0_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:61  %sub_ln1354_3 = sub i13 %zext_ln215_11, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="sub_ln1354_3"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:62  %icmp_ln54_1 = icmp slt i13 %zext_ln215_12, %sub_ln1354_3

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:63  %xor_ln54_1 = xor i1 %icmp_ln54_1, true

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:66  %add_ln1353_4 = add i12 %zext_ln215_13, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="12">
<![CDATA[
subloop:67  %zext_ln215_14 = zext i12 %add_ln1353_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="13" op_0_bw="11">
<![CDATA[
subloop:68  %zext_ln215_15 = zext i11 %op2_V_assign_2_0_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:69  %sub_ln1354_4 = sub i13 %zext_ln215_14, %zext_ln215_15

]]></Node>
<StgValue><ssdm name="sub_ln1354_4"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:70  %icmp_ln54_2 = icmp slt i13 %zext_ln215_15, %sub_ln1354_4

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:71  %xor_ln54_2 = xor i1 %icmp_ln54_2, true

]]></Node>
<StgValue><ssdm name="xor_ln54_2"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:74  %add_ln1353_5 = add i12 %zext_ln215_16, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_5"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="12">
<![CDATA[
subloop:75  %zext_ln215_17 = zext i12 %add_ln1353_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="11">
<![CDATA[
subloop:76  %zext_ln215_18 = zext i11 %op2_V_assign_2_0_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:77  %sub_ln1354_5 = sub i13 %zext_ln215_17, %zext_ln215_18

]]></Node>
<StgValue><ssdm name="sub_ln1354_5"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:78  %icmp_ln54_3 = icmp slt i13 %zext_ln215_18, %sub_ln1354_5

]]></Node>
<StgValue><ssdm name="icmp_ln54_3"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:79  %xor_ln54_3 = xor i1 %icmp_ln54_3, true

]]></Node>
<StgValue><ssdm name="xor_ln54_3"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:82  %add_ln1353_6 = add i12 %zext_ln215_19, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_6"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="12">
<![CDATA[
subloop:83  %zext_ln215_20 = zext i12 %add_ln1353_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="11">
<![CDATA[
subloop:84  %zext_ln215_21 = zext i11 %op2_V_assign_2_0_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:85  %sub_ln1354_6 = sub i13 %zext_ln215_20, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="sub_ln1354_6"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:86  %icmp_ln54_4 = icmp slt i13 %zext_ln215_21, %sub_ln1354_6

]]></Node>
<StgValue><ssdm name="icmp_ln54_4"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:87  %xor_ln54_4 = xor i1 %icmp_ln54_4, true

]]></Node>
<StgValue><ssdm name="xor_ln54_4"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:90  %add_ln1353_7 = add i12 %zext_ln215_22, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_7"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="12">
<![CDATA[
subloop:91  %zext_ln215_23 = zext i12 %add_ln1353_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="11">
<![CDATA[
subloop:92  %zext_ln215_24 = zext i11 %op2_V_assign_2_0_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:93  %sub_ln1354_7 = sub i13 %zext_ln215_23, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="sub_ln1354_7"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:94  %icmp_ln54_5 = icmp slt i13 %zext_ln215_24, %sub_ln1354_7

]]></Node>
<StgValue><ssdm name="icmp_ln54_5"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:95  %xor_ln54_5 = xor i1 %icmp_ln54_5, true

]]></Node>
<StgValue><ssdm name="xor_ln54_5"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:97  %op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_8"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:105  %op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_9"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:113  %op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_s"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:121  %op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_10"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:129  %op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_11"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:137  %op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_12"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:145  %op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_13"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
subloop:153  %op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_14"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:158  %icmp_ln54_13 = icmp slt i13 %zext_ln215_3, %sub_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln54_13"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:159  %xor_ln54_13 = xor i1 %icmp_ln54_13, true

]]></Node>
<StgValue><ssdm name="xor_ln54_13"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:160  %icmp_ln54_14 = icmp slt i13 %zext_ln215_6, %sub_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln54_14"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:161  %xor_ln54_14 = xor i1 %icmp_ln54_14, true

]]></Node>
<StgValue><ssdm name="xor_ln54_14"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:164  %or_ln66 = or i1 %xor_ln54_13, %xor_ln54_14

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:165  %or_ln66_1 = or i1 %xor_ln54, %xor_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:166  %or_ln66_2 = or i1 %or_ln66_1, %or_ln66

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:167  %or_ln66_3 = or i1 %xor_ln54_2, %xor_ln54_3

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:168  %or_ln66_4 = or i1 %xor_ln54_4, %xor_ln54_5

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:169  %or_ln66_5 = or i1 %or_ln66_4, %or_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:170  %or_ln66_6 = or i1 %or_ln66_5, %or_ln66_2

]]></Node>
<StgValue><ssdm name="or_ln66_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="387" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:98  %add_ln1353_8 = add i12 %zext_ln215_25, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_8"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="12">
<![CDATA[
subloop:99  %zext_ln215_26 = zext i12 %add_ln1353_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="11">
<![CDATA[
subloop:100  %zext_ln215_27 = zext i11 %op2_V_assign_2_0_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:101  %sub_ln1354_8 = sub i13 %zext_ln215_26, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="sub_ln1354_8"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:102  %icmp_ln54_6 = icmp slt i13 %zext_ln215_27, %sub_ln1354_8

]]></Node>
<StgValue><ssdm name="icmp_ln54_6"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:103  %xor_ln54_6 = xor i1 %icmp_ln54_6, true

]]></Node>
<StgValue><ssdm name="xor_ln54_6"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:106  %add_ln1353_9 = add i12 %zext_ln215_28, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_9"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="12">
<![CDATA[
subloop:107  %zext_ln215_29 = zext i12 %add_ln1353_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="11">
<![CDATA[
subloop:108  %zext_ln215_30 = zext i11 %op2_V_assign_2_0_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:109  %sub_ln1354_9 = sub i13 %zext_ln215_29, %zext_ln215_30

]]></Node>
<StgValue><ssdm name="sub_ln1354_9"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:110  %icmp_ln54_7 = icmp slt i13 %zext_ln215_30, %sub_ln1354_9

]]></Node>
<StgValue><ssdm name="icmp_ln54_7"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:111  %xor_ln54_7 = xor i1 %icmp_ln54_7, true

]]></Node>
<StgValue><ssdm name="xor_ln54_7"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:114  %add_ln1353_10 = add i12 %zext_ln215_31, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_10"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="12">
<![CDATA[
subloop:115  %zext_ln215_32 = zext i12 %add_ln1353_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="11">
<![CDATA[
subloop:116  %zext_ln215_33 = zext i11 %op2_V_assign_2_0_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:117  %sub_ln1354_10 = sub i13 %zext_ln215_32, %zext_ln215_33

]]></Node>
<StgValue><ssdm name="sub_ln1354_10"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:118  %icmp_ln54_8 = icmp slt i13 %zext_ln215_33, %sub_ln1354_10

]]></Node>
<StgValue><ssdm name="icmp_ln54_8"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:119  %xor_ln54_8 = xor i1 %icmp_ln54_8, true

]]></Node>
<StgValue><ssdm name="xor_ln54_8"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:122  %add_ln1353_11 = add i12 %zext_ln215_34, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_11"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="12">
<![CDATA[
subloop:123  %zext_ln215_35 = zext i12 %add_ln1353_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="11">
<![CDATA[
subloop:124  %zext_ln215_36 = zext i11 %op2_V_assign_2_0_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:125  %sub_ln1354_11 = sub i13 %zext_ln215_35, %zext_ln215_36

]]></Node>
<StgValue><ssdm name="sub_ln1354_11"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:126  %icmp_ln54_9 = icmp slt i13 %zext_ln215_36, %sub_ln1354_11

]]></Node>
<StgValue><ssdm name="icmp_ln54_9"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:127  %xor_ln54_9 = xor i1 %icmp_ln54_9, true

]]></Node>
<StgValue><ssdm name="xor_ln54_9"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:130  %add_ln1353_12 = add i12 %zext_ln215_37, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="12">
<![CDATA[
subloop:131  %zext_ln215_38 = zext i12 %add_ln1353_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="11">
<![CDATA[
subloop:132  %zext_ln215_39 = zext i11 %op2_V_assign_2_0_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:133  %sub_ln1354_12 = sub i13 %zext_ln215_38, %zext_ln215_39

]]></Node>
<StgValue><ssdm name="sub_ln1354_12"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:134  %icmp_ln54_10 = icmp slt i13 %zext_ln215_39, %sub_ln1354_12

]]></Node>
<StgValue><ssdm name="icmp_ln54_10"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:135  %xor_ln54_10 = xor i1 %icmp_ln54_10, true

]]></Node>
<StgValue><ssdm name="xor_ln54_10"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:138  %add_ln1353_13 = add i12 %zext_ln215_40, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_13"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="12">
<![CDATA[
subloop:139  %zext_ln215_41 = zext i12 %add_ln1353_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="11">
<![CDATA[
subloop:140  %zext_ln215_42 = zext i11 %op2_V_assign_2_0_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:141  %sub_ln1354_13 = sub i13 %zext_ln215_41, %zext_ln215_42

]]></Node>
<StgValue><ssdm name="sub_ln1354_13"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:142  %icmp_ln54_11 = icmp slt i13 %zext_ln215_42, %sub_ln1354_13

]]></Node>
<StgValue><ssdm name="icmp_ln54_11"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:143  %xor_ln54_11 = xor i1 %icmp_ln54_11, true

]]></Node>
<StgValue><ssdm name="xor_ln54_11"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:146  %add_ln1353_14 = add i12 %zext_ln215_43, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_14"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="12">
<![CDATA[
subloop:147  %zext_ln215_44 = zext i12 %add_ln1353_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="11">
<![CDATA[
subloop:148  %zext_ln215_45 = zext i11 %op2_V_assign_2_0_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:149  %sub_ln1354_14 = sub i13 %zext_ln215_44, %zext_ln215_45

]]></Node>
<StgValue><ssdm name="sub_ln1354_14"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:150  %icmp_ln54_12 = icmp slt i13 %zext_ln215_45, %sub_ln1354_14

]]></Node>
<StgValue><ssdm name="icmp_ln54_12"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:151  %xor_ln54_12 = xor i1 %icmp_ln54_12, true

]]></Node>
<StgValue><ssdm name="xor_ln54_12"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop:154  %add_ln1353_15 = add i12 %zext_ln215_46, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1353_15"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="12">
<![CDATA[
subloop:155  %zext_ln215_47 = zext i12 %add_ln1353_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_47"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="11">
<![CDATA[
subloop:156  %zext_ln215_48 = zext i11 %op2_V_assign_2_0_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_48"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:157  %sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48

]]></Node>
<StgValue><ssdm name="sub_ln1354_15"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop:162  %icmp_ln66 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:163  %xor_ln66 = xor i1 %icmp_ln66, true

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:171  %or_ln66_7 = or i1 %xor_ln54_6, %xor_ln54_7

]]></Node>
<StgValue><ssdm name="or_ln66_7"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:172  %or_ln66_8 = or i1 %xor_ln54_8, %xor_ln54_9

]]></Node>
<StgValue><ssdm name="or_ln66_8"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:173  %or_ln66_9 = or i1 %or_ln66_8, %or_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_9"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:174  %or_ln66_10 = or i1 %xor_ln54_10, %xor_ln54_11

]]></Node>
<StgValue><ssdm name="or_ln66_10"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:175  %or_ln66_11 = or i1 %xor_ln66, %xor_ln54_12

]]></Node>
<StgValue><ssdm name="or_ln66_11"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:176  %or_ln66_12 = or i1 %or_ln66_11, %or_ln66_10

]]></Node>
<StgValue><ssdm name="or_ln66_12"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:177  %or_ln66_13 = or i1 %or_ln66_12, %or_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66_13"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop:178  %or_ln66_14 = or i1 %or_ln66_13, %or_ln66_6

]]></Node>
<StgValue><ssdm name="or_ln66_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="443" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
subloop:16  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
subloop:17  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
subloop:18  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="512" op_0_bw="1">
<![CDATA[
subloop:179  %zext_ln295 = zext i1 %or_ln66_14 to i512

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
subloop:180  call void @_ssdm_op_Write.m_axi.i512P(i512* %gmem1_addr, i512 %zext_ln295, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
subloop:181  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str14, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
subloop:182  br label %data_read.exit32

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="450" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
mainloop_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
mainloop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="452" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="453" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="454" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="455" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
