<div id="pfb0" class="pf w0 h0" data-page-no="b0"><div class="pc pcb0 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgb0.png"/><div class="t m0 x2 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Individual pull control fields with pullup, pulldown, and pull-disablesupport on</div><div class="t m0 x3d hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">selected pins</div><div class="t m0 x2 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Individual drive strength field supporting high and low drive strength on selected</div><div class="t m0 x3d hf yf9 ff3 fs5 fc0 sc0 ls0">pins</div><div class="t m0 x2 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Individual slew rate field supporting fast and slow slew rates on selected pins</div><div class="t m0 x2 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Individual input passive filter field supporting enable and disable of the</div><div class="t m0 x3d hf yfc ff3 fs5 fc0 sc0 ls0 ws0">individual input passive filter on selected pins</div><div class="t m0 x2 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Individual mux control field supporting analog or pin disabled, GPIO, and up to</div><div class="t m0 x3d hf y120 ff3 fs5 fc0 sc0 ls0 ws0">six chip-specific digital functions</div><div class="t m0 x2 hf y121 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pad configuration fields are functional in all digital Pin Muxing modes</div><div class="t m0 x9 he yf2b ff1 fs1 fc0 sc0 ls0 ws0">11.2.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 h1b yf2c ff1 fsc fc0 sc0 ls0 ws0">11.2.2.1<span class="_ _b"> </span>Run mode</div><div class="t m0 x9 hf yf2d ff3 fs5 fc0 sc0 ls0 ws0">In Run mode, the PORT operates normally.</div><div class="t m0 x9 h1b yf2e ff1 fsc fc0 sc0 ls0 ws0">11.2.2.2<span class="_ _b"> </span>Wait mode</div><div class="t m0 x9 hf yf2f ff3 fs5 fc0 sc0 ls0 ws0">In Wait mode, PORT continues to operate normally and may be configured to exit the</div><div class="t m0 x9 hf yf30 ff3 fs5 fc0 sc0 ls0 ws0">Low-Power mode if an enabled interrupt is detected. DMA requests are still generated</div><div class="t m0 x9 hf yf31 ff3 fs5 fc0 sc0 ls0 ws0">during the Wait mode, but do not cause an exit from the Low-Power mode.</div><div class="t m0 x9 h1b yf32 ff1 fsc fc0 sc0 ls0 ws0">11.2.2.3<span class="_ _b"> </span>Stop mode</div><div class="t m0 x9 hf yf33 ff3 fs5 fc0 sc0 ls0 ws0">In Stop mode, the PORT can be configured to exit the Low-Power mode via an</div><div class="t m0 x9 hf yf34 ff3 fs5 fc0 sc0 ls0 ws0">asynchronous wakeup signal if an enabled interrupt is detected.</div><div class="t m0 x9 h1b yf35 ff1 fsc fc0 sc0 ls0 ws0">11.2.2.4<span class="_ _b"> </span>Debug mode</div><div class="t m0 x9 hf yf36 ff3 fs5 fc0 sc0 ls0 ws0">In Debug mode, PORT operates normally.</div><div class="t m0 x9 hd yf37 ff1 fs7 fc0 sc0 ls0 ws0">11.3<span class="_ _b"> </span>External signal description</div><div class="t m0 x9 hf yf38 ff3 fs5 fc0 sc0 ls0 ws0">The following table describes the PORT external signal.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">External signal description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">176<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
