Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct  3 11:47:06 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.828        0.000                      0                  253        0.174        0.000                      0                  253        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.828        0.000                      0                  253        0.174        0.000                      0                  253        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.566ns (49.152%)  route 2.654ns (50.848%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  counter/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    counter/count_reg[44]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.555 r  counter/count_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.555    counter/count_reg[48]_i_1_n_6
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[49]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[49]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.482ns (48.321%)  route 2.654ns (51.679%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  counter/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    counter/count_reg[44]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.471 r  counter/count_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.471    counter/count_reg[48]_i_1_n_5
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[50]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[50]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.462ns (48.119%)  route 2.654ns (51.881%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  counter/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    counter/count_reg[44]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.451 r  counter/count_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.451    counter/count_reg[48]_i_1_n_7
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y96         FDRE                                         r  counter/count_reg[48]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[48]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.449ns (47.987%)  route 2.654ns (52.013%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.438 r  counter/count_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.438    counter/count_reg[44]_i_1_n_6
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[45]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[45]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.441ns (47.905%)  route 2.654ns (52.095%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.430 r  counter/count_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.430    counter/count_reg[44]_i_1_n_4
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[47]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[47]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.365ns (47.116%)  route 2.654ns (52.884%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.354 r  counter/count_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.354    counter/count_reg[44]_i_1_n_5
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[46]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[46]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.345ns (46.905%)  route 2.654ns (53.095%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  counter/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    counter/count_reg[40]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.334 r  counter/count_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.334    counter/count_reg[44]_i_1_n_7
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y95         FDRE                                         r  counter/count_reg[44]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[44]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 2.332ns (46.766%)  route 2.654ns (53.234%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  counter/count_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.321    counter/count_reg[40]_i_1_n_6
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[41]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[41]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 2.324ns (46.681%)  route 2.654ns (53.319%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.313 r  counter/count_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.313    counter/count_reg[40]_i_1_n_4
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[43]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[43]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.248ns (45.854%)  route 2.654ns (54.146%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.335    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          2.654     8.445    fsm/state[2]
    SLICE_X88Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.569 r  fsm/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.569    counter/S[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  counter/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.945    counter/count_reg[0]_i_2__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.062 r  counter/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.062    counter/count_reg[4]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.179 r  counter/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.179    counter/count_reg[8]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  counter/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    counter/count_reg[12]_i_1__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.413 r  counter/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.413    counter/count_reg[16]_i_1__2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.530 r  counter/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.530    counter/count_reg[20]_i_1__2_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter/count_reg[24]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  counter/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    counter/count_reg[28]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  counter/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    counter/count_reg[32]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  counter/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    counter/count_reg[36]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.237 r  counter/count_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.237    counter/count_reg[40]_i_1_n_5
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.612    15.035    counter/CLK
    SLICE_X88Y94         FDRE                                         r  counter/count_reg[42]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.383    counter/count_reg[42]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  5.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 deCenter/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.607     1.526    deCenter/CLK
    SLICE_X87Y93         FDRE                                         r  deCenter/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  deCenter/clean_reg/Q
                         net (fo=4, routed)           0.124     1.791    fsm/in1
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.879     2.044    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.075     1.617    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 deUp/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.314%)  route 0.150ns (44.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.606     1.525    deUp/CLK
    SLICE_X85Y95         FDRE                                         r  deUp/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  deUp/clean_reg/Q
                         net (fo=2, routed)           0.150     1.817    fsm/up
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  fsm//FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    fsm//FSM_sequential_state[1]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.879     2.044    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.091     1.655    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.607     1.526    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.082     1.737    fsm/state[0]
    SLICE_X87Y94         LUT3 (Prop_lut3_I1_O)        0.099     1.836 r  fsm//FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    fsm//FSM_sequential_state[2]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.879     2.044    fsm/CLK
    SLICE_X87Y94         FDRE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.092     1.618    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    counter/CLK
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.067     1.754    counter/count_reg[15]_0[0]
    SLICE_X88Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  counter/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.883    counter/count_reg[12]_i_1__2_n_6
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.875     2.040    counter/CLK
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[13]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    counter/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.604     1.523    counter/CLK
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  counter/count_reg[14]/Q
                         net (fo=2, routed)           0.067     1.754    counter/count_reg[15]_0[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.883 r  counter/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.883    counter/count_reg[12]_i_1__2_n_4
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.875     2.040    counter/CLK
    SLICE_X88Y87         FDRE                                         r  counter/count_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    counter/CLK
    SLICE_X88Y86         FDRE                                         r  counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  counter/count_reg[10]/Q
                         net (fo=2, routed)           0.067     1.753    counter/count_reg[11]_0[2]
    SLICE_X88Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.882 r  counter/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.882    counter/count_reg[8]_i_1__2_n_4
    SLICE_X88Y86         FDRE                                         r  counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    counter/CLK
    SLICE_X88Y86         FDRE                                         r  counter/count_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.605     1.524    counter/CLK
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter/count_reg[16]/Q
                         net (fo=2, routed)           0.067     1.755    counter/count_reg[19]_0[0]
    SLICE_X88Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.884 r  counter/count_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.884    counter/count_reg[16]_i_1__2_n_6
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.042    counter/CLK
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[17]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    counter/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.605     1.524    counter/CLK
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter/count_reg[18]/Q
                         net (fo=2, routed)           0.067     1.755    counter/count_reg[19]_0[2]
    SLICE_X88Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.884 r  counter/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.884    counter/count_reg[16]_i_1__2_n_4
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.042    counter/CLK
    SLICE_X88Y88         FDRE                                         r  counter/count_reg[19]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    counter/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    counter/CLK
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.067     1.753    counter/count_reg[7]_0[0]
    SLICE_X88Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.882 r  counter/count_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.882    counter/count_reg[4]_i_1__2_n_6
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    counter/CLK
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.603     1.522    counter/CLK
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  counter/count_reg[6]/Q
                         net (fo=2, routed)           0.067     1.753    counter/count_reg[7]_0[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.882 r  counter/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.882    counter/count_reg[4]_i_1__2_n_4
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.874     2.039    counter/CLK
    SLICE_X88Y85         FDRE                                         r  counter/count_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    counter/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    counter/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    counter/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    counter/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    counter/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    counter/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    counter/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    counter/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    counter/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    counter/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    counter/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    counter/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    counter/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    counter/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    counter/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    counter/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    deCenter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    deCenter/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    counter/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    counter/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    counter/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    counter/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    deCenter/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    deCenter/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    deCenter/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    deDown/clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    deDown/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    deDown/count_reg[11]/C



