

================================================================
== Vitis HLS Report for 'fir_n11_strm'
================================================================
* Date:           Sat Sep 30 01:45:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_stream_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112  |fir_n11_strm_Pipeline_XFER_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      42|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    33|     916|    1005|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|     952|    1082|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|  154|  180|    0|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112  |fir_n11_strm_Pipeline_XFER_LOOP  |        0|  33|  762|  825|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|  33|  916| 1005|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ret_V_fu_171_p2                                                |         +|   0|  0|  40|          33|           2|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_pstrmOutput_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                          |          |   0|  0|  42|          34|           3|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |pstrmInput_TREADY_int_regslice  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  35|          7|    2|          7|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_187                                              |  31|   0|   31|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  36|   0|   36|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|               control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|               control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          fir_n11_strm|  return value|
|pstrmInput_TDATA       |   in|   32|        axis|   pstrmInput_V_data_V|       pointer|
|pstrmInput_TVALID      |   in|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TREADY      |  out|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TDEST       |   in|    1|        axis|   pstrmInput_V_dest_V|       pointer|
|pstrmInput_TKEEP       |   in|    4|        axis|   pstrmInput_V_keep_V|       pointer|
|pstrmInput_TSTRB       |   in|    4|        axis|   pstrmInput_V_strb_V|       pointer|
|pstrmInput_TUSER       |   in|    1|        axis|   pstrmInput_V_user_V|       pointer|
|pstrmInput_TLAST       |   in|    1|        axis|   pstrmInput_V_last_V|       pointer|
|pstrmInput_TID         |   in|    1|        axis|     pstrmInput_V_id_V|       pointer|
|pstrmOutput_TDATA      |  out|   32|        axis|  pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TVALID     |  out|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TREADY     |   in|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TDEST      |  out|    1|        axis|  pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TKEEP      |  out|    4|        axis|  pstrmOutput_V_keep_V|       pointer|
|pstrmOutput_TSTRB      |  out|    4|        axis|  pstrmOutput_V_strb_V|       pointer|
|pstrmOutput_TUSER      |  out|    1|        axis|  pstrmOutput_V_user_V|       pointer|
|pstrmOutput_TLAST      |  out|    1|        axis|  pstrmOutput_V_last_V|       pointer|
|pstrmOutput_TID        |  out|    1|        axis|    pstrmOutput_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

