# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl" --include "../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl" --include "../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl" --include "D:/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../UART.srcs/sources_1/new/async_receiver.sv" \
"../../../../UART.srcs/sim_1/new/tb_async_receiver.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
