
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012c8 <.init>:
  4012c8:	stp	x29, x30, [sp, #-16]!
  4012cc:	mov	x29, sp
  4012d0:	bl	401dd8 <feof@plt+0x798>
  4012d4:	ldp	x29, x30, [sp], #16
  4012d8:	ret

Disassembly of section .plt:

00000000004012e0 <_Znam@plt-0x20>:
  4012e0:	stp	x16, x30, [sp, #-16]!
  4012e4:	adrp	x16, 415000 <_ZdlPvm@@Base+0x10adc>
  4012e8:	ldr	x17, [x16, #4088]
  4012ec:	add	x16, x16, #0xff8
  4012f0:	br	x17
  4012f4:	nop
  4012f8:	nop
  4012fc:	nop

0000000000401300 <_Znam@plt>:
  401300:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16]
  401308:	add	x16, x16, #0x0
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #8]
  401318:	add	x16, x16, #0x8
  40131c:	br	x17

0000000000401320 <fread@plt>:
  401320:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #16]
  401328:	add	x16, x16, #0x10
  40132c:	br	x17

0000000000401330 <puts@plt>:
  401330:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #24]
  401338:	add	x16, x16, #0x18
  40133c:	br	x17

0000000000401340 <ungetc@plt>:
  401340:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #32]
  401348:	add	x16, x16, #0x20
  40134c:	br	x17

0000000000401350 <isalnum@plt>:
  401350:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #40]
  401358:	add	x16, x16, #0x28
  40135c:	br	x17

0000000000401360 <strlen@plt>:
  401360:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #48]
  401368:	add	x16, x16, #0x30
  40136c:	br	x17

0000000000401370 <fprintf@plt>:
  401370:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #56]
  401378:	add	x16, x16, #0x38
  40137c:	br	x17

0000000000401380 <putc@plt>:
  401380:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #64]
  401388:	add	x16, x16, #0x40
  40138c:	br	x17

0000000000401390 <islower@plt>:
  401390:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #72]
  401398:	add	x16, x16, #0x48
  40139c:	br	x17

00000000004013a0 <fclose@plt>:
  4013a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #80]
  4013a8:	add	x16, x16, #0x50
  4013ac:	br	x17

00000000004013b0 <isspace@plt>:
  4013b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #88]
  4013b8:	add	x16, x16, #0x58
  4013bc:	br	x17

00000000004013c0 <memcmp@plt>:
  4013c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #96]
  4013c8:	add	x16, x16, #0x60
  4013cc:	br	x17

00000000004013d0 <strtol@plt>:
  4013d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #104]
  4013d8:	add	x16, x16, #0x68
  4013dc:	br	x17

00000000004013e0 <free@plt>:
  4013e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #112]
  4013e8:	add	x16, x16, #0x70
  4013ec:	br	x17

00000000004013f0 <strchr@plt>:
  4013f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #120]
  4013f8:	add	x16, x16, #0x78
  4013fc:	br	x17

0000000000401400 <_exit@plt>:
  401400:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #128]
  401408:	add	x16, x16, #0x80
  40140c:	br	x17

0000000000401410 <freopen@plt>:
  401410:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #136]
  401418:	add	x16, x16, #0x88
  40141c:	br	x17

0000000000401420 <strerror@plt>:
  401420:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #144]
  401428:	add	x16, x16, #0x90
  40142c:	br	x17

0000000000401430 <strcpy@plt>:
  401430:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #152]
  401438:	add	x16, x16, #0x98
  40143c:	br	x17

0000000000401440 <strtok@plt>:
  401440:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #160]
  401448:	add	x16, x16, #0xa0
  40144c:	br	x17

0000000000401450 <isxdigit@plt>:
  401450:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #168]
  401458:	add	x16, x16, #0xa8
  40145c:	br	x17

0000000000401460 <atan2@plt>:
  401460:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #176]
  401468:	add	x16, x16, #0xb0
  40146c:	br	x17

0000000000401470 <__libc_start_main@plt>:
  401470:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #184]
  401478:	add	x16, x16, #0xb8
  40147c:	br	x17

0000000000401480 <isgraph@plt>:
  401480:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #192]
  401488:	add	x16, x16, #0xc0
  40148c:	br	x17

0000000000401490 <getc@plt>:
  401490:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #200]
  401498:	add	x16, x16, #0xc8
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #208]
  4014a8:	add	x16, x16, #0xd0
  4014ac:	br	x17

00000000004014b0 <isprint@plt>:
  4014b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #216]
  4014b8:	add	x16, x16, #0xd8
  4014bc:	br	x17

00000000004014c0 <isupper@plt>:
  4014c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #224]
  4014c8:	add	x16, x16, #0xe0
  4014cc:	br	x17

00000000004014d0 <fputc@plt>:
  4014d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #232]
  4014d8:	add	x16, x16, #0xe8
  4014dc:	br	x17

00000000004014e0 <__isoc99_sscanf@plt>:
  4014e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #240]
  4014e8:	add	x16, x16, #0xf0
  4014ec:	br	x17

00000000004014f0 <fflush@plt>:
  4014f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #248]
  4014f8:	add	x16, x16, #0xf8
  4014fc:	br	x17

0000000000401500 <isalpha@plt>:
  401500:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #256]
  401508:	add	x16, x16, #0x100
  40150c:	br	x17

0000000000401510 <strrchr@plt>:
  401510:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #264]
  401518:	add	x16, x16, #0x108
  40151c:	br	x17

0000000000401520 <_ZdaPv@plt>:
  401520:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #272]
  401528:	add	x16, x16, #0x110
  40152c:	br	x17

0000000000401530 <__errno_location@plt>:
  401530:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #280]
  401538:	add	x16, x16, #0x118
  40153c:	br	x17

0000000000401540 <fopen@plt>:
  401540:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #288]
  401548:	add	x16, x16, #0x120
  40154c:	br	x17

0000000000401550 <__cxa_throw_bad_array_new_length@plt>:
  401550:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #296]
  401558:	add	x16, x16, #0x128
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #304]
  401568:	add	x16, x16, #0x130
  40156c:	br	x17

0000000000401570 <fgets@plt>:
  401570:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #312]
  401578:	add	x16, x16, #0x138
  40157c:	br	x17

0000000000401580 <write@plt>:
  401580:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #320]
  401588:	add	x16, x16, #0x140
  40158c:	br	x17

0000000000401590 <malloc@plt>:
  401590:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #328]
  401598:	add	x16, x16, #0x148
  40159c:	br	x17

00000000004015a0 <ispunct@plt>:
  4015a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #336]
  4015a8:	add	x16, x16, #0x150
  4015ac:	br	x17

00000000004015b0 <iscntrl@plt>:
  4015b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #344]
  4015b8:	add	x16, x16, #0x158
  4015bc:	br	x17

00000000004015c0 <abort@plt>:
  4015c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #352]
  4015c8:	add	x16, x16, #0x160
  4015cc:	br	x17

00000000004015d0 <getenv@plt>:
  4015d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #360]
  4015d8:	add	x16, x16, #0x168
  4015dc:	br	x17

00000000004015e0 <__gxx_personality_v0@plt>:
  4015e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #368]
  4015e8:	add	x16, x16, #0x170
  4015ec:	br	x17

00000000004015f0 <exit@plt>:
  4015f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #376]
  4015f8:	add	x16, x16, #0x178
  4015fc:	br	x17

0000000000401600 <_Unwind_Resume@plt>:
  401600:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #384]
  401608:	add	x16, x16, #0x180
  40160c:	br	x17

0000000000401610 <ferror@plt>:
  401610:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #392]
  401618:	add	x16, x16, #0x188
  40161c:	br	x17

0000000000401620 <__gmon_start__@plt>:
  401620:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #400]
  401628:	add	x16, x16, #0x190
  40162c:	br	x17

0000000000401630 <printf@plt>:
  401630:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #408]
  401638:	add	x16, x16, #0x198
  40163c:	br	x17

0000000000401640 <feof@plt>:
  401640:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #416]
  401648:	add	x16, x16, #0x1a0
  40164c:	br	x17

Disassembly of section .text:

0000000000401650 <_Znwm@@Base-0x2e74>:
  401650:	mov	x12, #0x1130                	// #4400
  401654:	sub	sp, sp, x12
  401658:	stp	x29, x30, [sp]
  40165c:	mov	x29, sp
  401660:	stp	x19, x20, [sp, #16]
  401664:	mov	w19, w0
  401668:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  40166c:	mov	x20, x1
  401670:	stp	x23, x24, [sp, #48]
  401674:	adrp	x24, 404000 <feof@plt+0x29c0>
  401678:	add	x24, x24, #0x920
  40167c:	stp	x25, x26, [sp, #64]
  401680:	adrp	x25, 404000 <feof@plt+0x29c0>
  401684:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11adc>
  401688:	add	x25, x25, #0x7ec
  40168c:	add	x26, x26, #0xdd8
  401690:	mov	x23, #0x0                   	// #0
  401694:	ldr	x1, [x1]
  401698:	str	x1, [x0, #3680]
  40169c:	stp	x21, x22, [sp, #32]
  4016a0:	mov	w22, #0xffffffff            	// #-1
  4016a4:	mov	w21, #0x0                   	// #0
  4016a8:	stp	x27, x28, [sp, #80]
  4016ac:	mov	x3, x24
  4016b0:	mov	x2, x25
  4016b4:	mov	x1, x20
  4016b8:	mov	w0, w19
  4016bc:	mov	x4, #0x0                   	// #0
  4016c0:	bl	4043bc <feof@plt+0x2d7c>
  4016c4:	cmn	w0, #0x1
  4016c8:	b.eq	4017b0 <feof@plt+0x170>  // b.none
  4016cc:	cmp	w0, #0x73
  4016d0:	b.eq	401704 <feof@plt+0xc4>  // b.none
  4016d4:	b.gt	40170c <feof@plt+0xcc>
  4016d8:	cmp	w0, #0x67
  4016dc:	b.eq	40172c <feof@plt+0xec>  // b.none
  4016e0:	cmp	w0, #0x6b
  4016e4:	b.eq	401738 <feof@plt+0xf8>  // b.none
  4016e8:	cmp	w0, #0x3f
  4016ec:	b.ne	4016ac <feof@plt+0x6c>  // b.any
  4016f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4016f4:	ldr	x0, [x0, #704]
  4016f8:	bl	401eb4 <feof@plt+0x874>
  4016fc:	mov	w0, #0x1                   	// #1
  401700:	b	4017ac <feof@plt+0x16c>
  401704:	mov	w21, #0x1                   	// #1
  401708:	b	4016ac <feof@plt+0x6c>
  40170c:	cmp	w0, #0x76
  401710:	b.eq	401794 <feof@plt+0x154>  // b.none
  401714:	cmp	w0, #0x100
  401718:	b.ne	4016ac <feof@plt+0x6c>  // b.any
  40171c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401720:	ldr	x0, [x0, #696]
  401724:	bl	401eb4 <feof@plt+0x874>
  401728:	b	4017a8 <feof@plt+0x168>
  40172c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401730:	ldr	x23, [x0, #3688]
  401734:	b	4016ac <feof@plt+0x6c>
  401738:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11adc>
  40173c:	add	x1, sp, #0x930
  401740:	mov	w2, #0x0                   	// #0
  401744:	ldr	x0, [x27, #3688]
  401748:	bl	4013d0 <strtol@plt>
  40174c:	ldr	x1, [sp, #2352]
  401750:	cbnz	x0, 401760 <feof@plt+0x120>
  401754:	ldr	x2, [x27, #3688]
  401758:	cmp	x1, x2
  40175c:	b.eq	401770 <feof@plt+0x130>  // b.none
  401760:	ldrb	w1, [x1]
  401764:	cbnz	w1, 401770 <feof@plt+0x130>
  401768:	cmp	x0, #0xff
  40176c:	b.ls	40178c <feof@plt+0x14c>  // b.plast
  401770:	mov	x3, x26
  401774:	mov	x2, x26
  401778:	mov	x1, x26
  40177c:	adrp	x0, 404000 <feof@plt+0x29c0>
  401780:	add	x0, x0, #0x7f3
  401784:	bl	403860 <feof@plt+0x2220>
  401788:	b	4016ac <feof@plt+0x6c>
  40178c:	mov	w22, w0
  401790:	b	4016ac <feof@plt+0x6c>
  401794:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401798:	ldr	x1, [x0, #672]
  40179c:	adrp	x0, 404000 <feof@plt+0x29c0>
  4017a0:	add	x0, x0, #0x804
  4017a4:	bl	401630 <printf@plt>
  4017a8:	mov	w0, #0x0                   	// #0
  4017ac:	bl	4015f0 <exit@plt>
  4017b0:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11adc>
  4017b4:	ldr	w0, [x25, #656]
  4017b8:	sub	w19, w19, w0
  4017bc:	cmp	w19, #0x3
  4017c0:	b.ne	4016f0 <feof@plt+0xb0>  // b.any
  4017c4:	add	x0, sp, #0x130
  4017c8:	bl	40293c <feof@plt+0x12fc>
  4017cc:	cbnz	x23, 40180c <feof@plt+0x1cc>
  4017d0:	ldrsw	x0, [x25, #656]
  4017d4:	add	x19, sp, #0xc0
  4017d8:	lsl	x0, x0, #3
  4017dc:	ldr	x1, [x20, x0]
  4017e0:	add	x0, x20, x0
  4017e4:	ldp	x24, x27, [x0, #8]
  4017e8:	mov	x0, x19
  4017ec:	bl	40201c <feof@plt+0x9dc>
  4017f0:	bl	4022fc <feof@plt+0xcbc>
  4017f4:	cbz	w0, 401d44 <feof@plt+0x704>
  4017f8:	add	x23, sp, #0x930
  4017fc:	mov	x0, x24
  401800:	mov	x1, x23
  401804:	bl	402ef4 <feof@plt+0x18b4>
  401808:	b	401824 <feof@plt+0x1e4>
  40180c:	mov	x1, x23
  401810:	add	x0, sp, #0x130
  401814:	bl	402b24 <feof@plt+0x14e4>
  401818:	cbnz	w0, 4017d0 <feof@plt+0x190>
  40181c:	mov	w20, #0x1                   	// #1
  401820:	b	401d1c <feof@plt+0x6dc>
  401824:	cbz	w0, 401d44 <feof@plt+0x704>
  401828:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11adc>
  40182c:	bl	401530 <__errno_location@plt>
  401830:	mov	x26, x0
  401834:	adrp	x1, 404000 <feof@plt+0x29c0>
  401838:	ldr	x2, [x24, #696]
  40183c:	add	x1, x1, #0x825
  401840:	str	wzr, [x26]
  401844:	mov	x0, x27
  401848:	bl	401410 <freopen@plt>
  40184c:	mov	x1, x27
  401850:	cbnz	x0, 401890 <feof@plt+0x250>
  401854:	add	x0, sp, #0x98
  401858:	bl	403480 <feof@plt+0x1e40>
  40185c:	ldr	w0, [x26]
  401860:	bl	401420 <strerror@plt>
  401864:	mov	x1, x0
  401868:	add	x0, sp, #0xa8
  40186c:	bl	403480 <feof@plt+0x1e40>
  401870:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  401874:	adrp	x0, 404000 <feof@plt+0x29c0>
  401878:	add	x3, x3, #0xdd8
  40187c:	add	x2, sp, #0xa8
  401880:	add	x1, sp, #0x98
  401884:	add	x0, x0, #0x827
  401888:	bl	403860 <feof@plt+0x2220>
  40188c:	b	401d44 <feof@plt+0x704>
  401890:	adrp	x0, 404000 <feof@plt+0x29c0>
  401894:	add	x0, x0, #0x85d
  401898:	bl	401630 <printf@plt>
  40189c:	cbnz	w21, 401904 <feof@plt+0x2c4>
  4018a0:	ldrsw	x0, [x25, #656]
  4018a4:	ldr	x0, [x20, x0, lsl #3]
  4018a8:	bl	404530 <_ZdlPvm@@Base+0xc>
  4018ac:	mov	x21, x0
  4018b0:	bl	401360 <strlen@plt>
  4018b4:	cmp	w0, #0x4
  4018b8:	b.le	4018dc <feof@plt+0x29c>
  4018bc:	sxtw	x20, w0
  4018c0:	adrp	x1, 404000 <feof@plt+0x29c0>
  4018c4:	sub	x20, x20, #0x4
  4018c8:	add	x1, x1, #0x850
  4018cc:	add	x0, x21, x20
  4018d0:	bl	401560 <strcmp@plt>
  4018d4:	cbnz	w0, 4018dc <feof@plt+0x29c>
  4018d8:	strb	wzr, [x21, x20]
  4018dc:	mov	x0, x21
  4018e0:	mov	w1, #0x2f                  	// #47
  4018e4:	bl	401510 <strrchr@plt>
  4018e8:	cbz	x0, 4018f0 <feof@plt+0x2b0>
  4018ec:	add	x21, x0, #0x1
  4018f0:	adrp	x0, 404000 <feof@plt+0x29c0>
  4018f4:	mov	x1, x21
  4018f8:	add	x0, x0, #0x855
  4018fc:	bl	401630 <printf@plt>
  401900:	b	401918 <feof@plt+0x2d8>
  401904:	ldr	x1, [x24, #696]
  401908:	adrp	x0, 404000 <feof@plt+0x29c0>
  40190c:	add	x0, x0, #0x847
  401910:	bl	401310 <fputs@plt>
  401914:	b	4018a0 <feof@plt+0x260>
  401918:	add	x2, sp, #0x7c
  40191c:	mov	x0, x19
  401920:	mov	w1, #0x2                   	// #2
  401924:	bl	4021c4 <feof@plt+0xb84>
  401928:	cbnz	w0, 401998 <feof@plt+0x358>
  40192c:	add	x2, sp, #0x7c
  401930:	mov	x0, x19
  401934:	mov	w1, #0x1                   	// #1
  401938:	bl	4021c4 <feof@plt+0xb84>
  40193c:	cbnz	w0, 4019b4 <feof@plt+0x374>
  401940:	add	x2, sp, #0x80
  401944:	mov	x0, x19
  401948:	mov	w1, #0x5                   	// #5
  40194c:	bl	4021c4 <feof@plt+0xb84>
  401950:	cbz	w0, 401a00 <feof@plt+0x3c0>
  401954:	mov	x20, #0x0                   	// #0
  401958:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11adc>
  40195c:	add	x21, x28, #0x1b8
  401960:	mov	w27, #0x8                   	// #8
  401964:	ldr	x2, [x23, x20, lsl #3]
  401968:	mov	x25, x21
  40196c:	mov	x26, x2
  401970:	cbz	x26, 401a08 <feof@plt+0x3c8>
  401974:	ldr	x0, [x21]
  401978:	str	x2, [sp, #96]
  40197c:	ldr	x1, [x26]
  401980:	bl	401560 <strcmp@plt>
  401984:	ldr	x2, [sp, #96]
  401988:	cbnz	w0, 401990 <feof@plt+0x350>
  40198c:	str	w20, [x21, #8]
  401990:	ldr	x26, [x26, #8]
  401994:	b	401970 <feof@plt+0x330>
  401998:	ldr	w1, [sp, #124]
  40199c:	cmp	w1, #0x0
  4019a0:	b.le	40192c <feof@plt+0x2ec>
  4019a4:	adrp	x0, 404000 <feof@plt+0x29c0>
  4019a8:	add	x0, x0, #0x866
  4019ac:	bl	401630 <printf@plt>
  4019b0:	b	40192c <feof@plt+0x2ec>
  4019b4:	ldr	w0, [sp, #124]
  4019b8:	cbz	w0, 401940 <feof@plt+0x300>
  4019bc:	scvtf	d0, w0
  4019c0:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  4019c4:	fmov	d2, x0
  4019c8:	fmov	d1, #1.000000000000000000e+00
  4019cc:	fmul	d0, d0, d2
  4019d0:	bl	401460 <atan2@plt>
  4019d4:	mov	x0, #0x800000000000        	// #140737488355328
  4019d8:	movk	x0, #0x4066, lsl #48
  4019dc:	fmov	d1, x0
  4019e0:	adrp	x0, 404000 <feof@plt+0x29c0>
  4019e4:	fmul	d0, d0, d1
  4019e8:	ldr	d1, [x0, #2432]
  4019ec:	adrp	x0, 404000 <feof@plt+0x29c0>
  4019f0:	add	x0, x0, #0x875
  4019f4:	fdiv	d0, d0, d1
  4019f8:	bl	401630 <printf@plt>
  4019fc:	b	401940 <feof@plt+0x300>
  401a00:	str	wzr, [sp, #128]
  401a04:	b	401954 <feof@plt+0x314>
  401a08:	add	x21, x21, #0x10
  401a0c:	subs	w27, w27, #0x1
  401a10:	b.ne	40196c <feof@plt+0x32c>  // b.any
  401a14:	add	x20, x20, #0x1
  401a18:	cmp	x20, #0x100
  401a1c:	b.ne	40195c <feof@plt+0x31c>  // b.any
  401a20:	adrp	x26, 404000 <feof@plt+0x29c0>
  401a24:	adrp	x27, 404000 <feof@plt+0x29c0>
  401a28:	add	x20, x25, #0x80
  401a2c:	add	x26, x26, #0x883
  401a30:	add	x27, x27, #0x87f
  401a34:	mov	w21, #0x5                   	// #5
  401a38:	mov	w8, #0x0                   	// #0
  401a3c:	ldrb	w0, [x20]
  401a40:	add	x0, x25, x0, lsl #4
  401a44:	ldr	w1, [x0, #8]
  401a48:	ldrb	w0, [x20, #1]
  401a4c:	cmp	w1, #0x0
  401a50:	add	x0, x25, x0, lsl #4
  401a54:	ldr	w2, [x0, #8]
  401a58:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  401a5c:	b.lt	401ab4 <feof@plt+0x474>  // b.tstop
  401a60:	ldrb	w0, [x20, #2]
  401a64:	add	x0, x25, x0, lsl #4
  401a68:	ldr	w9, [x0, #8]
  401a6c:	tbnz	w9, #31, 401ab4 <feof@plt+0x474>
  401a70:	add	x3, sp, #0xa8
  401a74:	mov	x0, x19
  401a78:	bl	402070 <feof@plt+0xa30>
  401a7c:	cbz	w0, 401ab4 <feof@plt+0x474>
  401a80:	ldrb	w0, [sp, #168]
  401a84:	cmp	w0, w9
  401a88:	b.ne	401ab4 <feof@plt+0x474>  // b.any
  401a8c:	cbz	w8, 401aa0 <feof@plt+0x460>
  401a90:	ldr	x1, [x20, #8]
  401a94:	mov	x0, x27
  401a98:	bl	401630 <printf@plt>
  401a9c:	b	401ab0 <feof@plt+0x470>
  401aa0:	ldr	x1, [x24, #696]
  401aa4:	mov	x0, x26
  401aa8:	bl	401310 <fputs@plt>
  401aac:	b	401a90 <feof@plt+0x450>
  401ab0:	mov	w8, #0x1                   	// #1
  401ab4:	add	x20, x20, #0x10
  401ab8:	subs	w21, w21, #0x1
  401abc:	b.ne	401a3c <feof@plt+0x3fc>  // b.any
  401ac0:	cbnz	w8, 401ad8 <feof@plt+0x498>
  401ac4:	ldr	w1, [sp, #228]
  401ac8:	adrp	x0, 404000 <feof@plt+0x29c0>
  401acc:	add	x0, x0, #0x88d
  401ad0:	bl	401630 <printf@plt>
  401ad4:	b	401aec <feof@plt+0x4ac>
  401ad8:	ldr	x1, [x24, #696]
  401adc:	adrp	x0, 404000 <feof@plt+0x29c0>
  401ae0:	add	x0, x0, #0x89a
  401ae4:	bl	401310 <fputs@plt>
  401ae8:	b	401ac4 <feof@plt+0x484>
  401aec:	ldr	w1, [sp, #232]
  401af0:	adrp	x0, 404000 <feof@plt+0x29c0>
  401af4:	add	x0, x0, #0x89e
  401af8:	bl	401630 <printf@plt>
  401afc:	ldr	w0, [sp, #192]
  401b00:	adrp	x25, 404000 <feof@plt+0x29c0>
  401b04:	add	x25, x25, #0x8b7
  401b08:	mov	w13, #0x0                   	// #0
  401b0c:	str	x19, [sp, #136]
  401b10:	str	w0, [sp, #144]
  401b14:	mov	w0, #0xffffffff            	// #-1
  401b18:	str	w0, [sp, #148]
  401b1c:	add	x3, sp, #0x84
  401b20:	add	x2, sp, #0x7b
  401b24:	add	x1, sp, #0x7a
  401b28:	add	x0, sp, #0x88
  401b2c:	bl	401ee0 <feof@plt+0x8a0>
  401b30:	mov	w20, w0
  401b34:	cbz	w0, 401ba0 <feof@plt+0x560>
  401b38:	ldrb	w0, [sp, #123]
  401b3c:	cmp	w0, w22
  401b40:	b.eq	401b1c <feof@plt+0x4dc>  // b.none
  401b44:	ldr	x26, [x23, w0, sxtw #3]
  401b48:	adrp	x24, 404000 <feof@plt+0x29c0>
  401b4c:	ldrb	w0, [sp, #122]
  401b50:	add	x24, x24, #0x8ad
  401b54:	ldr	x20, [x23, x0, lsl #3]
  401b58:	cbz	x20, 401b1c <feof@plt+0x4dc>
  401b5c:	mov	x21, x26
  401b60:	cbz	x21, 401b98 <feof@plt+0x558>
  401b64:	cbz	w13, 401b80 <feof@plt+0x540>
  401b68:	ldr	w3, [sp, #132]
  401b6c:	mov	x0, x24
  401b70:	ldr	x1, [x20]
  401b74:	ldr	x2, [x21]
  401b78:	bl	401630 <printf@plt>
  401b7c:	b	401b8c <feof@plt+0x54c>
  401b80:	mov	x0, x25
  401b84:	bl	401330 <puts@plt>
  401b88:	b	401b68 <feof@plt+0x528>
  401b8c:	mov	w13, #0x1                   	// #1
  401b90:	ldr	x21, [x21, #8]
  401b94:	b	401b60 <feof@plt+0x520>
  401b98:	ldr	x20, [x20, #8]
  401b9c:	b	401b58 <feof@plt+0x518>
  401ba0:	adrp	x0, 404000 <feof@plt+0x29c0>
  401ba4:	add	x0, x0, #0x8c1
  401ba8:	bl	401330 <puts@plt>
  401bac:	adrp	x0, 404000 <feof@plt+0x29c0>
  401bb0:	add	x0, x0, #0x8c9
  401bb4:	bl	404530 <_ZdlPvm@@Base+0xc>
  401bb8:	add	x22, sp, #0x130
  401bbc:	mov	x21, #0x0                   	// #0
  401bc0:	stp	x0, xzr, [sp, #152]
  401bc4:	adrp	x0, 404000 <feof@plt+0x29c0>
  401bc8:	add	x0, x0, #0x8e1
  401bcc:	str	x0, [sp, #104]
  401bd0:	mov	w5, w21
  401bd4:	mov	w28, w21
  401bd8:	mov	w1, w21
  401bdc:	add	x0, sp, #0xc0
  401be0:	bl	402030 <feof@plt+0x9f0>
  401be4:	cbz	w0, 401d04 <feof@plt+0x6c4>
  401be8:	add	x0, sp, #0x930
  401bec:	ldr	x23, [x0, x21, lsl #3]
  401bf0:	cbnz	x23, 401bf8 <feof@plt+0x5b8>
  401bf4:	add	x23, sp, #0x98
  401bf8:	mov	w1, w5
  401bfc:	add	x0, sp, #0xc0
  401c00:	bl	402138 <feof@plt+0xaf8>
  401c04:	mov	w4, w0
  401c08:	mov	w1, w5
  401c0c:	add	x0, sp, #0xc0
  401c10:	str	w4, [sp, #168]
  401c14:	bl	402158 <feof@plt+0xb18>
  401c18:	mov	w1, w5
  401c1c:	mov	w24, w0
  401c20:	add	x0, sp, #0xc0
  401c24:	str	w24, [sp, #172]
  401c28:	bl	40217c <feof@plt+0xb3c>
  401c2c:	mov	w25, w0
  401c30:	mov	w1, w5
  401c34:	add	x0, sp, #0xc0
  401c38:	str	w25, [sp, #176]
  401c3c:	bl	4021a0 <feof@plt+0xb60>
  401c40:	mov	w2, w4
  401c44:	ldr	x1, [x23]
  401c48:	str	w0, [sp, #180]
  401c4c:	ldr	w0, [x22]
  401c50:	str	w0, [sp, #184]
  401c54:	ldr	w0, [x22, #1024]
  401c58:	str	w0, [sp, #188]
  401c5c:	adrp	x0, 404000 <feof@plt+0x29c0>
  401c60:	add	x0, x0, #0x8cd
  401c64:	bl	401630 <printf@plt>
  401c68:	add	x27, sp, #0xa8
  401c6c:	mov	x0, #0x5                   	// #5
  401c70:	ldr	w1, [x27, x0, lsl #2]
  401c74:	mov	w26, w0
  401c78:	cbnz	w1, 401c88 <feof@plt+0x648>
  401c7c:	subs	x0, x0, #0x1
  401c80:	b.ne	401c70 <feof@plt+0x630>  // b.any
  401c84:	mov	w26, #0x0                   	// #0
  401c88:	mov	w0, #0x1                   	// #1
  401c8c:	str	w0, [sp, #132]
  401c90:	adrp	x0, 404000 <feof@plt+0x29c0>
  401c94:	add	x0, x0, #0x8d3
  401c98:	str	x0, [sp, #96]
  401c9c:	ldr	w0, [sp, #132]
  401ca0:	cmp	w0, w26
  401ca4:	b.gt	401cc4 <feof@plt+0x684>
  401ca8:	ldr	w1, [x27, w0, sxtw #2]
  401cac:	ldr	x0, [sp, #96]
  401cb0:	bl	401630 <printf@plt>
  401cb4:	ldr	w0, [sp, #132]
  401cb8:	add	w0, w0, #0x1
  401cbc:	str	w0, [sp, #132]
  401cc0:	b	401c9c <feof@plt+0x65c>
  401cc4:	ldr	w0, [sp, #128]
  401cc8:	cmp	w25, #0x0
  401ccc:	cset	w1, gt
  401cd0:	cmp	w24, w0
  401cd4:	b.le	401cdc <feof@plt+0x69c>
  401cd8:	add	w1, w1, #0x2
  401cdc:	adrp	x0, 404000 <feof@plt+0x29c0>
  401ce0:	mov	w2, w28
  401ce4:	add	x0, x0, #0x8d7
  401ce8:	bl	401630 <printf@plt>
  401cec:	ldr	x23, [x23, #8]
  401cf0:	cbz	x23, 401d04 <feof@plt+0x6c4>
  401cf4:	ldr	x1, [x23]
  401cf8:	ldr	x0, [sp, #104]
  401cfc:	bl	401630 <printf@plt>
  401d00:	b	401cec <feof@plt+0x6ac>
  401d04:	add	x21, x21, #0x1
  401d08:	add	x22, x22, #0x4
  401d0c:	cmp	x21, #0x100
  401d10:	b.ne	401bd0 <feof@plt+0x590>  // b.any
  401d14:	mov	x0, x19
  401d18:	bl	40220c <feof@plt+0xbcc>
  401d1c:	mov	w0, w20
  401d20:	mov	x12, #0x1130                	// #4400
  401d24:	ldp	x29, x30, [sp]
  401d28:	ldp	x19, x20, [sp, #16]
  401d2c:	ldp	x21, x22, [sp, #32]
  401d30:	ldp	x23, x24, [sp, #48]
  401d34:	ldp	x25, x26, [sp, #64]
  401d38:	ldp	x27, x28, [sp, #80]
  401d3c:	add	sp, sp, x12
  401d40:	ret
  401d44:	mov	w20, #0x1                   	// #1
  401d48:	b	401d14 <feof@plt+0x6d4>
  401d4c:	mov	x20, x0
  401d50:	mov	x0, x19
  401d54:	bl	40220c <feof@plt+0xbcc>
  401d58:	mov	x0, x20
  401d5c:	bl	401600 <_Unwind_Resume@plt>
  401d60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401d64:	add	x0, x0, #0x2c9
  401d68:	b	403264 <feof@plt+0x1c24>
  401d6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401d70:	add	x0, x0, #0x2cc
  401d74:	add	x0, x0, #0xb04
  401d78:	b	403264 <feof@plt+0x1c24>
  401d7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401d80:	str	wzr, [x0, #3544]
  401d84:	ret
  401d88:	mov	x29, #0x0                   	// #0
  401d8c:	mov	x30, #0x0                   	// #0
  401d90:	mov	x5, x0
  401d94:	ldr	x1, [sp]
  401d98:	add	x2, sp, #0x8
  401d9c:	mov	x6, sp
  401da0:	movz	x0, #0x0, lsl #48
  401da4:	movk	x0, #0x0, lsl #32
  401da8:	movk	x0, #0x40, lsl #16
  401dac:	movk	x0, #0x1650
  401db0:	movz	x3, #0x0, lsl #48
  401db4:	movk	x3, #0x0, lsl #32
  401db8:	movk	x3, #0x40, lsl #16
  401dbc:	movk	x3, #0x4570
  401dc0:	movz	x4, #0x0, lsl #48
  401dc4:	movk	x4, #0x0, lsl #32
  401dc8:	movk	x4, #0x40, lsl #16
  401dcc:	movk	x4, #0x45f0
  401dd0:	bl	401470 <__libc_start_main@plt>
  401dd4:	bl	4015c0 <abort@plt>
  401dd8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x10adc>
  401ddc:	ldr	x0, [x0, #4064]
  401de0:	cbz	x0, 401de8 <feof@plt+0x7a8>
  401de4:	b	401620 <__gmon_start__@plt>
  401de8:	ret
  401dec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401df0:	add	x1, x0, #0x2b8
  401df4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401df8:	add	x0, x0, #0x2b8
  401dfc:	cmp	x1, x0
  401e00:	b.eq	401e2c <feof@plt+0x7ec>  // b.none
  401e04:	sub	sp, sp, #0x10
  401e08:	adrp	x1, 404000 <feof@plt+0x29c0>
  401e0c:	ldr	x1, [x1, #1552]
  401e10:	str	x1, [sp, #8]
  401e14:	cbz	x1, 401e24 <feof@plt+0x7e4>
  401e18:	mov	x16, x1
  401e1c:	add	sp, sp, #0x10
  401e20:	br	x16
  401e24:	add	sp, sp, #0x10
  401e28:	ret
  401e2c:	ret
  401e30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401e34:	add	x1, x0, #0x2b8
  401e38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  401e3c:	add	x0, x0, #0x2b8
  401e40:	sub	x1, x1, x0
  401e44:	mov	x2, #0x2                   	// #2
  401e48:	asr	x1, x1, #3
  401e4c:	sdiv	x1, x1, x2
  401e50:	cbz	x1, 401e7c <feof@plt+0x83c>
  401e54:	sub	sp, sp, #0x10
  401e58:	adrp	x2, 404000 <feof@plt+0x29c0>
  401e5c:	ldr	x2, [x2, #1560]
  401e60:	str	x2, [sp, #8]
  401e64:	cbz	x2, 401e74 <feof@plt+0x834>
  401e68:	mov	x16, x2
  401e6c:	add	sp, sp, #0x10
  401e70:	br	x16
  401e74:	add	sp, sp, #0x10
  401e78:	ret
  401e7c:	ret
  401e80:	stp	x29, x30, [sp, #-32]!
  401e84:	mov	x29, sp
  401e88:	str	x19, [sp, #16]
  401e8c:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11adc>
  401e90:	ldrb	w0, [x19, #712]
  401e94:	cbnz	w0, 401ea4 <feof@plt+0x864>
  401e98:	bl	401dec <feof@plt+0x7ac>
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	strb	w0, [x19, #712]
  401ea4:	ldr	x19, [sp, #16]
  401ea8:	ldp	x29, x30, [sp], #32
  401eac:	ret
  401eb0:	b	401e30 <feof@plt+0x7f0>
  401eb4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11adc>
  401eb8:	ldr	x2, [x1, #3680]
  401ebc:	adrp	x1, 404000 <feof@plt+0x29c0>
  401ec0:	add	x1, x1, #0x620
  401ec4:	b	401370 <fprintf@plt>
  401ec8:	str	x1, [x0]
  401ecc:	ldr	w1, [x1]
  401ed0:	str	w1, [x0, #8]
  401ed4:	mov	w1, #0xffffffff            	// #-1
  401ed8:	str	w1, [x0, #12]
  401edc:	ret
  401ee0:	ldr	x6, [x0]
  401ee4:	mov	w10, #0x6                   	// #6
  401ee8:	mov	w11, #0xffffffff            	// #-1
  401eec:	ldr	w9, [x6, #4]
  401ef0:	ldr	w5, [x0, #8]
  401ef4:	cmp	w5, w9
  401ef8:	b.gt	402014 <feof@plt+0x9d4>
  401efc:	ldr	w4, [x6]
  401f00:	ldr	x7, [x6, #48]
  401f04:	sub	w4, w5, w4
  401f08:	smaddl	x4, w4, w10, x7
  401f0c:	ldrb	w7, [x4, #4]
  401f10:	cmp	w7, #0x1
  401f14:	b.ne	402008 <feof@plt+0x9c8>  // b.any
  401f18:	ldr	w8, [x0, #12]
  401f1c:	ldr	x7, [x6, #88]
  401f20:	tbz	w8, #31, 401f50 <feof@plt+0x910>
  401f24:	ldrb	w4, [x4, #5]
  401f28:	str	w4, [x0, #12]
  401f2c:	ubfiz	x4, x4, #2, #8
  401f30:	add	x8, x7, x4
  401f34:	ldrb	w4, [x7, x4]
  401f38:	cmp	w4, #0x80
  401f3c:	b.ls	401f50 <feof@plt+0x910>  // b.plast
  401f40:	ldrb	w4, [x8, #2]
  401f44:	ldrb	w8, [x8, #3]
  401f48:	add	w4, w8, w4, lsl #8
  401f4c:	str	w4, [x0, #12]
  401f50:	ldr	w8, [x0, #12]
  401f54:	sbfiz	x4, x8, #2, #32
  401f58:	add	x12, x7, w8, sxtw #2
  401f5c:	ldrb	w4, [x7, x4]
  401f60:	cmp	w4, #0x80
  401f64:	b.gt	402004 <feof@plt+0x9c4>
  401f68:	ldrsb	w12, [x12, #2]
  401f6c:	tbz	w12, #31, 401ff0 <feof@plt+0x9b0>
  401f70:	strb	w5, [x1]
  401f74:	cmp	w4, #0x80
  401f78:	ldr	x5, [x0]
  401f7c:	ldrsw	x1, [x0, #12]
  401f80:	ldr	x5, [x5, #88]
  401f84:	add	x1, x5, x1, lsl #2
  401f88:	ldrb	w1, [x1, #1]
  401f8c:	strb	w1, [x2]
  401f90:	ldr	x5, [x0]
  401f94:	ldrsw	x2, [x0, #12]
  401f98:	ldr	x1, [x5, #88]
  401f9c:	add	x2, x1, x2, lsl #2
  401fa0:	ldrb	w1, [x2, #2]
  401fa4:	ldrb	w2, [x2, #3]
  401fa8:	sub	w1, w1, #0x80
  401fac:	add	w1, w2, w1, lsl #8
  401fb0:	ldr	x2, [x5, #96]
  401fb4:	ldr	w1, [x2, w1, sxtw #2]
  401fb8:	str	w1, [x3]
  401fbc:	b.ne	401fdc <feof@plt+0x99c>  // b.any
  401fc0:	ldr	w1, [x0, #8]
  401fc4:	add	w1, w1, #0x1
  401fc8:	str	w1, [x0, #8]
  401fcc:	mov	w1, #0xffffffff            	// #-1
  401fd0:	str	w1, [x0, #12]
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	ret
  401fdc:	ldr	w1, [x0, #12]
  401fe0:	add	w4, w4, #0x1
  401fe4:	add	w4, w1, w4
  401fe8:	str	w4, [x0, #12]
  401fec:	b	401fd4 <feof@plt+0x994>
  401ff0:	cmp	w4, #0x80
  401ff4:	b.eq	402004 <feof@plt+0x9c4>  // b.none
  401ff8:	add	w4, w4, #0x1
  401ffc:	add	w4, w4, w8
  402000:	b	401f4c <feof@plt+0x90c>
  402004:	str	w11, [x0, #12]
  402008:	add	w5, w5, #0x1
  40200c:	str	w5, [x0, #8]
  402010:	b	401ef0 <feof@plt+0x8b0>
  402014:	mov	w0, #0x0                   	// #0
  402018:	b	401fd8 <feof@plt+0x998>
  40201c:	stp	xzr, xzr, [x0, #48]
  402020:	stp	xzr, xzr, [x0, #64]
  402024:	stp	xzr, xzr, [x0, #80]
  402028:	stp	xzr, xzr, [x0, #96]
  40202c:	ret
  402030:	ldr	w2, [x0]
  402034:	cmp	w2, w1
  402038:	b.gt	402068 <feof@plt+0xa28>
  40203c:	ldr	w3, [x0, #4]
  402040:	cmp	w3, w1
  402044:	b.lt	402068 <feof@plt+0xa28>  // b.tstop
  402048:	sub	w1, w1, w2
  40204c:	mov	w2, #0x6                   	// #6
  402050:	ldr	x0, [x0, #48]
  402054:	smull	x1, w1, w2
  402058:	ldrb	w0, [x0, x1]
  40205c:	cmp	w0, #0x0
  402060:	cset	w0, ne  // ne = any
  402064:	ret
  402068:	mov	w0, #0x0                   	// #0
  40206c:	b	402064 <feof@plt+0xa24>
  402070:	and	w4, w1, #0xff
  402074:	mov	x5, x0
  402078:	and	w7, w2, #0xff
  40207c:	mov	x6, x3
  402080:	stp	x29, x30, [sp, #-16]!
  402084:	mov	w1, w4
  402088:	mov	x29, sp
  40208c:	bl	402030 <feof@plt+0x9f0>
  402090:	cbz	w0, 402114 <feof@plt+0xad4>
  402094:	ldr	w1, [x5]
  402098:	mov	w2, #0x6                   	// #6
  40209c:	ldr	x0, [x5, #48]
  4020a0:	sub	w1, w4, w1
  4020a4:	smaddl	x1, w1, w2, x0
  4020a8:	ldrb	w0, [x1, #4]
  4020ac:	cmp	w0, #0x1
  4020b0:	b.ne	402130 <feof@plt+0xaf0>  // b.any
  4020b4:	ldrb	w0, [x1, #5]
  4020b8:	ldrb	w1, [x1, #5]
  4020bc:	ldr	x4, [x5, #88]
  4020c0:	lsl	x2, x1, #2
  4020c4:	add	x1, x4, x1, lsl #2
  4020c8:	ldrb	w2, [x4, x2]
  4020cc:	cmp	w2, #0x80
  4020d0:	b.ls	4020e0 <feof@plt+0xaa0>  // b.plast
  4020d4:	ldrb	w0, [x1, #2]
  4020d8:	ldrb	w1, [x1, #3]
  4020dc:	add	w0, w1, w0, lsl #8
  4020e0:	sbfiz	x1, x0, #2, #32
  4020e4:	add	x3, x4, w0, sxtw #2
  4020e8:	ldrb	w1, [x4, x1]
  4020ec:	cmp	w1, #0x80
  4020f0:	b.gt	402130 <feof@plt+0xaf0>
  4020f4:	ldrb	w2, [x3, #2]
  4020f8:	cbnz	w2, 40211c <feof@plt+0xadc>
  4020fc:	ldrb	w2, [x3, #1]
  402100:	cmp	w2, w7
  402104:	b.ne	40211c <feof@plt+0xadc>  // b.any
  402108:	ldrb	w0, [x3, #3]
  40210c:	strb	w0, [x6]
  402110:	mov	w0, #0x1                   	// #1
  402114:	ldp	x29, x30, [sp], #16
  402118:	ret
  40211c:	cmp	w1, #0x80
  402120:	b.eq	402130 <feof@plt+0xaf0>  // b.none
  402124:	add	w1, w1, #0x1
  402128:	add	w0, w0, w1
  40212c:	b	4020e0 <feof@plt+0xaa0>
  402130:	mov	w0, #0x0                   	// #0
  402134:	b	402114 <feof@plt+0xad4>
  402138:	ldr	w2, [x0]
  40213c:	sub	w1, w1, w2
  402140:	mov	w2, #0x6                   	// #6
  402144:	smull	x1, w1, w2
  402148:	ldp	x2, x0, [x0, #48]
  40214c:	ldrb	w1, [x2, x1]
  402150:	ldr	w0, [x0, x1, lsl #2]
  402154:	ret
  402158:	ldr	w2, [x0]
  40215c:	mov	w3, #0x6                   	// #6
  402160:	sub	w1, w1, w2
  402164:	ldr	x2, [x0, #48]
  402168:	ldr	x0, [x0, #64]
  40216c:	smaddl	x1, w1, w3, x2
  402170:	ldrb	w1, [x1, #1]
  402174:	ldr	w0, [x0, x1, lsl #2]
  402178:	ret
  40217c:	ldr	w2, [x0]
  402180:	mov	w3, #0x6                   	// #6
  402184:	sub	w1, w1, w2
  402188:	ldr	x2, [x0, #48]
  40218c:	ldr	x0, [x0, #72]
  402190:	smaddl	x1, w1, w3, x2
  402194:	ldrb	w1, [x1, #2]
  402198:	ldr	w0, [x0, x1, lsl #2]
  40219c:	ret
  4021a0:	ldr	w2, [x0]
  4021a4:	mov	w3, #0x6                   	// #6
  4021a8:	sub	w1, w1, w2
  4021ac:	ldr	x2, [x0, #48]
  4021b0:	ldr	x0, [x0, #80]
  4021b4:	smaddl	x1, w1, w3, x2
  4021b8:	ldrb	w1, [x1, #3]
  4021bc:	ldr	w0, [x0, x1, lsl #2]
  4021c0:	ret
  4021c4:	cmp	w1, #0x0
  4021c8:	b.le	4021f4 <feof@plt+0xbb4>
  4021cc:	ldr	w3, [x0, #32]
  4021d0:	cmp	w3, w1
  4021d4:	b.lt	4021f4 <feof@plt+0xbb4>  // b.tstop
  4021d8:	mov	x3, #0xfffffffffffffffc    	// #-4
  4021dc:	ldr	x0, [x0, #104]
  4021e0:	add	x1, x3, w1, sxtw #2
  4021e4:	ldr	w0, [x0, x1]
  4021e8:	str	w0, [x2]
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	ret
  4021f4:	mov	w0, #0x0                   	// #0
  4021f8:	b	4021f0 <feof@plt+0xbb0>
  4021fc:	ldr	w0, [x0, #36]
  402200:	ret
  402204:	ldr	w0, [x0, #40]
  402208:	ret
  40220c:	stp	x29, x30, [sp, #-32]!
  402210:	mov	x29, sp
  402214:	str	x19, [sp, #16]
  402218:	mov	x19, x0
  40221c:	ldr	x0, [x0, #48]
  402220:	cbz	x0, 402228 <feof@plt+0xbe8>
  402224:	bl	401520 <_ZdaPv@plt>
  402228:	ldr	x0, [x19, #56]
  40222c:	cbz	x0, 402234 <feof@plt+0xbf4>
  402230:	bl	401520 <_ZdaPv@plt>
  402234:	ldr	x0, [x19, #64]
  402238:	cbz	x0, 402240 <feof@plt+0xc00>
  40223c:	bl	401520 <_ZdaPv@plt>
  402240:	ldr	x0, [x19, #72]
  402244:	cbz	x0, 40224c <feof@plt+0xc0c>
  402248:	bl	401520 <_ZdaPv@plt>
  40224c:	ldr	x0, [x19, #80]
  402250:	cbz	x0, 402258 <feof@plt+0xc18>
  402254:	bl	401520 <_ZdaPv@plt>
  402258:	ldr	x0, [x19, #88]
  40225c:	cbz	x0, 402264 <feof@plt+0xc24>
  402260:	bl	401520 <_ZdaPv@plt>
  402264:	ldr	x0, [x19, #96]
  402268:	cbz	x0, 402270 <feof@plt+0xc30>
  40226c:	bl	401520 <_ZdaPv@plt>
  402270:	ldr	x0, [x19, #104]
  402274:	cbz	x0, 402284 <feof@plt+0xc44>
  402278:	ldr	x19, [sp, #16]
  40227c:	ldp	x29, x30, [sp], #32
  402280:	b	401520 <_ZdaPv@plt>
  402284:	ldr	x19, [sp, #16]
  402288:	ldp	x29, x30, [sp], #32
  40228c:	ret
  402290:	ldr	x1, [x0]
  402294:	add	x2, x1, #0x1
  402298:	str	x2, [x0]
  40229c:	mov	x2, x1
  4022a0:	ldrb	w3, [x2], #2
  4022a4:	str	x2, [x0]
  4022a8:	ldrb	w0, [x1, #1]
  4022ac:	orr	w0, w0, w3, lsl #8
  4022b0:	ret
  4022b4:	ldr	x1, [x0]
  4022b8:	mov	x3, x1
  4022bc:	add	x2, x1, #0x1
  4022c0:	str	x2, [x0]
  4022c4:	add	x4, x1, #0x4
  4022c8:	ldrb	w2, [x3], #2
  4022cc:	str	x3, [x0]
  4022d0:	ldrb	w3, [x1, #1]
  4022d4:	lsl	w3, w3, #16
  4022d8:	orr	w2, w3, w2, lsl #24
  4022dc:	add	x3, x1, #0x3
  4022e0:	str	x3, [x0]
  4022e4:	ldrb	w3, [x1, #2]
  4022e8:	str	x4, [x0]
  4022ec:	ldrb	w0, [x1, #3]
  4022f0:	orr	w0, w0, w3, lsl #8
  4022f4:	orr	w0, w0, w2
  4022f8:	ret
  4022fc:	stp	x29, x30, [sp, #-112]!
  402300:	mov	x29, sp
  402304:	stp	x19, x20, [sp, #16]
  402308:	mov	x19, x0
  40230c:	stp	x21, x22, [sp, #32]
  402310:	mov	x21, x1
  402314:	stp	x23, x24, [sp, #48]
  402318:	str	x25, [sp, #64]
  40231c:	bl	401530 <__errno_location@plt>
  402320:	str	wzr, [x0]
  402324:	mov	x22, x0
  402328:	adrp	x1, 404000 <feof@plt+0x29c0>
  40232c:	mov	x0, x21
  402330:	add	x1, x1, #0x802
  402334:	bl	401540 <fopen@plt>
  402338:	cbnz	x0, 402394 <feof@plt+0xd54>
  40233c:	mov	x1, x21
  402340:	add	x0, sp, #0x50
  402344:	bl	403480 <feof@plt+0x1e40>
  402348:	ldr	w0, [x22]
  40234c:	bl	401420 <strerror@plt>
  402350:	mov	x1, x0
  402354:	add	x0, sp, #0x60
  402358:	bl	403480 <feof@plt+0x1e40>
  40235c:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402360:	adrp	x0, 404000 <feof@plt+0x29c0>
  402364:	add	x3, x3, #0xdd8
  402368:	add	x2, sp, #0x60
  40236c:	add	x1, sp, #0x50
  402370:	add	x0, x0, #0x663
  402374:	bl	403860 <feof@plt+0x2220>
  402378:	mov	w0, #0x0                   	// #0
  40237c:	ldp	x19, x20, [sp, #16]
  402380:	ldp	x21, x22, [sp, #32]
  402384:	ldp	x23, x24, [sp, #48]
  402388:	ldr	x25, [sp, #64]
  40238c:	ldp	x29, x30, [sp], #112
  402390:	ret
  402394:	mov	x20, x0
  402398:	bl	401490 <getc@plt>
  40239c:	mov	w25, w0
  4023a0:	mov	x0, x20
  4023a4:	bl	401490 <getc@plt>
  4023a8:	cmn	w25, #0x1
  4023ac:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4023b0:	b.ne	4023e4 <feof@plt+0xda4>  // b.any
  4023b4:	mov	x0, x20
  4023b8:	bl	4013a0 <fclose@plt>
  4023bc:	mov	x1, x21
  4023c0:	add	x0, sp, #0x60
  4023c4:	bl	403480 <feof@plt+0x1e40>
  4023c8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  4023cc:	add	x3, x3, #0xdd8
  4023d0:	adrp	x0, 404000 <feof@plt+0x29c0>
  4023d4:	mov	x2, x3
  4023d8:	add	x1, sp, #0x60
  4023dc:	add	x0, x0, #0x677
  4023e0:	b	402374 <feof@plt+0xd34>
  4023e4:	add	w25, w0, w25, lsl #8
  4023e8:	lsl	w23, w25, #2
  4023ec:	sub	w24, w23, #0x2
  4023f0:	sxtw	x24, w24
  4023f4:	mov	x0, x24
  4023f8:	bl	401300 <_Znam@plt>
  4023fc:	mov	x3, x20
  402400:	mov	x22, x0
  402404:	mov	x2, x24
  402408:	mov	x1, #0x1                   	// #1
  40240c:	bl	401320 <fread@plt>
  402410:	cmp	x24, x0
  402414:	mov	x0, x20
  402418:	b.eq	402484 <feof@plt+0xe44>  // b.none
  40241c:	bl	401640 <feof@plt>
  402420:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11adc>
  402424:	mov	x1, x21
  402428:	add	x19, x19, #0xdd8
  40242c:	cbz	w0, 402464 <feof@plt+0xe24>
  402430:	add	x0, sp, #0x60
  402434:	bl	403480 <feof@plt+0x1e40>
  402438:	adrp	x0, 404000 <feof@plt+0x29c0>
  40243c:	mov	x3, x19
  402440:	mov	x2, x19
  402444:	add	x1, sp, #0x60
  402448:	add	x0, x0, #0x677
  40244c:	bl	403860 <feof@plt+0x2220>
  402450:	mov	x0, x22
  402454:	bl	401520 <_ZdaPv@plt>
  402458:	mov	x0, x20
  40245c:	bl	4013a0 <fclose@plt>
  402460:	b	402378 <feof@plt+0xd38>
  402464:	add	x0, sp, #0x60
  402468:	bl	403480 <feof@plt+0x1e40>
  40246c:	adrp	x0, 404000 <feof@plt+0x29c0>
  402470:	mov	x3, x19
  402474:	mov	x2, x19
  402478:	add	x1, sp, #0x60
  40247c:	add	x0, x0, #0x696
  402480:	b	40244c <feof@plt+0xe0c>
  402484:	bl	4013a0 <fclose@plt>
  402488:	cmp	w25, #0x5
  40248c:	b.gt	4024c4 <feof@plt+0xe84>
  402490:	mov	x1, x21
  402494:	add	x0, sp, #0x60
  402498:	bl	403480 <feof@plt+0x1e40>
  40249c:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  4024a0:	add	x3, x3, #0xdd8
  4024a4:	adrp	x0, 404000 <feof@plt+0x29c0>
  4024a8:	mov	x2, x3
  4024ac:	add	x1, sp, #0x60
  4024b0:	add	x0, x0, #0x6a9
  4024b4:	bl	403860 <feof@plt+0x2220>
  4024b8:	mov	x0, x22
  4024bc:	bl	401520 <_ZdaPv@plt>
  4024c0:	b	402378 <feof@plt+0xd38>
  4024c4:	add	x0, sp, #0x50
  4024c8:	str	x22, [sp, #80]
  4024cc:	bl	402290 <feof@plt+0xc50>
  4024d0:	mov	w20, w0
  4024d4:	add	x0, sp, #0x50
  4024d8:	bl	402290 <feof@plt+0xc50>
  4024dc:	str	w0, [x19]
  4024e0:	add	x0, sp, #0x50
  4024e4:	bl	402290 <feof@plt+0xc50>
  4024e8:	str	w0, [x19, #4]
  4024ec:	add	x0, sp, #0x50
  4024f0:	bl	402290 <feof@plt+0xc50>
  4024f4:	str	w0, [x19, #8]
  4024f8:	add	x0, sp, #0x50
  4024fc:	bl	402290 <feof@plt+0xc50>
  402500:	str	w0, [x19, #12]
  402504:	add	x0, sp, #0x50
  402508:	bl	402290 <feof@plt+0xc50>
  40250c:	str	w0, [x19, #16]
  402510:	add	x0, sp, #0x50
  402514:	bl	402290 <feof@plt+0xc50>
  402518:	str	w0, [x19, #20]
  40251c:	add	x0, sp, #0x50
  402520:	bl	402290 <feof@plt+0xc50>
  402524:	str	w0, [x19, #24]
  402528:	add	x0, sp, #0x50
  40252c:	bl	402290 <feof@plt+0xc50>
  402530:	str	w0, [x19, #28]
  402534:	add	x0, sp, #0x50
  402538:	bl	402290 <feof@plt+0xc50>
  40253c:	mov	w24, w0
  402540:	add	x0, sp, #0x50
  402544:	bl	402290 <feof@plt+0xc50>
  402548:	ldp	w2, w1, [x19]
  40254c:	str	w0, [x19, #32]
  402550:	ldr	w3, [x19, #8]
  402554:	sub	w1, w1, w2
  402558:	add	w2, w20, #0x6
  40255c:	add	w1, w1, #0x1
  402560:	add	w2, w2, w1
  402564:	add	w2, w2, w3
  402568:	ldr	w3, [x19, #12]
  40256c:	add	w2, w2, w3
  402570:	ldr	w3, [x19, #16]
  402574:	add	w2, w2, w3
  402578:	ldr	w3, [x19, #20]
  40257c:	add	w2, w2, w3
  402580:	ldr	w3, [x19, #24]
  402584:	add	w2, w2, w3
  402588:	ldr	w3, [x19, #28]
  40258c:	add	w2, w2, w3
  402590:	add	w2, w2, w24
  402594:	add	w2, w2, w0
  402598:	cmp	w2, w25
  40259c:	b.eq	4025c8 <feof@plt+0xf88>  // b.none
  4025a0:	mov	x1, x21
  4025a4:	add	x0, sp, #0x60
  4025a8:	bl	403480 <feof@plt+0x1e40>
  4025ac:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  4025b0:	add	x3, x3, #0xdd8
  4025b4:	adrp	x0, 404000 <feof@plt+0x29c0>
  4025b8:	mov	x2, x3
  4025bc:	add	x1, sp, #0x60
  4025c0:	add	x0, x0, #0x6cd
  4025c4:	b	4024b4 <feof@plt+0xe74>
  4025c8:	cmp	w20, #0x1
  4025cc:	b.gt	4025f8 <feof@plt+0xfb8>
  4025d0:	mov	x1, x21
  4025d4:	add	x0, sp, #0x60
  4025d8:	bl	403480 <feof@plt+0x1e40>
  4025dc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  4025e0:	add	x3, x3, #0xdd8
  4025e4:	adrp	x0, 404000 <feof@plt+0x29c0>
  4025e8:	mov	x2, x3
  4025ec:	add	x1, sp, #0x60
  4025f0:	add	x0, x0, #0x6f3
  4025f4:	b	4024b4 <feof@plt+0xe74>
  4025f8:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  4025fc:	movk	x0, #0x1555, lsl #48
  402600:	cmp	x0, w1, sxtw
  402604:	b.ls	402628 <feof@plt+0xfe8>  // b.plast
  402608:	mov	w0, #0x6                   	// #6
  40260c:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  402610:	smull	x0, w1, w0
  402614:	bl	401300 <_Znam@plt>
  402618:	str	x0, [x19, #48]
  40261c:	ldrsw	x0, [x19, #8]
  402620:	cmp	x0, x21
  402624:	b.ls	40262c <feof@plt+0xfec>  // b.plast
  402628:	bl	401550 <__cxa_throw_bad_array_new_length@plt>
  40262c:	lsl	x0, x0, #2
  402630:	bl	401300 <_Znam@plt>
  402634:	str	x0, [x19, #56]
  402638:	ldrsw	x0, [x19, #12]
  40263c:	cmp	x0, x21
  402640:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  402644:	lsl	x0, x0, #2
  402648:	bl	401300 <_Znam@plt>
  40264c:	str	x0, [x19, #64]
  402650:	ldrsw	x0, [x19, #16]
  402654:	cmp	x0, x21
  402658:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  40265c:	lsl	x0, x0, #2
  402660:	bl	401300 <_Znam@plt>
  402664:	str	x0, [x19, #72]
  402668:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  40266c:	ldrsw	x0, [x19, #20]
  402670:	cmp	x0, x21
  402674:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  402678:	lsl	x0, x0, #2
  40267c:	bl	401300 <_Znam@plt>
  402680:	str	x0, [x19, #80]
  402684:	ldrsw	x0, [x19, #24]
  402688:	cmp	x0, x21
  40268c:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  402690:	lsl	x0, x0, #2
  402694:	bl	401300 <_Znam@plt>
  402698:	str	x0, [x19, #88]
  40269c:	ldrsw	x0, [x19, #28]
  4026a0:	cmp	x0, x21
  4026a4:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  4026a8:	lsl	x0, x0, #2
  4026ac:	bl	401300 <_Znam@plt>
  4026b0:	str	x0, [x19, #96]
  4026b4:	ldrsw	x0, [x19, #32]
  4026b8:	cmp	x0, x21
  4026bc:	b.hi	402628 <feof@plt+0xfe8>  // b.pmore
  4026c0:	lsl	x0, x0, #2
  4026c4:	bl	401300 <_Znam@plt>
  4026c8:	str	x0, [x19, #104]
  4026cc:	add	x0, sp, #0x50
  4026d0:	sub	w20, w20, #0x2
  4026d4:	bl	4022b4 <feof@plt+0xc74>
  4026d8:	str	w0, [x19, #36]
  4026dc:	add	x0, sp, #0x50
  4026e0:	lsl	w20, w20, #2
  4026e4:	bl	4022b4 <feof@plt+0xc74>
  4026e8:	str	w0, [x19, #40]
  4026ec:	ldr	x0, [sp, #80]
  4026f0:	mov	x2, #0x0                   	// #0
  4026f4:	ldr	w4, [x19, #4]
  4026f8:	mov	x8, #0x6                   	// #6
  4026fc:	add	x20, x0, w20, sxtw
  402700:	ldr	w0, [x19]
  402704:	str	x20, [sp, #80]
  402708:	sub	w4, w4, w0
  40270c:	cmp	w4, w2
  402710:	b.lt	402784 <feof@plt+0x1144>  // b.tstop
  402714:	ldr	x0, [sp, #80]
  402718:	mul	x5, x2, x8
  40271c:	ldr	x6, [x19, #48]
  402720:	mov	x3, x0
  402724:	add	x1, x0, #0x1
  402728:	str	x1, [sp, #80]
  40272c:	add	x1, x6, x5
  402730:	add	x2, x2, #0x1
  402734:	ldrb	w7, [x3], #2
  402738:	strb	w7, [x6, x5]
  40273c:	str	x3, [sp, #80]
  402740:	ldrb	w3, [x0, #1]
  402744:	and	w5, w3, #0xf
  402748:	strb	w5, [x1, #2]
  40274c:	asr	w3, w3, #4
  402750:	strb	w3, [x1, #1]
  402754:	add	x3, x0, #0x3
  402758:	str	x3, [sp, #80]
  40275c:	ldrb	w3, [x0, #2]
  402760:	asr	w5, w3, #2
  402764:	and	w3, w3, #0x3
  402768:	strb	w5, [x1, #3]
  40276c:	strb	w3, [x1, #4]
  402770:	add	x3, x0, #0x4
  402774:	str	x3, [sp, #80]
  402778:	ldrb	w0, [x0, #3]
  40277c:	strb	w0, [x1, #5]
  402780:	b	40270c <feof@plt+0x10cc>
  402784:	mov	x5, #0x0                   	// #0
  402788:	ldr	w0, [x19, #8]
  40278c:	cmp	w0, w5
  402790:	b.le	4027b0 <feof@plt+0x1170>
  402794:	ldr	x7, [x19, #56]
  402798:	lsl	x6, x5, #2
  40279c:	add	x0, sp, #0x50
  4027a0:	bl	4022b4 <feof@plt+0xc74>
  4027a4:	add	x5, x5, #0x1
  4027a8:	str	w0, [x7, x6]
  4027ac:	b	402788 <feof@plt+0x1148>
  4027b0:	mov	x5, #0x0                   	// #0
  4027b4:	ldr	w0, [x19, #12]
  4027b8:	cmp	w0, w5
  4027bc:	b.le	4027dc <feof@plt+0x119c>
  4027c0:	ldr	x7, [x19, #64]
  4027c4:	lsl	x6, x5, #2
  4027c8:	add	x0, sp, #0x50
  4027cc:	bl	4022b4 <feof@plt+0xc74>
  4027d0:	add	x5, x5, #0x1
  4027d4:	str	w0, [x7, x6]
  4027d8:	b	4027b4 <feof@plt+0x1174>
  4027dc:	mov	x5, #0x0                   	// #0
  4027e0:	ldr	w0, [x19, #16]
  4027e4:	cmp	w0, w5
  4027e8:	b.le	402808 <feof@plt+0x11c8>
  4027ec:	ldr	x7, [x19, #72]
  4027f0:	lsl	x6, x5, #2
  4027f4:	add	x0, sp, #0x50
  4027f8:	bl	4022b4 <feof@plt+0xc74>
  4027fc:	add	x5, x5, #0x1
  402800:	str	w0, [x7, x6]
  402804:	b	4027e0 <feof@plt+0x11a0>
  402808:	mov	x5, #0x0                   	// #0
  40280c:	ldr	w0, [x19, #20]
  402810:	cmp	w0, w5
  402814:	b.gt	402880 <feof@plt+0x1240>
  402818:	ldr	w7, [x19, #24]
  40281c:	mov	x1, #0x0                   	// #0
  402820:	cmp	w7, w1
  402824:	b.le	40289c <feof@plt+0x125c>
  402828:	ldr	x0, [sp, #80]
  40282c:	lsl	x5, x1, #2
  402830:	ldr	x4, [x19, #88]
  402834:	mov	x3, x0
  402838:	add	x2, x0, #0x1
  40283c:	str	x2, [sp, #80]
  402840:	ldrb	w6, [x3], #2
  402844:	add	x2, x4, x1, lsl #2
  402848:	strb	w6, [x4, x5]
  40284c:	add	x1, x1, #0x1
  402850:	str	x3, [sp, #80]
  402854:	ldrb	w3, [x0, #1]
  402858:	strb	w3, [x2, #1]
  40285c:	add	x3, x0, #0x3
  402860:	str	x3, [sp, #80]
  402864:	ldrb	w3, [x0, #2]
  402868:	strb	w3, [x2, #2]
  40286c:	add	x3, x0, #0x4
  402870:	str	x3, [sp, #80]
  402874:	ldrb	w0, [x0, #3]
  402878:	strb	w0, [x2, #3]
  40287c:	b	402820 <feof@plt+0x11e0>
  402880:	ldr	x7, [x19, #80]
  402884:	lsl	x6, x5, #2
  402888:	add	x0, sp, #0x50
  40288c:	bl	4022b4 <feof@plt+0xc74>
  402890:	add	x5, x5, #0x1
  402894:	str	w0, [x7, x6]
  402898:	b	40280c <feof@plt+0x11cc>
  40289c:	mov	x5, #0x0                   	// #0
  4028a0:	ldr	w0, [x19, #28]
  4028a4:	cmp	w0, w5
  4028a8:	b.le	4028c8 <feof@plt+0x1288>
  4028ac:	ldr	x7, [x19, #96]
  4028b0:	lsl	x6, x5, #2
  4028b4:	add	x0, sp, #0x50
  4028b8:	bl	4022b4 <feof@plt+0xc74>
  4028bc:	add	x5, x5, #0x1
  4028c0:	str	w0, [x7, x6]
  4028c4:	b	4028a0 <feof@plt+0x1260>
  4028c8:	ldr	x0, [sp, #80]
  4028cc:	lsl	w24, w24, #2
  4028d0:	mov	x5, #0x0                   	// #0
  4028d4:	add	x24, x0, w24, sxtw
  4028d8:	str	x24, [sp, #80]
  4028dc:	ldr	w0, [x19, #32]
  4028e0:	cmp	w0, w5
  4028e4:	b.le	402904 <feof@plt+0x12c4>
  4028e8:	ldr	x7, [x19, #104]
  4028ec:	lsl	x6, x5, #2
  4028f0:	add	x0, sp, #0x50
  4028f4:	bl	4022b4 <feof@plt+0xc74>
  4028f8:	add	x5, x5, #0x1
  4028fc:	str	w0, [x7, x6]
  402900:	b	4028dc <feof@plt+0x129c>
  402904:	sxtw	x23, w23
  402908:	ldr	x0, [sp, #80]
  40290c:	sub	x23, x23, #0x2
  402910:	add	x23, x22, x23
  402914:	cmp	x0, x23
  402918:	b.eq	40292c <feof@plt+0x12ec>  // b.none
  40291c:	adrp	x1, 404000 <feof@plt+0x29c0>
  402920:	mov	w0, #0x172                 	// #370
  402924:	add	x1, x1, #0x717
  402928:	bl	40315c <feof@plt+0x1b1c>
  40292c:	mov	x0, x22
  402930:	bl	401520 <_ZdaPv@plt>
  402934:	mov	w0, #0x1                   	// #1
  402938:	b	40237c <feof@plt+0xd3c>
  40293c:	add	x1, x0, #0x400
  402940:	str	wzr, [x0, #1024]
  402944:	str	wzr, [x0], #4
  402948:	cmp	x0, x1
  40294c:	b.ne	402940 <feof@plt+0x1300>  // b.any
  402950:	ret
  402954:	stp	x29, x30, [sp, #-32]!
  402958:	mov	x29, sp
  40295c:	stp	x19, x20, [sp, #16]
  402960:	mov	x19, x0
  402964:	mov	x20, x1
  402968:	mov	x0, x1
  40296c:	bl	401490 <getc@plt>
  402970:	cmp	w0, #0x80
  402974:	sub	w1, w0, #0x100
  402978:	csel	w0, w0, w1, lt  // lt = tstop
  40297c:	lsl	w0, w0, #8
  402980:	str	w0, [x19]
  402984:	mov	x0, x20
  402988:	bl	401490 <getc@plt>
  40298c:	ldr	w1, [x19]
  402990:	orr	w0, w0, w1
  402994:	lsl	w0, w0, #8
  402998:	str	w0, [x19]
  40299c:	mov	x0, x20
  4029a0:	bl	401490 <getc@plt>
  4029a4:	ldr	w1, [x19]
  4029a8:	orr	w0, w0, w1
  4029ac:	lsl	w0, w0, #8
  4029b0:	str	w0, [x19]
  4029b4:	mov	x0, x20
  4029b8:	bl	401490 <getc@plt>
  4029bc:	ldr	w1, [x19]
  4029c0:	orr	w1, w1, w0
  4029c4:	str	w1, [x19]
  4029c8:	mov	x0, x20
  4029cc:	bl	401610 <ferror@plt>
  4029d0:	cbnz	w0, 4029f0 <feof@plt+0x13b0>
  4029d4:	mov	x0, x20
  4029d8:	bl	401640 <feof@plt>
  4029dc:	cmp	w0, #0x0
  4029e0:	cset	w0, eq  // eq = none
  4029e4:	ldp	x19, x20, [sp, #16]
  4029e8:	ldp	x29, x30, [sp], #32
  4029ec:	ret
  4029f0:	mov	w0, #0x0                   	// #0
  4029f4:	b	4029e4 <feof@plt+0x13a4>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x20, x0
  402a08:	mov	x19, x1
  402a0c:	mov	x0, x1
  402a10:	bl	401490 <getc@plt>
  402a14:	lsl	w0, w0, #8
  402a18:	str	w0, [x20]
  402a1c:	mov	x0, x19
  402a20:	bl	401490 <getc@plt>
  402a24:	ldr	w1, [x20]
  402a28:	orr	w0, w0, w1
  402a2c:	lsl	w0, w0, #8
  402a30:	str	w0, [x20]
  402a34:	mov	x0, x19
  402a38:	bl	401490 <getc@plt>
  402a3c:	ldr	w1, [x20]
  402a40:	orr	w1, w1, w0
  402a44:	str	w1, [x20]
  402a48:	mov	x0, x19
  402a4c:	bl	401610 <ferror@plt>
  402a50:	cbnz	w0, 402a70 <feof@plt+0x1430>
  402a54:	mov	x0, x19
  402a58:	bl	401640 <feof@plt>
  402a5c:	cmp	w0, #0x0
  402a60:	cset	w0, eq  // eq = none
  402a64:	ldp	x19, x20, [sp, #16]
  402a68:	ldp	x29, x30, [sp], #32
  402a6c:	ret
  402a70:	mov	w0, #0x0                   	// #0
  402a74:	b	402a64 <feof@plt+0x1424>
  402a78:	stp	x29, x30, [sp, #-32]!
  402a7c:	mov	x29, sp
  402a80:	stp	x19, x20, [sp, #16]
  402a84:	mov	x20, x0
  402a88:	mov	x19, x1
  402a8c:	mov	x0, x1
  402a90:	bl	401490 <getc@plt>
  402a94:	lsl	w0, w0, #8
  402a98:	str	w0, [x20]
  402a9c:	mov	x0, x19
  402aa0:	bl	401490 <getc@plt>
  402aa4:	ldr	w1, [x20]
  402aa8:	orr	w1, w1, w0
  402aac:	str	w1, [x20]
  402ab0:	mov	x0, x19
  402ab4:	bl	401610 <ferror@plt>
  402ab8:	cbnz	w0, 402ad8 <feof@plt+0x1498>
  402abc:	mov	x0, x19
  402ac0:	bl	401640 <feof@plt>
  402ac4:	cmp	w0, #0x0
  402ac8:	cset	w0, eq  // eq = none
  402acc:	ldp	x19, x20, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #32
  402ad4:	ret
  402ad8:	mov	w0, #0x0                   	// #0
  402adc:	b	402acc <feof@plt+0x148c>
  402ae0:	stp	x29, x30, [sp, #-32]!
  402ae4:	mov	x29, sp
  402ae8:	stp	x19, x20, [sp, #16]
  402aec:	mov	w19, w0
  402af0:	mov	x20, x1
  402af4:	subs	w19, w19, #0x1
  402af8:	b.mi	402b1c <feof@plt+0x14dc>  // b.first
  402afc:	mov	x0, x20
  402b00:	bl	401490 <getc@plt>
  402b04:	cmn	w0, #0x1
  402b08:	b.ne	402af4 <feof@plt+0x14b4>  // b.any
  402b0c:	mov	w0, #0x0                   	// #0
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	ldp	x29, x30, [sp], #32
  402b18:	ret
  402b1c:	mov	w0, #0x1                   	// #1
  402b20:	b	402b10 <feof@plt+0x14d0>
  402b24:	stp	x29, x30, [sp, #-368]!
  402b28:	mov	x29, sp
  402b2c:	stp	x19, x20, [sp, #16]
  402b30:	stp	x21, x22, [sp, #32]
  402b34:	mov	x21, x1
  402b38:	mov	x22, x0
  402b3c:	stp	x23, x24, [sp, #48]
  402b40:	stp	x25, x26, [sp, #64]
  402b44:	stp	wzr, wzr, [sp, #88]
  402b48:	bl	401530 <__errno_location@plt>
  402b4c:	str	wzr, [x0]
  402b50:	mov	x20, x0
  402b54:	adrp	x1, 404000 <feof@plt+0x29c0>
  402b58:	mov	x0, x21
  402b5c:	add	x1, x1, #0x802
  402b60:	bl	401540 <fopen@plt>
  402b64:	cbnz	x0, 402bac <feof@plt+0x156c>
  402b68:	mov	x1, x21
  402b6c:	add	x0, sp, #0x60
  402b70:	bl	403480 <feof@plt+0x1e40>
  402b74:	ldr	w0, [x20]
  402b78:	bl	401420 <strerror@plt>
  402b7c:	mov	x1, x0
  402b80:	add	x0, sp, #0x70
  402b84:	bl	403480 <feof@plt+0x1e40>
  402b88:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402b8c:	adrp	x0, 404000 <feof@plt+0x29c0>
  402b90:	add	x3, x3, #0xdd8
  402b94:	add	x2, sp, #0x70
  402b98:	add	x1, sp, #0x60
  402b9c:	add	x0, x0, #0x663
  402ba0:	mov	w20, #0x0                   	// #0
  402ba4:	bl	403860 <feof@plt+0x2220>
  402ba8:	b	402eac <feof@plt+0x186c>
  402bac:	mov	x19, x0
  402bb0:	bl	401490 <getc@plt>
  402bb4:	cmp	w0, #0xf7
  402bb8:	b.eq	402bd8 <feof@plt+0x1598>  // b.none
  402bbc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402bc0:	add	x3, x3, #0xdd8
  402bc4:	adrp	x0, 404000 <feof@plt+0x29c0>
  402bc8:	mov	x2, x3
  402bcc:	mov	x1, x3
  402bd0:	add	x0, x0, #0x737
  402bd4:	b	402ba0 <feof@plt+0x1560>
  402bd8:	mov	x0, x19
  402bdc:	bl	401490 <getc@plt>
  402be0:	cmp	w0, #0x83
  402be4:	b.ne	402bbc <feof@plt+0x157c>  // b.any
  402be8:	mov	x0, x19
  402bec:	bl	401490 <getc@plt>
  402bf0:	str	w0, [sp, #96]
  402bf4:	cmn	w0, #0x1
  402bf8:	b.eq	402cd8 <feof@plt+0x1698>  // b.none
  402bfc:	mov	x1, x19
  402c00:	bl	402ae0 <feof@plt+0x14a0>
  402c04:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402c08:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11adc>
  402c0c:	adrp	x25, 404000 <feof@plt+0x29c0>
  402c10:	add	x24, x24, #0xdd8
  402c14:	add	x25, x25, #0x74e
  402c18:	mov	w21, #0x0                   	// #0
  402c1c:	mov	w20, #0x0                   	// #0
  402c20:	mov	x0, x19
  402c24:	bl	401490 <getc@plt>
  402c28:	mov	w1, w0
  402c2c:	cmn	w0, #0x1
  402c30:	b.eq	402cd8 <feof@plt+0x1698>  // b.none
  402c34:	cmp	w0, #0xf8
  402c38:	b.eq	402e88 <feof@plt+0x1848>  // b.none
  402c3c:	sub	w0, w0, #0x4a
  402c40:	cmp	w0, #0xa4
  402c44:	mov	w0, #0x3f                  	// #63
  402c48:	ccmp	w1, w0, #0x0, hi  // hi = pmore
  402c4c:	b.ls	402c20 <feof@plt+0x15e0>  // b.plast
  402c50:	cmp	w1, #0x49
  402c54:	b.gt	402c9c <feof@plt+0x165c>
  402c58:	cmp	w1, w0
  402c5c:	b.le	402ca8 <feof@plt+0x1668>
  402c60:	sub	w1, w1, #0x41
  402c64:	cmp	w1, #0x8
  402c68:	b.hi	402cc8 <feof@plt+0x1688>  // b.pmore
  402c6c:	adrp	x0, 404000 <feof@plt+0x29c0>
  402c70:	add	x0, x0, #0x908
  402c74:	ldrb	w0, [x0, w1, uxtw]
  402c78:	adr	x1, 402c84 <feof@plt+0x1644>
  402c7c:	add	x0, x1, w0, sxtb #2
  402c80:	br	x0
  402c84:	adrp	x0, 404000 <feof@plt+0x29c0>
  402c88:	add	x0, x0, #0x914
  402c8c:	ldrb	w0, [x0, w2, uxtw]
  402c90:	adr	x1, 402c9c <feof@plt+0x165c>
  402c94:	add	x0, x1, w0, sxtb #2
  402c98:	br	x0
  402c9c:	sub	w2, w1, #0xef
  402ca0:	cmp	w2, #0x5
  402ca4:	b.ls	402c84 <feof@plt+0x1644>  // b.plast
  402ca8:	add	x0, sp, #0x70
  402cac:	bl	4034a4 <feof@plt+0x1e64>
  402cb0:	mov	x3, x24
  402cb4:	mov	x2, x24
  402cb8:	add	x1, sp, #0x70
  402cbc:	mov	x0, x25
  402cc0:	bl	403890 <feof@plt+0x2250>
  402cc4:	b	402c20 <feof@plt+0x15e0>
  402cc8:	mov	x1, x19
  402ccc:	mov	w0, #0x1                   	// #1
  402cd0:	bl	402ae0 <feof@plt+0x14a0>
  402cd4:	cbnz	w0, 402c20 <feof@plt+0x15e0>
  402cd8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402cdc:	add	x3, x3, #0xdd8
  402ce0:	adrp	x0, 404000 <feof@plt+0x29c0>
  402ce4:	mov	x2, x3
  402ce8:	mov	x1, x3
  402cec:	add	x0, x0, #0x78f
  402cf0:	b	402ba0 <feof@plt+0x1560>
  402cf4:	mov	x1, x19
  402cf8:	mov	w0, #0x2                   	// #2
  402cfc:	b	402cd0 <feof@plt+0x1690>
  402d00:	mov	x1, x19
  402d04:	mov	w0, #0x3                   	// #3
  402d08:	b	402cd0 <feof@plt+0x1690>
  402d0c:	mov	x1, x19
  402d10:	add	x0, sp, #0x70
  402d14:	bl	402954 <feof@plt+0x1314>
  402d18:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402d1c:	cbz	w21, 402d38 <feof@plt+0x16f8>
  402d20:	ldrb	w0, [sp, #112]
  402d24:	ldr	w2, [sp, #88]
  402d28:	add	x1, x22, x0, lsl #2
  402d2c:	str	w2, [x22, x0, lsl #2]
  402d30:	ldr	w0, [sp, #92]
  402d34:	str	w0, [x1, #1024]
  402d38:	mov	x1, x19
  402d3c:	mov	w0, #0x14                  	// #20
  402d40:	bl	402ae0 <feof@plt+0x14a0>
  402d44:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402d48:	mov	w21, #0x0                   	// #0
  402d4c:	b	402c20 <feof@plt+0x15e0>
  402d50:	mov	x0, x19
  402d54:	bl	401490 <getc@plt>
  402d58:	cmn	w0, #0x1
  402d5c:	b.eq	402cd8 <feof@plt+0x1698>  // b.none
  402d60:	cbz	w21, 402d78 <feof@plt+0x1738>
  402d64:	add	x1, x22, w0, sxtw #2
  402d68:	ldr	w2, [sp, #88]
  402d6c:	str	w2, [x22, w0, sxtw #2]
  402d70:	ldr	w0, [sp, #92]
  402d74:	str	w0, [x1, #1024]
  402d78:	mov	x1, x19
  402d7c:	mov	w0, #0x4                   	// #4
  402d80:	b	402d40 <feof@plt+0x1700>
  402d84:	mov	x0, x19
  402d88:	bl	401490 <getc@plt>
  402d8c:	mov	w23, w0
  402d90:	cmn	w0, #0x1
  402d94:	b.eq	402cd8 <feof@plt+0x1698>  // b.none
  402d98:	sxtw	x26, w0
  402d9c:	mov	x3, x19
  402da0:	mov	x2, x26
  402da4:	add	x0, sp, #0x70
  402da8:	mov	x1, #0x1                   	// #1
  402dac:	bl	401320 <fread@plt>
  402db0:	cmp	x26, x0
  402db4:	b.ne	402cd8 <feof@plt+0x1698>  // b.any
  402db8:	cmp	w23, #0xa
  402dbc:	b.ne	402c20 <feof@plt+0x15e0>  // b.any
  402dc0:	adrp	x1, 404000 <feof@plt+0x29c0>
  402dc4:	add	x0, sp, #0x70
  402dc8:	add	x1, x1, #0x743
  402dcc:	mov	x2, #0xa                   	// #10
  402dd0:	bl	4013c0 <memcmp@plt>
  402dd4:	cbnz	w0, 402c20 <feof@plt+0x15e0>
  402dd8:	mov	x0, x19
  402ddc:	bl	401490 <getc@plt>
  402de0:	mov	w1, w0
  402de4:	cmp	w0, #0xf3
  402de8:	b.eq	402e00 <feof@plt+0x17c0>  // b.none
  402dec:	cmn	w1, #0x1
  402df0:	b.eq	402c20 <feof@plt+0x15e0>  // b.none
  402df4:	mov	x1, x19
  402df8:	bl	401340 <ungetc@plt>
  402dfc:	b	402c20 <feof@plt+0x15e0>
  402e00:	mov	x1, x19
  402e04:	add	x0, sp, #0x58
  402e08:	bl	402954 <feof@plt+0x1314>
  402e0c:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402e10:	mov	x0, x19
  402e14:	bl	401490 <getc@plt>
  402e18:	mov	w1, w0
  402e1c:	cmp	w0, #0xf3
  402e20:	b.ne	402dec <feof@plt+0x17ac>  // b.any
  402e24:	mov	x1, x19
  402e28:	add	x0, sp, #0x5c
  402e2c:	bl	402954 <feof@plt+0x1314>
  402e30:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402e34:	mov	w21, #0x1                   	// #1
  402e38:	mov	w20, w21
  402e3c:	b	402c20 <feof@plt+0x15e0>
  402e40:	mov	x1, x19
  402e44:	add	x0, sp, #0x60
  402e48:	bl	402a78 <feof@plt+0x1438>
  402e4c:	cbz	w0, 402cd8 <feof@plt+0x1698>
  402e50:	ldr	w0, [sp, #96]
  402e54:	mov	x1, x19
  402e58:	b	402cd0 <feof@plt+0x1690>
  402e5c:	mov	x1, x19
  402e60:	add	x0, sp, #0x60
  402e64:	bl	4029f8 <feof@plt+0x13b8>
  402e68:	b	402e4c <feof@plt+0x180c>
  402e6c:	mov	x1, x19
  402e70:	add	x0, sp, #0x60
  402e74:	bl	402954 <feof@plt+0x1314>
  402e78:	b	402e4c <feof@plt+0x180c>
  402e7c:	mov	x1, x19
  402e80:	mov	w0, #0x4                   	// #4
  402e84:	b	402cd0 <feof@plt+0x1690>
  402e88:	cbnz	w20, 402eac <feof@plt+0x186c>
  402e8c:	mov	w20, #0x1                   	// #1
  402e90:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402e94:	add	x3, x3, #0xdd8
  402e98:	adrp	x0, 404000 <feof@plt+0x29c0>
  402e9c:	mov	x2, x3
  402ea0:	mov	x1, x3
  402ea4:	add	x0, x0, #0x767
  402ea8:	bl	403878 <feof@plt+0x2238>
  402eac:	mov	w0, w20
  402eb0:	ldp	x19, x20, [sp, #16]
  402eb4:	ldp	x21, x22, [sp, #32]
  402eb8:	ldp	x23, x24, [sp, #48]
  402ebc:	ldp	x25, x26, [sp, #64]
  402ec0:	ldp	x29, x30, [sp], #368
  402ec4:	ret
  402ec8:	stp	x29, x30, [sp, #-32]!
  402ecc:	mov	x29, sp
  402ed0:	stp	x19, x20, [sp, #16]
  402ed4:	mov	x19, x0
  402ed8:	mov	x20, x2
  402edc:	mov	x0, x1
  402ee0:	bl	404530 <_ZdlPvm@@Base+0xc>
  402ee4:	stp	x0, x20, [x19]
  402ee8:	ldp	x19, x20, [sp, #16]
  402eec:	ldp	x29, x30, [sp], #32
  402ef0:	ret
  402ef4:	sub	sp, sp, #0x290
  402ef8:	stp	x29, x30, [sp]
  402efc:	mov	x29, sp
  402f00:	stp	x19, x20, [sp, #16]
  402f04:	stp	x21, x22, [sp, #32]
  402f08:	mov	x21, x0
  402f0c:	stp	x23, x24, [sp, #48]
  402f10:	mov	x24, x1
  402f14:	stp	x25, x26, [sp, #64]
  402f18:	str	x27, [sp, #80]
  402f1c:	bl	401530 <__errno_location@plt>
  402f20:	str	wzr, [x0]
  402f24:	mov	x20, x0
  402f28:	adrp	x1, 404000 <feof@plt+0x29c0>
  402f2c:	mov	x0, x21
  402f30:	add	x1, x1, #0x802
  402f34:	bl	401540 <fopen@plt>
  402f38:	cbnz	x0, 402f9c <feof@plt+0x195c>
  402f3c:	mov	x1, x21
  402f40:	add	x0, sp, #0x80
  402f44:	bl	403480 <feof@plt+0x1e40>
  402f48:	ldr	w0, [x20]
  402f4c:	bl	401420 <strerror@plt>
  402f50:	mov	x1, x0
  402f54:	add	x0, sp, #0x90
  402f58:	bl	403480 <feof@plt+0x1e40>
  402f5c:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  402f60:	adrp	x0, 404000 <feof@plt+0x29c0>
  402f64:	add	x3, x3, #0xdd8
  402f68:	add	x2, sp, #0x90
  402f6c:	add	x1, sp, #0x80
  402f70:	add	x0, x0, #0x663
  402f74:	bl	403860 <feof@plt+0x2220>
  402f78:	mov	w0, #0x0                   	// #0
  402f7c:	ldp	x29, x30, [sp]
  402f80:	ldp	x19, x20, [sp, #16]
  402f84:	ldp	x21, x22, [sp, #32]
  402f88:	ldp	x23, x24, [sp, #48]
  402f8c:	ldp	x25, x26, [sp, #64]
  402f90:	ldr	x27, [sp, #80]
  402f94:	add	sp, sp, #0x290
  402f98:	ret
  402f9c:	mov	x19, x0
  402fa0:	mov	x1, #0x0                   	// #0
  402fa4:	str	xzr, [x24, x1, lsl #3]
  402fa8:	add	x1, x1, #0x1
  402fac:	cmp	x1, #0x100
  402fb0:	b.ne	402fa4 <feof@plt+0x1964>  // b.any
  402fb4:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11adc>
  402fb8:	adrp	x25, 404000 <feof@plt+0x29c0>
  402fbc:	add	x26, x26, #0x7d0
  402fc0:	add	x25, x25, #0x7a6
  402fc4:	mov	w23, #0x0                   	// #0
  402fc8:	mov	x2, x19
  402fcc:	add	x0, sp, #0x90
  402fd0:	mov	w1, #0x200                 	// #512
  402fd4:	bl	401570 <fgets@plt>
  402fd8:	cbz	x0, 403134 <feof@plt+0x1af4>
  402fdc:	add	w23, w23, #0x1
  402fe0:	add	x0, sp, #0x90
  402fe4:	ldrb	w2, [x0]
  402fe8:	ldrb	w1, [x0]
  402fec:	ldrb	w2, [x26, x2]
  402ff0:	cbz	w2, 402ffc <feof@plt+0x19bc>
  402ff4:	add	x0, x0, #0x1
  402ff8:	b	402fe4 <feof@plt+0x19a4>
  402ffc:	cbz	w1, 402fc8 <feof@plt+0x1988>
  403000:	cmp	w1, #0x23
  403004:	b.eq	402fc8 <feof@plt+0x1988>  // b.none
  403008:	mov	x1, x25
  40300c:	bl	401440 <strtok@plt>
  403010:	cbz	x0, 402fc8 <feof@plt+0x1988>
  403014:	add	x2, sp, #0x6c
  403018:	adrp	x1, 404000 <feof@plt+0x29c0>
  40301c:	add	x1, x1, #0x8d0
  403020:	bl	4014e0 <__isoc99_sscanf@plt>
  403024:	cmp	w0, #0x1
  403028:	b.eq	40306c <feof@plt+0x1a2c>  // b.none
  40302c:	mov	x1, x21
  403030:	add	x0, sp, #0x70
  403034:	bl	403480 <feof@plt+0x1e40>
  403038:	mov	w1, w23
  40303c:	add	x0, sp, #0x80
  403040:	bl	4034a4 <feof@plt+0x1e64>
  403044:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  403048:	adrp	x0, 404000 <feof@plt+0x29c0>
  40304c:	add	x3, x3, #0xdd8
  403050:	add	x2, sp, #0x80
  403054:	add	x1, sp, #0x70
  403058:	add	x0, x0, #0x7aa
  40305c:	bl	403860 <feof@plt+0x2220>
  403060:	mov	x0, x19
  403064:	bl	4013a0 <fclose@plt>
  403068:	b	402f78 <feof@plt+0x1938>
  40306c:	ldr	w0, [sp, #108]
  403070:	cmp	w0, #0xff
  403074:	b.ls	4030ac <feof@plt+0x1a6c>  // b.plast
  403078:	mov	x1, x21
  40307c:	add	x0, sp, #0x70
  403080:	bl	403480 <feof@plt+0x1e40>
  403084:	mov	w1, w23
  403088:	add	x0, sp, #0x80
  40308c:	bl	4034a4 <feof@plt+0x1e64>
  403090:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  403094:	adrp	x0, 404000 <feof@plt+0x29c0>
  403098:	add	x3, x3, #0xdd8
  40309c:	add	x2, sp, #0x80
  4030a0:	add	x1, sp, #0x70
  4030a4:	add	x0, x0, #0x7be
  4030a8:	b	40305c <feof@plt+0x1a1c>
  4030ac:	mov	x1, x25
  4030b0:	mov	x0, #0x0                   	// #0
  4030b4:	bl	401440 <strtok@plt>
  4030b8:	mov	x20, x0
  4030bc:	cbnz	x0, 403114 <feof@plt+0x1ad4>
  4030c0:	mov	x1, x21
  4030c4:	add	x0, sp, #0x70
  4030c8:	bl	403480 <feof@plt+0x1e40>
  4030cc:	mov	w1, w23
  4030d0:	add	x0, sp, #0x80
  4030d4:	bl	4034a4 <feof@plt+0x1e64>
  4030d8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11adc>
  4030dc:	adrp	x0, 404000 <feof@plt+0x29c0>
  4030e0:	add	x3, x3, #0xdd8
  4030e4:	add	x2, sp, #0x80
  4030e8:	add	x1, sp, #0x70
  4030ec:	add	x0, x0, #0x7d7
  4030f0:	b	40305c <feof@plt+0x1a1c>
  4030f4:	stp	x0, x27, [x22]
  4030f8:	mov	x1, x25
  4030fc:	ldrsw	x0, [sp, #108]
  403100:	str	x22, [x24, x0, lsl #3]
  403104:	mov	x0, #0x0                   	// #0
  403108:	bl	401440 <strtok@plt>
  40310c:	mov	x20, x0
  403110:	cbz	x0, 402fc8 <feof@plt+0x1988>
  403114:	mov	x0, #0x10                  	// #16
  403118:	bl	4044c4 <_Znwm@@Base>
  40311c:	mov	x22, x0
  403120:	ldrsw	x0, [sp, #108]
  403124:	ldr	x27, [x24, x0, lsl #3]
  403128:	mov	x0, x20
  40312c:	bl	404530 <_ZdlPvm@@Base+0xc>
  403130:	b	4030f4 <feof@plt+0x1ab4>
  403134:	mov	x0, x19
  403138:	bl	4013a0 <fclose@plt>
  40313c:	mov	w0, #0x1                   	// #1
  403140:	b	402f7c <feof@plt+0x193c>
  403144:	mov	x1, #0x10                  	// #16
  403148:	mov	x19, x0
  40314c:	mov	x0, x22
  403150:	bl	404524 <_ZdlPvm@@Base>
  403154:	mov	x0, x19
  403158:	bl	401600 <_Unwind_Resume@plt>
  40315c:	stp	x29, x30, [sp, #-48]!
  403160:	mov	x29, sp
  403164:	stp	x19, x20, [sp, #16]
  403168:	mov	w20, w0
  40316c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403170:	str	x21, [sp, #32]
  403174:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11adc>
  403178:	ldr	x2, [x0, #3680]
  40317c:	mov	x21, x1
  403180:	cbz	x2, 403194 <feof@plt+0x1b54>
  403184:	ldr	x0, [x19, #704]
  403188:	adrp	x1, 404000 <feof@plt+0x29c0>
  40318c:	add	x1, x1, #0x988
  403190:	bl	401370 <fprintf@plt>
  403194:	ldr	x0, [x19, #704]
  403198:	mov	x3, x21
  40319c:	mov	w2, w20
  4031a0:	adrp	x1, 404000 <feof@plt+0x29c0>
  4031a4:	add	x1, x1, #0x98d
  4031a8:	bl	401370 <fprintf@plt>
  4031ac:	ldr	x0, [x19, #704]
  4031b0:	bl	4014f0 <fflush@plt>
  4031b4:	bl	4015c0 <abort@plt>
  4031b8:	mov	x1, #0x0                   	// #0
  4031bc:	strb	wzr, [x0, x1]
  4031c0:	add	x1, x1, #0x1
  4031c4:	cmp	x1, #0x100
  4031c8:	b.ne	4031bc <feof@plt+0x1b7c>  // b.any
  4031cc:	ret
  4031d0:	b	4031b8 <feof@plt+0x1b78>
  4031d4:	mov	x2, x1
  4031d8:	mov	x3, x0
  4031dc:	stp	x29, x30, [sp, #-16]!
  4031e0:	mov	x29, sp
  4031e4:	bl	4031b8 <feof@plt+0x1b78>
  4031e8:	mov	w1, #0x1                   	// #1
  4031ec:	ldrb	w0, [x2]
  4031f0:	cbz	w0, 403200 <feof@plt+0x1bc0>
  4031f4:	add	x2, x2, #0x1
  4031f8:	strb	w1, [x3, w0, sxtw]
  4031fc:	b	4031ec <feof@plt+0x1bac>
  403200:	ldp	x29, x30, [sp], #16
  403204:	ret
  403208:	mov	x2, x1
  40320c:	mov	x3, x0
  403210:	stp	x29, x30, [sp, #-16]!
  403214:	mov	x29, sp
  403218:	bl	4031b8 <feof@plt+0x1b78>
  40321c:	mov	w1, #0x1                   	// #1
  403220:	ldrb	w0, [x2]
  403224:	cbz	w0, 403234 <feof@plt+0x1bf4>
  403228:	add	x2, x2, #0x1
  40322c:	strb	w1, [x3, w0, sxtw]
  403230:	b	403220 <feof@plt+0x1be0>
  403234:	ldp	x29, x30, [sp], #16
  403238:	ret
  40323c:	ret
  403240:	mov	x2, #0x0                   	// #0
  403244:	mov	w3, #0x1                   	// #1
  403248:	ldrb	w4, [x1, x2]
  40324c:	cbz	w4, 403254 <feof@plt+0x1c14>
  403250:	strb	w3, [x0, x2]
  403254:	add	x2, x2, #0x1
  403258:	cmp	x2, #0x100
  40325c:	b.ne	403248 <feof@plt+0x1c08>  // b.any
  403260:	ret
  403264:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403268:	ldr	w1, [x0, #716]
  40326c:	cbnz	w1, 40347c <feof@plt+0x1e3c>
  403270:	stp	x29, x30, [sp, #-144]!
  403274:	mov	w1, #0x1                   	// #1
  403278:	mov	x29, sp
  40327c:	str	w1, [x0, #716]
  403280:	add	x0, x0, #0x2cc
  403284:	add	x1, x0, #0x4
  403288:	str	x1, [sp, #104]
  40328c:	add	x1, x0, #0x104
  403290:	str	x1, [sp, #112]
  403294:	add	x1, x0, #0x204
  403298:	stp	x19, x20, [sp, #16]
  40329c:	mov	x19, #0x0                   	// #0
  4032a0:	stp	x21, x22, [sp, #32]
  4032a4:	stp	x23, x24, [sp, #48]
  4032a8:	add	x23, x0, #0x404
  4032ac:	add	x24, x0, #0x504
  4032b0:	stp	x25, x26, [sp, #64]
  4032b4:	add	x25, x0, #0x604
  4032b8:	add	x26, x0, #0x704
  4032bc:	stp	x27, x28, [sp, #80]
  4032c0:	add	x27, x0, #0x804
  4032c4:	add	x28, x0, #0x904
  4032c8:	str	x1, [sp, #120]
  4032cc:	add	x1, x0, #0x304
  4032d0:	add	x0, x0, #0xa04
  4032d4:	stp	x1, x0, [sp, #128]
  4032d8:	mov	w22, w19
  4032dc:	mov	w21, w19
  4032e0:	ands	w20, w19, #0xffffff80
  4032e4:	b.ne	403424 <feof@plt+0x1de4>  // b.any
  4032e8:	mov	w0, w19
  4032ec:	bl	401500 <isalpha@plt>
  4032f0:	cmp	w0, #0x0
  4032f4:	cset	w0, ne  // ne = any
  4032f8:	ldr	x1, [sp, #104]
  4032fc:	strb	w0, [x19, x1]
  403300:	cbnz	w20, 40342c <feof@plt+0x1dec>
  403304:	mov	w0, w21
  403308:	bl	4014c0 <isupper@plt>
  40330c:	cmp	w0, #0x0
  403310:	cset	w0, ne  // ne = any
  403314:	ldr	x1, [sp, #112]
  403318:	strb	w0, [x19, x1]
  40331c:	cbnz	w20, 403434 <feof@plt+0x1df4>
  403320:	mov	w0, w21
  403324:	bl	401390 <islower@plt>
  403328:	cmp	w0, #0x0
  40332c:	cset	w0, ne  // ne = any
  403330:	ldr	x1, [sp, #120]
  403334:	strb	w0, [x19, x1]
  403338:	cbnz	w20, 40343c <feof@plt+0x1dfc>
  40333c:	sub	w22, w22, #0x30
  403340:	cmp	w22, #0x9
  403344:	cset	w0, ls  // ls = plast
  403348:	ldr	x1, [sp, #128]
  40334c:	strb	w0, [x19, x1]
  403350:	cbnz	w20, 403444 <feof@plt+0x1e04>
  403354:	mov	w0, w21
  403358:	bl	401450 <isxdigit@plt>
  40335c:	cmp	w0, #0x0
  403360:	cset	w0, ne  // ne = any
  403364:	strb	w0, [x19, x23]
  403368:	cbnz	w20, 40344c <feof@plt+0x1e0c>
  40336c:	mov	w0, w21
  403370:	bl	4013b0 <isspace@plt>
  403374:	cmp	w0, #0x0
  403378:	cset	w0, ne  // ne = any
  40337c:	strb	w0, [x19, x24]
  403380:	cbnz	w20, 403454 <feof@plt+0x1e14>
  403384:	mov	w0, w21
  403388:	bl	4015a0 <ispunct@plt>
  40338c:	cmp	w0, #0x0
  403390:	cset	w0, ne  // ne = any
  403394:	strb	w0, [x19, x25]
  403398:	cbnz	w20, 40345c <feof@plt+0x1e1c>
  40339c:	mov	w0, w21
  4033a0:	bl	401350 <isalnum@plt>
  4033a4:	cmp	w0, #0x0
  4033a8:	cset	w0, ne  // ne = any
  4033ac:	strb	w0, [x19, x26]
  4033b0:	cbnz	w20, 403464 <feof@plt+0x1e24>
  4033b4:	mov	w0, w21
  4033b8:	bl	4014b0 <isprint@plt>
  4033bc:	cmp	w0, #0x0
  4033c0:	cset	w0, ne  // ne = any
  4033c4:	strb	w0, [x19, x27]
  4033c8:	cbnz	w20, 40346c <feof@plt+0x1e2c>
  4033cc:	mov	w0, w21
  4033d0:	bl	401480 <isgraph@plt>
  4033d4:	cmp	w0, #0x0
  4033d8:	cset	w0, ne  // ne = any
  4033dc:	strb	w0, [x19, x28]
  4033e0:	cbnz	w20, 403474 <feof@plt+0x1e34>
  4033e4:	mov	w0, w21
  4033e8:	bl	4015b0 <iscntrl@plt>
  4033ec:	cmp	w0, #0x0
  4033f0:	cset	w0, ne  // ne = any
  4033f4:	ldr	x1, [sp, #136]
  4033f8:	strb	w0, [x19, x1]
  4033fc:	add	x19, x19, #0x1
  403400:	cmp	x19, #0x100
  403404:	b.ne	4032d8 <feof@plt+0x1c98>  // b.any
  403408:	ldp	x19, x20, [sp, #16]
  40340c:	ldp	x21, x22, [sp, #32]
  403410:	ldp	x23, x24, [sp, #48]
  403414:	ldp	x25, x26, [sp, #64]
  403418:	ldp	x27, x28, [sp, #80]
  40341c:	ldp	x29, x30, [sp], #144
  403420:	ret
  403424:	mov	w0, #0x0                   	// #0
  403428:	b	4032f8 <feof@plt+0x1cb8>
  40342c:	mov	w0, #0x0                   	// #0
  403430:	b	403314 <feof@plt+0x1cd4>
  403434:	mov	w0, #0x0                   	// #0
  403438:	b	403330 <feof@plt+0x1cf0>
  40343c:	mov	w0, #0x0                   	// #0
  403440:	b	403348 <feof@plt+0x1d08>
  403444:	mov	w0, #0x0                   	// #0
  403448:	b	403364 <feof@plt+0x1d24>
  40344c:	mov	w0, #0x0                   	// #0
  403450:	b	40337c <feof@plt+0x1d3c>
  403454:	mov	w0, #0x0                   	// #0
  403458:	b	403394 <feof@plt+0x1d54>
  40345c:	mov	w0, #0x0                   	// #0
  403460:	b	4033ac <feof@plt+0x1d6c>
  403464:	mov	w0, #0x0                   	// #0
  403468:	b	4033c4 <feof@plt+0x1d84>
  40346c:	mov	w0, #0x0                   	// #0
  403470:	b	4033dc <feof@plt+0x1d9c>
  403474:	mov	w0, #0x0                   	// #0
  403478:	b	4033f4 <feof@plt+0x1db4>
  40347c:	ret
  403480:	mov	w2, #0x1                   	// #1
  403484:	str	w2, [x0]
  403488:	cbnz	x1, 403494 <feof@plt+0x1e54>
  40348c:	adrp	x1, 404000 <feof@plt+0x29c0>
  403490:	add	x1, x1, #0x9b6
  403494:	str	x1, [x0, #8]
  403498:	ret
  40349c:	str	wzr, [x0]
  4034a0:	ret
  4034a4:	mov	w2, #0x3                   	// #3
  4034a8:	str	w2, [x0]
  4034ac:	str	w1, [x0, #8]
  4034b0:	ret
  4034b4:	mov	w2, #0x4                   	// #4
  4034b8:	str	w2, [x0]
  4034bc:	str	w1, [x0, #8]
  4034c0:	ret
  4034c4:	mov	w2, #0x2                   	// #2
  4034c8:	str	w2, [x0]
  4034cc:	strb	w1, [x0, #8]
  4034d0:	ret
  4034d4:	mov	w1, #0x5                   	// #5
  4034d8:	str	w1, [x0]
  4034dc:	str	d0, [x0, #8]
  4034e0:	ret
  4034e4:	ldr	w0, [x0]
  4034e8:	cmp	w0, #0x0
  4034ec:	cset	w0, eq  // eq = none
  4034f0:	ret
  4034f4:	ldr	w1, [x0]
  4034f8:	sub	w1, w1, #0x1
  4034fc:	cmp	w1, #0x4
  403500:	b.hi	40358c <feof@plt+0x1f4c>  // b.pmore
  403504:	stp	x29, x30, [sp, #-32]!
  403508:	adrp	x2, 404000 <feof@plt+0x29c0>
  40350c:	add	x2, x2, #0x9e0
  403510:	mov	x29, sp
  403514:	str	x19, [sp, #16]
  403518:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11adc>
  40351c:	ldrb	w1, [x2, w1, uxtw]
  403520:	adr	x2, 40352c <feof@plt+0x1eec>
  403524:	add	x1, x2, w1, sxtb #2
  403528:	br	x1
  40352c:	ldr	w0, [x0, #8]
  403530:	bl	4043f4 <feof@plt+0x2db4>
  403534:	ldr	x1, [x19, #704]
  403538:	ldr	x19, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #32
  403540:	b	401310 <fputs@plt>
  403544:	ldr	w0, [x0, #8]
  403548:	bl	404460 <feof@plt+0x2e20>
  40354c:	b	403534 <feof@plt+0x1ef4>
  403550:	ldr	x1, [x19, #704]
  403554:	ldr	x19, [sp, #16]
  403558:	ldp	x29, x30, [sp], #32
  40355c:	ldrb	w0, [x0, #8]
  403560:	b	401380 <putc@plt>
  403564:	ldr	x1, [x19, #704]
  403568:	ldr	x0, [x0, #8]
  40356c:	b	403538 <feof@plt+0x1ef8>
  403570:	ldr	d0, [x0, #8]
  403574:	adrp	x1, 404000 <feof@plt+0x29c0>
  403578:	ldr	x0, [x19, #704]
  40357c:	add	x1, x1, #0x9bd
  403580:	ldr	x19, [sp, #16]
  403584:	ldp	x29, x30, [sp], #32
  403588:	b	401370 <fprintf@plt>
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-80]!
  403594:	mov	x29, sp
  403598:	stp	x19, x20, [sp, #16]
  40359c:	mov	x19, x0
  4035a0:	stp	x21, x22, [sp, #32]
  4035a4:	mov	x21, x1
  4035a8:	mov	x22, x2
  4035ac:	stp	x23, x24, [sp, #48]
  4035b0:	mov	x23, x3
  4035b4:	str	x25, [sp, #64]
  4035b8:	cbnz	x0, 4035cc <feof@plt+0x1f8c>
  4035bc:	adrp	x1, 404000 <feof@plt+0x29c0>
  4035c0:	mov	w0, #0x62                  	// #98
  4035c4:	add	x1, x1, #0x9c0
  4035c8:	bl	40315c <feof@plt+0x1b1c>
  4035cc:	adrp	x20, 404000 <feof@plt+0x29c0>
  4035d0:	add	x20, x20, #0x9c0
  4035d4:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11adc>
  4035d8:	ldrb	w0, [x19]
  4035dc:	cbz	w0, 40369c <feof@plt+0x205c>
  4035e0:	cmp	w0, #0x25
  4035e4:	b.ne	40368c <feof@plt+0x204c>  // b.any
  4035e8:	ldrb	w0, [x19, #1]
  4035ec:	add	x25, x19, #0x2
  4035f0:	cmp	w0, #0x32
  4035f4:	b.eq	403670 <feof@plt+0x2030>  // b.none
  4035f8:	b.hi	40361c <feof@plt+0x1fdc>  // b.pmore
  4035fc:	cmp	w0, #0x25
  403600:	b.eq	403640 <feof@plt+0x2000>  // b.none
  403604:	cmp	w0, #0x31
  403608:	b.eq	403650 <feof@plt+0x2010>  // b.none
  40360c:	mov	x1, x20
  403610:	mov	w0, #0x78                  	// #120
  403614:	bl	40315c <feof@plt+0x1b1c>
  403618:	b	403648 <feof@plt+0x2008>
  40361c:	cmp	w0, #0x33
  403620:	b.ne	40360c <feof@plt+0x1fcc>  // b.any
  403624:	ldr	w0, [x23]
  403628:	cbnz	w0, 403638 <feof@plt+0x1ff8>
  40362c:	mov	x1, x20
  403630:	mov	w0, #0x74                  	// #116
  403634:	bl	40315c <feof@plt+0x1b1c>
  403638:	mov	x0, x23
  40363c:	b	403668 <feof@plt+0x2028>
  403640:	ldr	x1, [x24, #704]
  403644:	bl	4014d0 <fputc@plt>
  403648:	mov	x19, x25
  40364c:	b	4035d8 <feof@plt+0x1f98>
  403650:	ldr	w0, [x21]
  403654:	cbnz	w0, 403664 <feof@plt+0x2024>
  403658:	mov	x1, x20
  40365c:	mov	w0, #0x6c                  	// #108
  403660:	bl	40315c <feof@plt+0x1b1c>
  403664:	mov	x0, x21
  403668:	bl	4034f4 <feof@plt+0x1eb4>
  40366c:	b	403648 <feof@plt+0x2008>
  403670:	ldr	w0, [x22]
  403674:	cbnz	w0, 403684 <feof@plt+0x2044>
  403678:	mov	x1, x20
  40367c:	mov	w0, #0x70                  	// #112
  403680:	bl	40315c <feof@plt+0x1b1c>
  403684:	mov	x0, x22
  403688:	b	403668 <feof@plt+0x2028>
  40368c:	ldr	x1, [x24, #704]
  403690:	add	x25, x19, #0x1
  403694:	bl	401380 <putc@plt>
  403698:	b	403648 <feof@plt+0x2008>
  40369c:	ldp	x19, x20, [sp, #16]
  4036a0:	ldp	x21, x22, [sp, #32]
  4036a4:	ldp	x23, x24, [sp, #48]
  4036a8:	ldr	x25, [sp, #64]
  4036ac:	ldp	x29, x30, [sp], #80
  4036b0:	ret
  4036b4:	stp	x29, x30, [sp, #-96]!
  4036b8:	mov	x29, sp
  4036bc:	stp	x19, x20, [sp, #16]
  4036c0:	mov	x19, x0
  4036c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4036c8:	str	x27, [sp, #80]
  4036cc:	mov	w27, w2
  4036d0:	ldr	x2, [x0, #3680]
  4036d4:	stp	x21, x22, [sp, #32]
  4036d8:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11adc>
  4036dc:	stp	x23, x24, [sp, #48]
  4036e0:	mov	x22, x1
  4036e4:	mov	w21, w3
  4036e8:	stp	x25, x26, [sp, #64]
  4036ec:	mov	x23, x4
  4036f0:	mov	x24, x5
  4036f4:	mov	x25, x6
  4036f8:	mov	x26, x7
  4036fc:	cbz	x2, 40376c <feof@plt+0x212c>
  403700:	ldr	x0, [x20, #704]
  403704:	adrp	x1, 404000 <feof@plt+0x29c0>
  403708:	add	x1, x1, #0x9f6
  40370c:	bl	401370 <fprintf@plt>
  403710:	mov	w0, #0x1                   	// #1
  403714:	cmp	w27, #0x0
  403718:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  40371c:	b.eq	40378c <feof@plt+0x214c>  // b.none
  403720:	adrp	x1, 404000 <feof@plt+0x29c0>
  403724:	mov	x0, x19
  403728:	add	x1, x1, #0x8cb
  40372c:	bl	401560 <strcmp@plt>
  403730:	cbnz	w0, 40373c <feof@plt+0x20fc>
  403734:	adrp	x19, 404000 <feof@plt+0x29c0>
  403738:	add	x19, x19, #0x9e5
  40373c:	ldr	x0, [x20, #704]
  403740:	cbz	x22, 403774 <feof@plt+0x2134>
  403744:	adrp	x1, 404000 <feof@plt+0x29c0>
  403748:	mov	w4, w27
  40374c:	mov	x3, x22
  403750:	mov	x2, x19
  403754:	add	x1, x1, #0x9fa
  403758:	bl	401370 <fprintf@plt>
  40375c:	ldr	x1, [x20, #704]
  403760:	mov	w0, #0x20                  	// #32
  403764:	bl	4014d0 <fputc@plt>
  403768:	b	403790 <feof@plt+0x2150>
  40376c:	mov	w0, #0x0                   	// #0
  403770:	b	403714 <feof@plt+0x20d4>
  403774:	mov	w3, w27
  403778:	mov	x2, x19
  40377c:	adrp	x1, 404000 <feof@plt+0x29c0>
  403780:	add	x1, x1, #0xa06
  403784:	bl	401370 <fprintf@plt>
  403788:	b	40375c <feof@plt+0x211c>
  40378c:	cbnz	w0, 40375c <feof@plt+0x211c>
  403790:	cbz	w21, 403804 <feof@plt+0x21c4>
  403794:	cmp	w21, #0x2
  403798:	b.ne	4037b8 <feof@plt+0x2178>  // b.any
  40379c:	ldr	x1, [x20, #704]
  4037a0:	adrp	x0, 404000 <feof@plt+0x29c0>
  4037a4:	add	x0, x0, #0xa0d
  4037a8:	bl	401310 <fputs@plt>
  4037ac:	ldr	x1, [x20, #704]
  4037b0:	mov	w0, #0x20                  	// #32
  4037b4:	bl	4014d0 <fputc@plt>
  4037b8:	mov	x3, x26
  4037bc:	mov	x2, x25
  4037c0:	mov	x1, x24
  4037c4:	mov	x0, x23
  4037c8:	bl	403590 <feof@plt+0x1f50>
  4037cc:	ldr	x1, [x20, #704]
  4037d0:	mov	w0, #0xa                   	// #10
  4037d4:	bl	4014d0 <fputc@plt>
  4037d8:	ldr	x0, [x20, #704]
  4037dc:	bl	4014f0 <fflush@plt>
  4037e0:	cmp	w21, #0x2
  4037e4:	b.ne	403814 <feof@plt+0x21d4>  // b.any
  4037e8:	ldp	x19, x20, [sp, #16]
  4037ec:	ldp	x21, x22, [sp, #32]
  4037f0:	ldp	x23, x24, [sp, #48]
  4037f4:	ldp	x25, x26, [sp, #64]
  4037f8:	ldr	x27, [sp, #80]
  4037fc:	ldp	x29, x30, [sp], #96
  403800:	b	403908 <feof@plt+0x22c8>
  403804:	adrp	x0, 404000 <feof@plt+0x29c0>
  403808:	add	x0, x0, #0xa1a
  40380c:	ldr	x1, [x20, #704]
  403810:	b	4037a8 <feof@plt+0x2168>
  403814:	ldp	x19, x20, [sp, #16]
  403818:	ldp	x21, x22, [sp, #32]
  40381c:	ldp	x23, x24, [sp, #48]
  403820:	ldp	x25, x26, [sp, #64]
  403824:	ldr	x27, [sp, #80]
  403828:	ldp	x29, x30, [sp], #96
  40382c:	ret
  403830:	mov	x6, x3
  403834:	mov	w3, w0
  403838:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  40383c:	mov	x5, x2
  403840:	mov	x7, x4
  403844:	mov	x4, x1
  403848:	ldr	w2, [x0, #3676]
  40384c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403850:	ldr	x1, [x0, #3560]
  403854:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403858:	ldr	x0, [x0, #3568]
  40385c:	b	4036b4 <feof@plt+0x2074>
  403860:	mov	x4, x3
  403864:	mov	x3, x2
  403868:	mov	x2, x1
  40386c:	mov	x1, x0
  403870:	mov	w0, #0x1                   	// #1
  403874:	b	403830 <feof@plt+0x21f0>
  403878:	mov	x4, x3
  40387c:	mov	x3, x2
  403880:	mov	x2, x1
  403884:	mov	x1, x0
  403888:	mov	w0, #0x0                   	// #0
  40388c:	b	403830 <feof@plt+0x21f0>
  403890:	mov	x4, x3
  403894:	mov	x3, x2
  403898:	mov	x2, x1
  40389c:	mov	x1, x0
  4038a0:	mov	w0, #0x2                   	// #2
  4038a4:	b	403830 <feof@plt+0x21f0>
  4038a8:	mov	x7, x5
  4038ac:	mov	x6, x4
  4038b0:	mov	x5, x3
  4038b4:	mov	x4, x2
  4038b8:	mov	w3, #0x1                   	// #1
  4038bc:	mov	w2, w1
  4038c0:	mov	x1, #0x0                   	// #0
  4038c4:	b	4036b4 <feof@plt+0x2074>
  4038c8:	mov	x7, x5
  4038cc:	mov	x6, x4
  4038d0:	mov	x5, x3
  4038d4:	mov	x4, x2
  4038d8:	mov	w3, #0x0                   	// #0
  4038dc:	mov	w2, w1
  4038e0:	mov	x1, #0x0                   	// #0
  4038e4:	b	4036b4 <feof@plt+0x2074>
  4038e8:	mov	x7, x5
  4038ec:	mov	x6, x4
  4038f0:	mov	x5, x3
  4038f4:	mov	x4, x2
  4038f8:	mov	w3, #0x2                   	// #2
  4038fc:	mov	w2, w1
  403900:	mov	x1, #0x0                   	// #0
  403904:	b	4036b4 <feof@plt+0x2074>
  403908:	stp	x29, x30, [sp, #-16]!
  40390c:	mov	w0, #0x3                   	// #3
  403910:	mov	x29, sp
  403914:	bl	4015f0 <exit@plt>
  403918:	ldp	w10, w2, [x1, #48]
  40391c:	ldr	w8, [x1]
  403920:	mov	w6, w10
  403924:	add	x11, x0, w2, sxtw #3
  403928:	mov	w4, w8
  40392c:	cmp	w4, w2
  403930:	ccmp	w6, w2, #0x0, gt
  403934:	b.lt	403948 <feof@plt+0x2308>  // b.tstop
  403938:	sub	w2, w8, w2
  40393c:	add	w2, w2, w10
  403940:	stp	w2, w8, [x1, #48]
  403944:	ret
  403948:	sxtw	x3, w6
  40394c:	sub	w5, w4, w2
  403950:	sub	w7, w2, w6
  403954:	cmp	w5, w7
  403958:	add	x3, x0, x3, lsl #3
  40395c:	b.le	403994 <feof@plt+0x2354>
  403960:	sxtw	x5, w4
  403964:	sub	w4, w4, w7
  403968:	sub	x5, x5, w7, sxtw
  40396c:	mov	w9, #0x0                   	// #0
  403970:	add	x5, x0, x5, lsl #3
  403974:	ldr	x13, [x5]
  403978:	add	w9, w9, #0x1
  40397c:	ldr	x12, [x3]
  403980:	str	x13, [x3], #8
  403984:	str	x12, [x5], #8
  403988:	cmp	w7, w9
  40398c:	b.ne	403974 <feof@plt+0x2334>  // b.any
  403990:	b	40392c <feof@plt+0x22ec>
  403994:	mov	x9, x11
  403998:	mov	w7, #0x0                   	// #0
  40399c:	ldr	x13, [x9]
  4039a0:	add	w7, w7, #0x1
  4039a4:	ldr	x12, [x3]
  4039a8:	str	x13, [x3], #8
  4039ac:	str	x12, [x9], #8
  4039b0:	cmp	w5, w7
  4039b4:	b.ne	40399c <feof@plt+0x235c>  // b.any
  4039b8:	add	w6, w6, w5
  4039bc:	b	40392c <feof@plt+0x22ec>
  4039c0:	stp	x29, x30, [sp, #-176]!
  4039c4:	mov	x29, sp
  4039c8:	stp	x19, x20, [sp, #16]
  4039cc:	ldr	w20, [x7, #4]
  4039d0:	stp	x21, x22, [sp, #32]
  4039d4:	mov	w21, w0
  4039d8:	stp	x23, x24, [sp, #48]
  4039dc:	stp	x25, x26, [sp, #64]
  4039e0:	stp	x27, x28, [sp, #80]
  4039e4:	ldrb	w0, [x2]
  4039e8:	str	x4, [sp, #104]
  4039ec:	str	w5, [sp, #152]
  4039f0:	cmp	w0, #0x3a
  4039f4:	csel	w20, w20, wzr, ne  // ne = any
  4039f8:	cmp	w21, #0x0
  4039fc:	b.gt	403a20 <feof@plt+0x23e0>
  403a00:	mov	w0, #0xffffffff            	// #-1
  403a04:	ldp	x19, x20, [sp, #16]
  403a08:	ldp	x21, x22, [sp, #32]
  403a0c:	ldp	x23, x24, [sp, #48]
  403a10:	ldp	x25, x26, [sp, #64]
  403a14:	ldp	x27, x28, [sp, #80]
  403a18:	ldp	x29, x30, [sp], #176
  403a1c:	ret
  403a20:	ldr	w0, [x7]
  403a24:	mov	x28, x1
  403a28:	str	xzr, [x7, #16]
  403a2c:	mov	x19, x2
  403a30:	mov	x22, x3
  403a34:	mov	x23, x7
  403a38:	cbz	w0, 403b3c <feof@plt+0x24fc>
  403a3c:	ldr	w0, [x7, #24]
  403a40:	cbz	w0, 403b44 <feof@plt+0x2504>
  403a44:	ldr	x0, [x23, #32]
  403a48:	cbz	x0, 403a54 <feof@plt+0x2414>
  403a4c:	ldrb	w0, [x0]
  403a50:	cbnz	w0, 403c28 <feof@plt+0x25e8>
  403a54:	ldr	w0, [x23]
  403a58:	ldr	w1, [x23, #52]
  403a5c:	cmp	w1, w0
  403a60:	b.le	403a68 <feof@plt+0x2428>
  403a64:	str	w0, [x23, #52]
  403a68:	ldr	w1, [x23, #48]
  403a6c:	cmp	w0, w1
  403a70:	b.ge	403a78 <feof@plt+0x2438>  // b.tcont
  403a74:	str	w0, [x23, #48]
  403a78:	ldr	w1, [x23, #40]
  403a7c:	cmp	w1, #0x1
  403a80:	b.ne	403acc <feof@plt+0x248c>  // b.any
  403a84:	ldp	w1, w2, [x23, #48]
  403a88:	cmp	w1, w2
  403a8c:	b.eq	403bb4 <feof@plt+0x2574>  // b.none
  403a90:	cmp	w0, w2
  403a94:	b.eq	403aa4 <feof@plt+0x2464>  // b.none
  403a98:	mov	x1, x23
  403a9c:	mov	x0, x28
  403aa0:	bl	403918 <feof@plt+0x22d8>
  403aa4:	ldr	w0, [x23]
  403aa8:	cmp	w0, w21
  403aac:	b.ge	403ac8 <feof@plt+0x2488>  // b.tcont
  403ab0:	ldr	x1, [x28, w0, sxtw #3]
  403ab4:	ldrb	w2, [x1]
  403ab8:	cmp	w2, #0x2d
  403abc:	b.ne	403bc4 <feof@plt+0x2584>  // b.any
  403ac0:	ldrb	w1, [x1, #1]
  403ac4:	cbz	w1, 403bc4 <feof@plt+0x2584>
  403ac8:	str	w0, [x23, #52]
  403acc:	ldr	w24, [x23]
  403ad0:	cmp	w24, w21
  403ad4:	b.eq	403b1c <feof@plt+0x24dc>  // b.none
  403ad8:	ldr	x0, [x28, w24, sxtw #3]
  403adc:	adrp	x1, 404000 <feof@plt+0x29c0>
  403ae0:	add	x1, x1, #0x8ca
  403ae4:	bl	401560 <strcmp@plt>
  403ae8:	cbnz	w0, 403b1c <feof@plt+0x24dc>
  403aec:	ldp	w1, w0, [x23, #48]
  403af0:	add	w24, w24, #0x1
  403af4:	str	w24, [x23]
  403af8:	cmp	w1, w0
  403afc:	b.eq	403bd0 <feof@plt+0x2590>  // b.none
  403b00:	cmp	w24, w0
  403b04:	b.eq	403b14 <feof@plt+0x24d4>  // b.none
  403b08:	mov	x1, x23
  403b0c:	mov	x0, x28
  403b10:	bl	403918 <feof@plt+0x22d8>
  403b14:	str	w21, [x23]
  403b18:	str	w21, [x23, #52]
  403b1c:	ldr	w1, [x23]
  403b20:	cmp	w1, w21
  403b24:	b.ne	403bd8 <feof@plt+0x2598>  // b.any
  403b28:	ldp	w0, w1, [x23, #48]
  403b2c:	cmp	w0, w1
  403b30:	b.eq	403a00 <feof@plt+0x23c0>  // b.none
  403b34:	str	w0, [x23]
  403b38:	b	403a00 <feof@plt+0x23c0>
  403b3c:	mov	w0, #0x1                   	// #1
  403b40:	str	w0, [x7]
  403b44:	ldr	w0, [x23]
  403b48:	str	xzr, [x23, #32]
  403b4c:	stp	w0, w0, [x23, #48]
  403b50:	cbnz	w6, 403b90 <feof@plt+0x2550>
  403b54:	adrp	x0, 404000 <feof@plt+0x29c0>
  403b58:	add	x0, x0, #0xa23
  403b5c:	bl	4015d0 <getenv@plt>
  403b60:	cmp	x0, #0x0
  403b64:	cset	w0, ne  // ne = any
  403b68:	str	w0, [x23, #44]
  403b6c:	ldrb	w1, [x19]
  403b70:	cmp	w1, #0x2d
  403b74:	b.ne	403b98 <feof@plt+0x2558>  // b.any
  403b78:	mov	w0, #0x2                   	// #2
  403b7c:	str	w0, [x23, #40]
  403b80:	add	x19, x19, #0x1
  403b84:	mov	w0, #0x1                   	// #1
  403b88:	str	w0, [x23, #24]
  403b8c:	b	403a44 <feof@plt+0x2404>
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	b	403b68 <feof@plt+0x2528>
  403b98:	cmp	w1, #0x2b
  403b9c:	b.ne	403ba8 <feof@plt+0x2568>  // b.any
  403ba0:	str	wzr, [x23, #40]
  403ba4:	b	403b80 <feof@plt+0x2540>
  403ba8:	eor	w0, w0, #0x1
  403bac:	str	w0, [x23, #40]
  403bb0:	b	403b84 <feof@plt+0x2544>
  403bb4:	cmp	w0, w1
  403bb8:	b.eq	403aa4 <feof@plt+0x2464>  // b.none
  403bbc:	str	w0, [x23, #48]
  403bc0:	b	403aa4 <feof@plt+0x2464>
  403bc4:	add	w0, w0, #0x1
  403bc8:	str	w0, [x23]
  403bcc:	b	403aa4 <feof@plt+0x2464>
  403bd0:	str	w24, [x23, #48]
  403bd4:	b	403b14 <feof@plt+0x24d4>
  403bd8:	ldr	x0, [x28, w1, sxtw #3]
  403bdc:	ldrb	w2, [x0]
  403be0:	cmp	w2, #0x2d
  403be4:	b.ne	403bf0 <feof@plt+0x25b0>  // b.any
  403be8:	ldrb	w2, [x0, #1]
  403bec:	cbnz	w2, 403c0c <feof@plt+0x25cc>
  403bf0:	ldr	w2, [x23, #40]
  403bf4:	cbz	w2, 403a00 <feof@plt+0x23c0>
  403bf8:	add	w1, w1, #0x1
  403bfc:	str	w1, [x23]
  403c00:	str	x0, [x23, #16]
  403c04:	mov	w0, #0x1                   	// #1
  403c08:	b	403a04 <feof@plt+0x23c4>
  403c0c:	cbz	x22, 403cfc <feof@plt+0x26bc>
  403c10:	cmp	w2, #0x2d
  403c14:	cset	w1, eq  // eq = none
  403c18:	sxtw	x1, w1
  403c1c:	add	x1, x1, #0x1
  403c20:	add	x0, x0, x1
  403c24:	str	x0, [x23, #32]
  403c28:	ldr	x26, [x23, #32]
  403c2c:	cbz	x22, 403fa0 <feof@plt+0x2960>
  403c30:	ldr	w0, [x23]
  403c34:	str	w0, [sp, #112]
  403c38:	mov	w0, w0
  403c3c:	sbfiz	x27, x0, #3, #32
  403c40:	ldr	x0, [x28, x27]
  403c44:	str	x0, [sp, #96]
  403c48:	ldrb	w24, [x0, #1]
  403c4c:	cmp	w24, #0x2d
  403c50:	b.eq	403c78 <feof@plt+0x2638>  // b.none
  403c54:	ldr	w0, [sp, #152]
  403c58:	cbz	w0, 403fa0 <feof@plt+0x2960>
  403c5c:	ldr	x0, [sp, #96]
  403c60:	ldrb	w0, [x0, #2]
  403c64:	cbnz	w0, 403c78 <feof@plt+0x2638>
  403c68:	mov	w1, w24
  403c6c:	mov	x0, x19
  403c70:	bl	4013f0 <strchr@plt>
  403c74:	cbnz	x0, 403fa0 <feof@plt+0x2960>
  403c78:	mov	x3, x26
  403c7c:	ldrb	w0, [x3]
  403c80:	cmp	w0, #0x3d
  403c84:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c88:	b.ne	403d04 <feof@plt+0x26c4>  // b.any
  403c8c:	mov	x6, x22
  403c90:	sub	x2, x3, x26
  403c94:	mov	w0, #0xffffffff            	// #-1
  403c98:	mov	w10, #0x0                   	// #0
  403c9c:	mov	w9, #0x0                   	// #0
  403ca0:	mov	x25, #0x0                   	// #0
  403ca4:	str	w0, [sp, #120]
  403ca8:	ldr	x11, [x6]
  403cac:	cbnz	x11, 403d0c <feof@plt+0x26cc>
  403cb0:	cbz	w9, 403dc8 <feof@plt+0x2788>
  403cb4:	cbz	w20, 403cd4 <feof@plt+0x2694>
  403cb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403cbc:	adrp	x1, 404000 <feof@plt+0x29c0>
  403cc0:	ldr	x2, [x28]
  403cc4:	add	x1, x1, #0xa33
  403cc8:	ldr	x0, [x0, #704]
  403ccc:	ldr	x3, [sp, #96]
  403cd0:	bl	401370 <fprintf@plt>
  403cd4:	ldr	x19, [x23, #32]
  403cd8:	mov	x0, x19
  403cdc:	bl	401360 <strlen@plt>
  403ce0:	add	x19, x19, x0
  403ce4:	str	x19, [x23, #32]
  403ce8:	ldr	w0, [x23]
  403cec:	str	wzr, [x23, #8]
  403cf0:	add	w0, w0, #0x1
  403cf4:	str	w0, [x23]
  403cf8:	b	403e80 <feof@plt+0x2840>
  403cfc:	mov	w1, #0x0                   	// #0
  403d00:	b	403c18 <feof@plt+0x25d8>
  403d04:	add	x3, x3, #0x1
  403d08:	b	403c7c <feof@plt+0x263c>
  403d0c:	mov	x1, x26
  403d10:	mov	x0, x11
  403d14:	stp	x2, x3, [sp, #128]
  403d18:	str	x6, [sp, #144]
  403d1c:	stp	w9, w10, [sp, #156]
  403d20:	str	x11, [sp, #168]
  403d24:	bl	4014a0 <strncmp@plt>
  403d28:	ldp	w9, w10, [sp, #156]
  403d2c:	ldp	x2, x3, [sp, #128]
  403d30:	ldr	x6, [sp, #144]
  403d34:	cbnz	w0, 403da8 <feof@plt+0x2768>
  403d38:	ldr	x11, [sp, #168]
  403d3c:	stp	x3, x6, [sp, #128]
  403d40:	mov	x0, x11
  403d44:	str	w9, [sp, #144]
  403d48:	str	w10, [sp, #156]
  403d4c:	str	x2, [sp, #160]
  403d50:	bl	401360 <strlen@plt>
  403d54:	ldr	x2, [sp, #160]
  403d58:	ldr	w10, [sp, #156]
  403d5c:	cmp	w2, w0
  403d60:	ldp	x3, x6, [sp, #128]
  403d64:	b.eq	403e28 <feof@plt+0x27e8>  // b.none
  403d68:	ldr	w9, [sp, #144]
  403d6c:	cbz	x25, 403db4 <feof@plt+0x2774>
  403d70:	ldr	w0, [sp, #152]
  403d74:	cbnz	w0, 403dc0 <feof@plt+0x2780>
  403d78:	ldr	w0, [x6, #8]
  403d7c:	ldr	w1, [x25, #8]
  403d80:	cmp	w1, w0
  403d84:	b.ne	403dc0 <feof@plt+0x2780>  // b.any
  403d88:	ldr	x0, [x6, #16]
  403d8c:	ldr	x1, [x25, #16]
  403d90:	cmp	x1, x0
  403d94:	b.ne	403dc0 <feof@plt+0x2780>  // b.any
  403d98:	ldr	w0, [x6, #24]
  403d9c:	ldr	w1, [x25, #24]
  403da0:	cmp	w1, w0
  403da4:	csinc	w9, w9, wzr, eq  // eq = none
  403da8:	add	x6, x6, #0x20
  403dac:	add	w10, w10, #0x1
  403db0:	b	403ca8 <feof@plt+0x2668>
  403db4:	mov	x25, x6
  403db8:	str	w10, [sp, #120]
  403dbc:	b	403da8 <feof@plt+0x2768>
  403dc0:	mov	w9, #0x1                   	// #1
  403dc4:	b	403da8 <feof@plt+0x2768>
  403dc8:	cbz	x25, 403f1c <feof@plt+0x28dc>
  403dcc:	ldr	w0, [sp, #112]
  403dd0:	ldr	w1, [x25, #8]
  403dd4:	add	w0, w0, #0x1
  403dd8:	str	w0, [x23]
  403ddc:	ldrb	w2, [x3]
  403de0:	cbz	w2, 403ea0 <feof@plt+0x2860>
  403de4:	cbz	w1, 403e34 <feof@plt+0x27f4>
  403de8:	add	x3, x3, #0x1
  403dec:	str	x3, [x23, #16]
  403df0:	mov	x0, x26
  403df4:	bl	401360 <strlen@plt>
  403df8:	add	x4, x26, x0
  403dfc:	str	x4, [x23, #32]
  403e00:	ldr	x0, [sp, #104]
  403e04:	cbz	x0, 403e10 <feof@plt+0x27d0>
  403e08:	ldr	w1, [sp, #120]
  403e0c:	str	w1, [x0]
  403e10:	ldr	w0, [x25, #24]
  403e14:	ldr	x1, [x25, #16]
  403e18:	cbz	x1, 403a04 <feof@plt+0x23c4>
  403e1c:	str	w0, [x1]
  403e20:	mov	w0, #0x0                   	// #0
  403e24:	b	403a04 <feof@plt+0x23c4>
  403e28:	mov	x25, x6
  403e2c:	str	w10, [sp, #120]
  403e30:	b	403dcc <feof@plt+0x278c>
  403e34:	cbz	w20, 403e64 <feof@plt+0x2824>
  403e38:	ldr	x1, [x28, x27]
  403e3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403e40:	ldr	x3, [x25]
  403e44:	ldrb	w4, [x1, #1]
  403e48:	ldr	x0, [x0, #704]
  403e4c:	cmp	w4, #0x2d
  403e50:	ldr	x2, [x28]
  403e54:	b.ne	403e88 <feof@plt+0x2848>  // b.any
  403e58:	adrp	x1, 404000 <feof@plt+0x29c0>
  403e5c:	add	x1, x1, #0xa51
  403e60:	bl	401370 <fprintf@plt>
  403e64:	ldr	x19, [x23, #32]
  403e68:	mov	x0, x19
  403e6c:	bl	401360 <strlen@plt>
  403e70:	add	x19, x19, x0
  403e74:	ldr	w0, [x25, #24]
  403e78:	str	w0, [x23, #8]
  403e7c:	str	x19, [x23, #32]
  403e80:	mov	w0, #0x3f                  	// #63
  403e84:	b	403a04 <feof@plt+0x23c4>
  403e88:	mov	x4, x3
  403e8c:	ldrb	w3, [x1]
  403e90:	adrp	x1, 404000 <feof@plt+0x29c0>
  403e94:	add	x1, x1, #0xa7e
  403e98:	bl	401370 <fprintf@plt>
  403e9c:	b	403e64 <feof@plt+0x2824>
  403ea0:	cmp	w1, #0x1
  403ea4:	b.ne	403df0 <feof@plt+0x27b0>  // b.any
  403ea8:	cmp	w0, w21
  403eac:	b.ge	403ecc <feof@plt+0x288c>  // b.tcont
  403eb0:	add	x27, x28, x27
  403eb4:	ldr	w0, [sp, #112]
  403eb8:	add	w24, w0, #0x2
  403ebc:	ldr	x0, [x27, #8]
  403ec0:	str	w24, [x23]
  403ec4:	str	x0, [x23, #16]
  403ec8:	b	403df0 <feof@plt+0x27b0>
  403ecc:	cbz	w20, 403eec <feof@plt+0x28ac>
  403ed0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403ed4:	adrp	x1, 404000 <feof@plt+0x29c0>
  403ed8:	ldr	x3, [x28, x27]
  403edc:	add	x1, x1, #0xaab
  403ee0:	ldr	x0, [x0, #704]
  403ee4:	ldr	x2, [x28]
  403ee8:	bl	401370 <fprintf@plt>
  403eec:	ldr	x20, [x23, #32]
  403ef0:	mov	x0, x20
  403ef4:	bl	401360 <strlen@plt>
  403ef8:	add	x20, x20, x0
  403efc:	ldr	w0, [x25, #24]
  403f00:	str	w0, [x23, #8]
  403f04:	str	x20, [x23, #32]
  403f08:	ldrb	w0, [x19]
  403f0c:	cmp	w0, #0x3a
  403f10:	b.ne	403e80 <feof@plt+0x2840>  // b.any
  403f14:	mov	w0, #0x3a                  	// #58
  403f18:	b	403a04 <feof@plt+0x23c4>
  403f1c:	ldr	w0, [sp, #152]
  403f20:	cbz	w0, 403f68 <feof@plt+0x2928>
  403f24:	cmp	w24, #0x2d
  403f28:	b.eq	40433c <feof@plt+0x2cfc>  // b.none
  403f2c:	ldrb	w1, [x26]
  403f30:	mov	x0, x19
  403f34:	bl	4013f0 <strchr@plt>
  403f38:	cbnz	x0, 403fa0 <feof@plt+0x2960>
  403f3c:	cbz	w20, 403f90 <feof@plt+0x2950>
  403f40:	ldr	x0, [sp, #96]
  403f44:	mov	x4, x26
  403f48:	ldr	x2, [x28]
  403f4c:	adrp	x1, 404000 <feof@plt+0x29c0>
  403f50:	ldrb	w3, [x0]
  403f54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403f58:	add	x1, x1, #0xaf1
  403f5c:	ldr	x0, [x0, #704]
  403f60:	bl	401370 <fprintf@plt>
  403f64:	b	403f90 <feof@plt+0x2950>
  403f68:	cbz	w20, 403f90 <feof@plt+0x2950>
  403f6c:	cmp	w24, #0x2d
  403f70:	b.ne	403f40 <feof@plt+0x2900>  // b.any
  403f74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403f78:	adrp	x1, 404000 <feof@plt+0x29c0>
  403f7c:	ldr	x2, [x28]
  403f80:	mov	x3, x26
  403f84:	ldr	x0, [x0, #704]
  403f88:	add	x1, x1, #0xad1
  403f8c:	bl	401370 <fprintf@plt>
  403f90:	adrp	x0, 404000 <feof@plt+0x29c0>
  403f94:	add	x0, x0, #0x7a9
  403f98:	str	x0, [x23, #32]
  403f9c:	b	403ce8 <feof@plt+0x26a8>
  403fa0:	add	x25, x26, #0x1
  403fa4:	str	x25, [x23, #32]
  403fa8:	mov	x0, x19
  403fac:	ldrb	w24, [x26]
  403fb0:	mov	w1, w24
  403fb4:	bl	4013f0 <strchr@plt>
  403fb8:	ldrb	w1, [x26, #1]
  403fbc:	cbnz	w1, 403fcc <feof@plt+0x298c>
  403fc0:	ldr	w1, [x23]
  403fc4:	add	w1, w1, #0x1
  403fc8:	str	w1, [x23]
  403fcc:	cmp	w24, #0x3a
  403fd0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fd4:	b.ne	404014 <feof@plt+0x29d4>  // b.any
  403fd8:	cbz	w20, 404000 <feof@plt+0x29c0>
  403fdc:	ldr	w1, [x23, #44]
  403fe0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  403fe4:	mov	w3, w24
  403fe8:	ldr	x0, [x0, #704]
  403fec:	ldr	x2, [x28]
  403ff0:	cbz	w1, 404008 <feof@plt+0x29c8>
  403ff4:	adrp	x1, 404000 <feof@plt+0x29c0>
  403ff8:	add	x1, x1, #0xb11
  403ffc:	bl	401370 <fprintf@plt>
  404000:	str	w24, [x23, #8]
  404004:	b	403e80 <feof@plt+0x2840>
  404008:	adrp	x1, 404000 <feof@plt+0x29c0>
  40400c:	add	x1, x1, #0xb2b
  404010:	b	403ffc <feof@plt+0x29bc>
  404014:	ldrb	w2, [x0]
  404018:	ldrb	w1, [x0, #1]
  40401c:	cmp	w2, #0x57
  404020:	b.ne	404298 <feof@plt+0x2c58>  // b.any
  404024:	cmp	w1, #0x3b
  404028:	b.ne	404298 <feof@plt+0x2c58>  // b.any
  40402c:	ldrb	w1, [x26, #1]
  404030:	ldr	w0, [x23]
  404034:	cbz	w1, 4040d8 <feof@plt+0x2a98>
  404038:	add	w0, w0, #0x1
  40403c:	str	w0, [x23]
  404040:	str	x25, [x23, #16]
  404044:	ldr	x27, [x23, #16]
  404048:	str	x27, [x23, #32]
  40404c:	mov	x25, x27
  404050:	ldrb	w6, [x25]
  404054:	cmp	w6, #0x3d
  404058:	ccmp	w6, #0x0, #0x4, ne  // ne = any
  40405c:	b.ne	40412c <feof@plt+0x2aec>  // b.any
  404060:	sub	x0, x25, x27
  404064:	mov	w5, #0x0                   	// #0
  404068:	mov	w24, #0x0                   	// #0
  40406c:	mov	x26, #0x0                   	// #0
  404070:	str	wzr, [sp, #96]
  404074:	str	x0, [sp, #112]
  404078:	sub	w0, w25, w27
  40407c:	str	x0, [sp, #120]
  404080:	ldr	x9, [x22]
  404084:	cbnz	x9, 404134 <feof@plt+0x2af4>
  404088:	ldr	w0, [sp, #96]
  40408c:	cbz	w0, 4041a8 <feof@plt+0x2b68>
  404090:	cbz	w20, 4040b4 <feof@plt+0x2a74>
  404094:	ldrsw	x0, [x23]
  404098:	adrp	x1, 404000 <feof@plt+0x29c0>
  40409c:	ldr	x2, [x28]
  4040a0:	add	x1, x1, #0xb6c
  4040a4:	ldr	x3, [x28, x0, lsl #3]
  4040a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4040ac:	ldr	x0, [x0, #704]
  4040b0:	bl	401370 <fprintf@plt>
  4040b4:	ldr	x19, [x23, #32]
  4040b8:	mov	x0, x19
  4040bc:	bl	401360 <strlen@plt>
  4040c0:	add	x19, x19, x0
  4040c4:	ldr	w0, [x23]
  4040c8:	str	x19, [x23, #32]
  4040cc:	add	w0, w0, #0x1
  4040d0:	str	w0, [x23]
  4040d4:	b	403e80 <feof@plt+0x2840>
  4040d8:	cmp	w21, w0
  4040dc:	b.ne	404118 <feof@plt+0x2ad8>  // b.any
  4040e0:	cbz	w20, 404100 <feof@plt+0x2ac0>
  4040e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4040e8:	adrp	x1, 404000 <feof@plt+0x29c0>
  4040ec:	ldr	x2, [x28]
  4040f0:	mov	w3, w24
  4040f4:	ldr	x0, [x0, #704]
  4040f8:	add	x1, x1, #0xb45
  4040fc:	bl	401370 <fprintf@plt>
  404100:	str	w24, [x23, #8]
  404104:	mov	w3, #0x3f                  	// #63
  404108:	ldrb	w0, [x19]
  40410c:	cmp	w0, #0x3a
  404110:	csel	w0, w0, w3, eq  // eq = none
  404114:	b	403a04 <feof@plt+0x23c4>
  404118:	add	w1, w0, #0x1
  40411c:	ldr	x0, [x28, w0, sxtw #3]
  404120:	str	w1, [x23]
  404124:	str	x0, [x23, #16]
  404128:	b	404044 <feof@plt+0x2a04>
  40412c:	add	x25, x25, #0x1
  404130:	b	404050 <feof@plt+0x2a10>
  404134:	ldr	x2, [sp, #112]
  404138:	mov	x1, x27
  40413c:	mov	x0, x9
  404140:	str	w6, [sp, #128]
  404144:	str	x9, [sp, #136]
  404148:	str	w5, [sp, #152]
  40414c:	bl	4014a0 <strncmp@plt>
  404150:	ldr	w6, [sp, #128]
  404154:	ldr	w5, [sp, #152]
  404158:	cbnz	w0, 404190 <feof@plt+0x2b50>
  40415c:	ldr	x9, [sp, #136]
  404160:	str	w6, [sp, #128]
  404164:	str	w5, [sp, #152]
  404168:	mov	x0, x9
  40416c:	bl	401360 <strlen@plt>
  404170:	ldr	x1, [sp, #120]
  404174:	ldr	w6, [sp, #128]
  404178:	ldr	w5, [sp, #152]
  40417c:	cmp	x1, x0
  404180:	b.eq	4041b8 <feof@plt+0x2b78>  // b.none
  404184:	cbnz	x26, 40419c <feof@plt+0x2b5c>
  404188:	mov	w24, w5
  40418c:	mov	x26, x22
  404190:	add	x22, x22, #0x20
  404194:	add	w5, w5, #0x1
  404198:	b	404080 <feof@plt+0x2a40>
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	str	w0, [sp, #96]
  4041a4:	b	404190 <feof@plt+0x2b50>
  4041a8:	cbnz	x26, 4041c0 <feof@plt+0x2b80>
  4041ac:	mov	w0, #0x57                  	// #87
  4041b0:	str	xzr, [x23, #32]
  4041b4:	b	403a04 <feof@plt+0x23c4>
  4041b8:	mov	w24, w5
  4041bc:	mov	x26, x22
  4041c0:	ldr	w0, [x26, #8]
  4041c4:	cbz	w6, 404234 <feof@plt+0x2bf4>
  4041c8:	cbz	w0, 4041fc <feof@plt+0x2bbc>
  4041cc:	add	x4, x25, #0x1
  4041d0:	str	x4, [x23, #16]
  4041d4:	mov	x0, x27
  4041d8:	bl	401360 <strlen@plt>
  4041dc:	add	x27, x27, x0
  4041e0:	str	x27, [x23, #32]
  4041e4:	ldr	x0, [sp, #104]
  4041e8:	cbz	x0, 4041f0 <feof@plt+0x2bb0>
  4041ec:	str	w24, [x0]
  4041f0:	ldr	w0, [x26, #24]
  4041f4:	ldr	x1, [x26, #16]
  4041f8:	b	403e18 <feof@plt+0x27d8>
  4041fc:	cbz	w20, 40421c <feof@plt+0x2bdc>
  404200:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  404204:	adrp	x1, 404000 <feof@plt+0x29c0>
  404208:	ldr	x3, [x26]
  40420c:	add	x1, x1, #0xb8d
  404210:	ldr	x0, [x0, #704]
  404214:	ldr	x2, [x28]
  404218:	bl	401370 <fprintf@plt>
  40421c:	ldr	x19, [x23, #32]
  404220:	mov	x0, x19
  404224:	bl	401360 <strlen@plt>
  404228:	add	x19, x19, x0
  40422c:	str	x19, [x23, #32]
  404230:	b	403e80 <feof@plt+0x2840>
  404234:	cmp	w0, #0x1
  404238:	b.ne	4041d4 <feof@plt+0x2b94>  // b.any
  40423c:	ldr	w0, [x23]
  404240:	cmp	w0, w21
  404244:	b.ge	40425c <feof@plt+0x2c1c>  // b.tcont
  404248:	add	w1, w0, #0x1
  40424c:	ldr	x0, [x28, w0, sxtw #3]
  404250:	str	w1, [x23]
  404254:	str	x0, [x23, #16]
  404258:	b	4041d4 <feof@plt+0x2b94>
  40425c:	cbz	w20, 404280 <feof@plt+0x2c40>
  404260:	add	x0, x28, w0, sxtw #3
  404264:	adrp	x1, 404000 <feof@plt+0x29c0>
  404268:	ldr	x2, [x28]
  40426c:	add	x1, x1, #0xaab
  404270:	ldur	x3, [x0, #-8]
  404274:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  404278:	ldr	x0, [x0, #704]
  40427c:	bl	401370 <fprintf@plt>
  404280:	ldr	x20, [x23, #32]
  404284:	mov	x0, x20
  404288:	bl	401360 <strlen@plt>
  40428c:	add	x20, x20, x0
  404290:	str	x20, [x23, #32]
  404294:	b	403f08 <feof@plt+0x28c8>
  404298:	cmp	w1, #0x3a
  40429c:	b.ne	4042d0 <feof@plt+0x2c90>  // b.any
  4042a0:	ldrb	w0, [x0, #2]
  4042a4:	ldrb	w1, [x26, #1]
  4042a8:	cmp	w0, #0x3a
  4042ac:	b.ne	4042d8 <feof@plt+0x2c98>  // b.any
  4042b0:	cbz	w1, 4042c8 <feof@plt+0x2c88>
  4042b4:	ldr	w0, [x23]
  4042b8:	str	x25, [x23, #16]
  4042bc:	add	w0, w0, #0x1
  4042c0:	str	w0, [x23]
  4042c4:	b	4042cc <feof@plt+0x2c8c>
  4042c8:	str	xzr, [x23, #16]
  4042cc:	str	xzr, [x23, #32]
  4042d0:	mov	w0, w24
  4042d4:	b	403a04 <feof@plt+0x23c4>
  4042d8:	ldr	w0, [x23]
  4042dc:	cbz	w1, 4042e8 <feof@plt+0x2ca8>
  4042e0:	str	x25, [x23, #16]
  4042e4:	b	4042bc <feof@plt+0x2c7c>
  4042e8:	cmp	w21, w0
  4042ec:	b.ne	404328 <feof@plt+0x2ce8>  // b.any
  4042f0:	cbz	w20, 404310 <feof@plt+0x2cd0>
  4042f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4042f8:	adrp	x1, 404000 <feof@plt+0x29c0>
  4042fc:	ldr	x2, [x28]
  404300:	mov	w3, w24
  404304:	ldr	x0, [x0, #704]
  404308:	add	x1, x1, #0xb45
  40430c:	bl	401370 <fprintf@plt>
  404310:	str	w24, [x23, #8]
  404314:	mov	w0, #0x3f                  	// #63
  404318:	ldrb	w24, [x19]
  40431c:	cmp	w24, #0x3a
  404320:	csel	w24, w24, w0, eq  // eq = none
  404324:	b	4042cc <feof@plt+0x2c8c>
  404328:	add	w1, w0, #0x1
  40432c:	ldr	x0, [x28, w0, sxtw #3]
  404330:	str	w1, [x23]
  404334:	str	x0, [x23, #16]
  404338:	b	4042cc <feof@plt+0x2c8c>
  40433c:	cbnz	w20, 403f74 <feof@plt+0x2934>
  404340:	b	403f90 <feof@plt+0x2950>
  404344:	stp	x29, x30, [sp, #-48]!
  404348:	mov	x29, sp
  40434c:	stp	x19, x20, [sp, #16]
  404350:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11adc>
  404354:	stp	x21, x22, [sp, #32]
  404358:	add	x22, x20, #0x290
  40435c:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11adc>
  404360:	add	x19, x21, #0xdf8
  404364:	ldr	w7, [x20, #656]
  404368:	str	w7, [x21, #3576]
  40436c:	ldr	w7, [x22, #4]
  404370:	str	w7, [x19, #4]
  404374:	mov	x7, x19
  404378:	bl	4039c0 <feof@plt+0x2380>
  40437c:	ldr	w1, [x21, #3576]
  404380:	str	w1, [x20, #656]
  404384:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11adc>
  404388:	ldr	x2, [x19, #16]
  40438c:	str	x2, [x1, #3688]
  404390:	ldr	w1, [x19, #8]
  404394:	str	w1, [x22, #8]
  404398:	ldp	x19, x20, [sp, #16]
  40439c:	ldp	x21, x22, [sp, #32]
  4043a0:	ldp	x29, x30, [sp], #48
  4043a4:	ret
  4043a8:	mov	w6, #0x1                   	// #1
  4043ac:	mov	w5, #0x0                   	// #0
  4043b0:	mov	x4, #0x0                   	// #0
  4043b4:	mov	x3, #0x0                   	// #0
  4043b8:	b	404344 <feof@plt+0x2d04>
  4043bc:	mov	w6, #0x0                   	// #0
  4043c0:	mov	w5, #0x0                   	// #0
  4043c4:	b	404344 <feof@plt+0x2d04>
  4043c8:	mov	x7, x5
  4043cc:	mov	w6, #0x0                   	// #0
  4043d0:	mov	w5, #0x0                   	// #0
  4043d4:	b	4039c0 <feof@plt+0x2380>
  4043d8:	mov	w6, #0x0                   	// #0
  4043dc:	mov	w5, #0x1                   	// #1
  4043e0:	b	404344 <feof@plt+0x2d04>
  4043e4:	mov	x7, x5
  4043e8:	mov	w6, #0x0                   	// #0
  4043ec:	mov	w5, #0x1                   	// #1
  4043f0:	b	4039c0 <feof@plt+0x2380>
  4043f4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11adc>
  4043f8:	mov	w1, w0
  4043fc:	add	x2, x2, #0xe30
  404400:	tbnz	w0, #31, 404428 <feof@plt+0x2de8>
  404404:	add	x0, x2, #0x14
  404408:	mov	w3, #0xa                   	// #10
  40440c:	udiv	w2, w1, w3
  404410:	msub	w1, w2, w3, w1
  404414:	add	w1, w1, #0x30
  404418:	strb	w1, [x0, #-1]!
  40441c:	mov	w1, w2
  404420:	cbnz	w2, 40440c <feof@plt+0x2dcc>
  404424:	ret
  404428:	add	x2, x2, #0x14
  40442c:	mov	w4, #0xa                   	// #10
  404430:	mov	w5, #0x30                  	// #48
  404434:	sdiv	w3, w1, w4
  404438:	mov	x0, x2
  40443c:	msub	w1, w3, w4, w1
  404440:	sub	w1, w5, w1
  404444:	strb	w1, [x2, #-1]!
  404448:	mov	w1, w3
  40444c:	cbnz	w3, 404434 <feof@plt+0x2df4>
  404450:	mov	w1, #0x2d                  	// #45
  404454:	sub	x0, x0, #0x2
  404458:	sturb	w1, [x2, #-1]
  40445c:	b	404424 <feof@plt+0x2de4>
  404460:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11adc>
  404464:	add	x1, x1, #0xe30
  404468:	mov	w2, w0
  40446c:	add	x0, x1, #0x29
  404470:	mov	w4, #0xa                   	// #10
  404474:	udiv	w3, w2, w4
  404478:	msub	w1, w3, w4, w2
  40447c:	add	w1, w1, #0x30
  404480:	strb	w1, [x0, #-1]!
  404484:	mov	w1, w2
  404488:	mov	w2, w3
  40448c:	cmp	w1, #0x9
  404490:	b.hi	404474 <feof@plt+0x2e34>  // b.pmore
  404494:	ret
  404498:	stp	x29, x30, [sp, #-32]!
  40449c:	mov	x29, sp
  4044a0:	str	x19, [sp, #16]
  4044a4:	mov	x19, x0
  4044a8:	bl	401360 <strlen@plt>
  4044ac:	mov	x2, x0
  4044b0:	mov	x1, x19
  4044b4:	mov	w0, #0x2                   	// #2
  4044b8:	ldr	x19, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	b	401580 <write@plt>

00000000004044c4 <_Znwm@@Base>:
  4044c4:	cmp	x0, #0x0
  4044c8:	stp	x29, x30, [sp, #-16]!
  4044cc:	csinc	x0, x0, xzr, ne  // ne = any
  4044d0:	mov	x29, sp
  4044d4:	mov	w0, w0
  4044d8:	bl	401590 <malloc@plt>
  4044dc:	cbnz	x0, 404510 <_Znwm@@Base+0x4c>
  4044e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11adc>
  4044e4:	ldr	x0, [x0, #3680]
  4044e8:	cbz	x0, 4044fc <_Znwm@@Base+0x38>
  4044ec:	bl	404498 <feof@plt+0x2e58>
  4044f0:	adrp	x0, 404000 <feof@plt+0x29c0>
  4044f4:	add	x0, x0, #0x98a
  4044f8:	bl	404498 <feof@plt+0x2e58>
  4044fc:	adrp	x0, 404000 <feof@plt+0x29c0>
  404500:	add	x0, x0, #0xbbb
  404504:	bl	404498 <feof@plt+0x2e58>
  404508:	mov	w0, #0xffffffff            	// #-1
  40450c:	bl	401400 <_exit@plt>
  404510:	ldp	x29, x30, [sp], #16
  404514:	ret

0000000000404518 <_ZdlPv@@Base>:
  404518:	cbz	x0, 404520 <_ZdlPv@@Base+0x8>
  40451c:	b	4013e0 <free@plt>
  404520:	ret

0000000000404524 <_ZdlPvm@@Base>:
  404524:	cbz	x0, 40452c <_ZdlPvm@@Base+0x8>
  404528:	b	4013e0 <free@plt>
  40452c:	ret
  404530:	stp	x29, x30, [sp, #-32]!
  404534:	mov	x29, sp
  404538:	stp	x19, x20, [sp, #16]
  40453c:	mov	x19, x0
  404540:	cbz	x0, 404560 <_ZdlPvm@@Base+0x3c>
  404544:	bl	401360 <strlen@plt>
  404548:	add	x0, x0, #0x1
  40454c:	bl	401590 <malloc@plt>
  404550:	mov	x20, x0
  404554:	mov	x1, x19
  404558:	mov	x19, x20
  40455c:	bl	401430 <strcpy@plt>
  404560:	mov	x0, x19
  404564:	ldp	x19, x20, [sp, #16]
  404568:	ldp	x29, x30, [sp], #32
  40456c:	ret
  404570:	stp	x29, x30, [sp, #-64]!
  404574:	mov	x29, sp
  404578:	stp	x19, x20, [sp, #16]
  40457c:	adrp	x20, 415000 <_ZdlPvm@@Base+0x10adc>
  404580:	add	x20, x20, #0xdc0
  404584:	stp	x21, x22, [sp, #32]
  404588:	adrp	x21, 415000 <_ZdlPvm@@Base+0x10adc>
  40458c:	add	x21, x21, #0xda0
  404590:	sub	x20, x20, x21
  404594:	mov	w22, w0
  404598:	stp	x23, x24, [sp, #48]
  40459c:	mov	x23, x1
  4045a0:	mov	x24, x2
  4045a4:	bl	4012c8 <_Znam@plt-0x38>
  4045a8:	cmp	xzr, x20, asr #3
  4045ac:	b.eq	4045d8 <_ZdlPvm@@Base+0xb4>  // b.none
  4045b0:	asr	x20, x20, #3
  4045b4:	mov	x19, #0x0                   	// #0
  4045b8:	ldr	x3, [x21, x19, lsl #3]
  4045bc:	mov	x2, x24
  4045c0:	add	x19, x19, #0x1
  4045c4:	mov	x1, x23
  4045c8:	mov	w0, w22
  4045cc:	blr	x3
  4045d0:	cmp	x20, x19
  4045d4:	b.ne	4045b8 <_ZdlPvm@@Base+0x94>  // b.any
  4045d8:	ldp	x19, x20, [sp, #16]
  4045dc:	ldp	x21, x22, [sp, #32]
  4045e0:	ldp	x23, x24, [sp, #48]
  4045e4:	ldp	x29, x30, [sp], #64
  4045e8:	ret
  4045ec:	nop
  4045f0:	ret

Disassembly of section .fini:

00000000004045f4 <.fini>:
  4045f4:	stp	x29, x30, [sp, #-16]!
  4045f8:	mov	x29, sp
  4045fc:	ldp	x29, x30, [sp], #16
  404600:	ret
