	component nios_system is
		port (
			clk_clk         : in  std_logic                     := 'X';             -- clk
			hex0_3_export   : out std_logic_vector(27 downto 0);                    -- export
			hex4_5_export   : out std_logic_vector(13 downto 0);                    -- export
			leds_export     : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n   : in  std_logic                     := 'X';             -- reset_n
			switches_export : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component nios_system;

