

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Tue Dec  3 19:15:46 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18657|    18657| 0.187 ms | 0.187 ms |  18657|  18657|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |    18656|    18656|      1166|          -|          -|    16|    no    |
        | + CACHE_UPDATE_LOOP_2    |     1164|     1164|       194|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |      192|      192|         2|          -|          -|    96|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    285|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      94|    345|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_3_fu_362_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_291_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln204_1_fu_256_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln204_2_fu_352_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln204_3_fu_367_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln204_fu_170_p2    |     +    |      0|  0|  15|           8|           8|
    |i_fu_148_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_242_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_334_p2            |     +    |      0|  0|  15|           7|           1|
    |sub_ln203_3_fu_316_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln203_fu_200_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln204_1_fu_285_p2  |     -    |      0|  0|  19|          14|          14|
    |sub_ln204_fu_230_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln201_fu_142_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln202_fu_236_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_328_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln204_fu_322_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  40|           1|          40|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 285|         151|         179|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_109  |   9|          2|    5|         10|
    |j_0_reg_120  |   9|          2|    3|          6|
    |k_0_reg_131  |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   16|         36|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln203_3_reg_448  |  15|   0|   15|          0|
    |add_ln204_reg_397    |   8|   0|    8|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_109          |   5|   0|    5|          0|
    |i_reg_392            |   5|   0|    5|          0|
    |icmp_ln204_reg_430   |   1|   0|    1|          0|
    |j_0_reg_120          |   3|   0|    3|          0|
    |j_reg_415            |   3|   0|    3|          0|
    |k_0_reg_131          |   7|   0|    7|          0|
    |k_reg_438            |   7|   0|    7|          0|
    |sext_ln203_reg_402   |   9|   0|   10|          1|
    |sub_ln203_3_reg_425  |  10|   0|   15|          5|
    |sub_ln204_1_reg_420  |   9|   0|   14|          5|
    |sub_ln204_reg_407    |   7|   0|   12|          5|
    +---------------------+----+----+-----+-----------+
    |Total                |  94|   0|  110|         16|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update | return value |
|cache_in_V_address0   | out |   13|  ap_memory |  cache_in_V  |     array    |
|cache_in_V_ce0        | out |    1|  ap_memory |  cache_in_V  |     array    |
|cache_in_V_q0         |  in |   40|  ap_memory |  cache_in_V  |     array    |
|cache_out_V_address0  | out |   14|  ap_memory |  cache_out_V |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_d0        | out |   40|  ap_memory |  cache_out_V |     array    |
|update_0_V_address0   | out |   11|  ap_memory |  update_0_V  |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |  update_0_V  |     array    |
|update_0_V_q0         |  in |   40|  ap_memory |  update_0_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

