Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Nov 21 08:41:35 2021
| Host             : DESKTOP-3GDJ0OK running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.763        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.616        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.038 |        4 |       --- |             --- |
| Slice Logic              |     0.017 |    22297 |       --- |             --- |
|   LUT as Logic           |     0.015 |     8153 |     53200 |           15.33 |
|   Register               |     0.001 |    10020 |    106400 |            9.42 |
|   LUT as Distributed RAM |    <0.001 |      322 |     17400 |            1.85 |
|   CARRY4                 |    <0.001 |      249 |     13300 |            1.87 |
|   LUT as Shift Register  |    <0.001 |      374 |     17400 |            2.15 |
|   F7/F8 Muxes            |    <0.001 |       18 |     53200 |            0.03 |
|   Others                 |     0.000 |     1104 |       --- |             --- |
| Signals                  |     0.021 |    16584 |       --- |             --- |
| Block RAM                |     0.004 |        8 |       140 |            5.71 |
| I/O                      |    <0.001 |       43 |       200 |           21.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     1.763 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.097 |       0.081 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                  |     1.616 |
|   dbg_hub                                                                                       |     0.003 |
|     inst                                                                                        |     0.003 |
|       BSCANID.u_xsdbm_id                                                                        |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                    |     0.002 |
|           U_ICON_INTERFACE                                                                      |     0.002 |
|             U_CMD1                                                                              |    <0.001 |
|             U_CMD2                                                                              |    <0.001 |
|             U_CMD3                                                                              |    <0.001 |
|             U_CMD4                                                                              |    <0.001 |
|             U_CMD5                                                                              |    <0.001 |
|             U_CMD6_RD                                                                           |    <0.001 |
|               U_RD_FIFO                                                                         |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                           |    <0.001 |
|                   inst_fifo_gen                                                                 |    <0.001 |
|                     gconvfifo.rf                                                                |    <0.001 |
|                       grf.rf                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                           gr1.gr1_int.rfwft                                                     |    <0.001 |
|                           gras.rsts                                                             |    <0.001 |
|                           grhf.rhf                                                              |    <0.001 |
|                           rpntr                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                           gwas.wsts                                                             |    <0.001 |
|                           gwhf.whf                                                              |    <0.001 |
|                           wpntr                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                           gdm.dm_gen.dm                                                         |    <0.001 |
|                             RAM_reg_0_15_0_5                                                    |    <0.001 |
|                             RAM_reg_0_15_12_15                                                  |    <0.001 |
|                             RAM_reg_0_15_6_11                                                   |    <0.001 |
|                         rstblk                                                                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst              |    <0.001 |
|             U_CMD6_WR                                                                           |    <0.001 |
|               U_WR_FIFO                                                                         |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                           |    <0.001 |
|                   inst_fifo_gen                                                                 |    <0.001 |
|                     gconvfifo.rf                                                                |    <0.001 |
|                       grf.rf                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                           gras.rsts                                                             |    <0.001 |
|                           grhf.rhf                                                              |    <0.001 |
|                           rpntr                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                           gwas.wsts                                                             |    <0.001 |
|                           gwhf.whf                                                              |    <0.001 |
|                           wpntr                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                           gdm.dm_gen.dm                                                         |    <0.001 |
|                             RAM_reg_0_15_0_5                                                    |    <0.001 |
|                             RAM_reg_0_15_12_15                                                  |    <0.001 |
|                             RAM_reg_0_15_6_11                                                   |    <0.001 |
|                         rstblk                                                                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst              |    <0.001 |
|             U_CMD7_CTL                                                                          |    <0.001 |
|             U_CMD7_STAT                                                                         |    <0.001 |
|             U_STATIC_STATUS                                                                     |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                             |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                        |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                 |    <0.001 |
|             U_RD_ABORT_FLAG                                                                     |    <0.001 |
|             U_RD_REQ_FLAG                                                                       |    <0.001 |
|             U_TIMER                                                                             |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                         |    <0.001 |
|         CORE_XSDB.U_ICON                                                                        |    <0.001 |
|           U_CMD                                                                                 |    <0.001 |
|           U_STAT                                                                                |    <0.001 |
|           U_SYNC                                                                                |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                           |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                         |    <0.001 |
|   ja_pin10_iobuf                                                                                |     0.000 |
|   ja_pin1_iobuf                                                                                 |     0.000 |
|   ja_pin2_iobuf                                                                                 |    <0.001 |
|   ja_pin3_iobuf                                                                                 |    <0.001 |
|   ja_pin4_iobuf                                                                                 |    <0.001 |
|   ja_pin7_iobuf                                                                                 |    <0.001 |
|   ja_pin8_iobuf                                                                                 |    <0.001 |
|   ja_pin9_iobuf                                                                                 |     0.000 |
|   system_i                                                                                      |     1.612 |
|     PmodMTDS_0                                                                                  |     0.005 |
|       inst                                                                                      |     0.005 |
|         axi_gpio_0                                                                              |    <0.001 |
|           U0                                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                                     |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|                 I_DECODER                                                                       |    <0.001 |
|             INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                  |    <0.001 |
|             gpio_core_1                                                                         |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS4                                                           |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS5                                                           |    <0.001 |
|         axi_quad_spi_0                                                                          |     0.002 |
|           U0                                                                                    |     0.002 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                       |     0.002 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                   I_DECODER                                                                     |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.001 |
|                 CONTROL_REG_I                                                                   |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                             |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|                   LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC                        |    <0.001 |
|                 NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST                                            |    <0.001 |
|                   LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC                        |    <0.001 |
|                   LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC                    |    <0.001 |
|                   LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC              |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC                             |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC                            |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC                       |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC                             |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC                                      |    <0.001 |
|                   LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC                                     |    <0.001 |
|                   LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC                               |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC               |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC                |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC                |    <0.001 |
|                 NO_FIFO_EXISTS.QSPI_RX_TX_REG                                                   |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|                 SOFT_RESET_I                                                                    |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|         axi_timer_0                                                                             |     0.002 |
|           U0                                                                                    |     0.002 |
|             AXI4_LITE_I                                                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|                 I_DECODER                                                                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|             TC_CORE_I                                                                           |     0.001 |
|               COUNTER_0_I                                                                       |    <0.001 |
|                 COUNTER_I                                                                       |    <0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                      |    <0.001 |
|                 COUNTER_I                                                                       |    <0.001 |
|               READ_MUX_I                                                                        |    <0.001 |
|               TIMER_CONTROL_I                                                                   |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                               |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                              |    <0.001 |
|         genblk1.pmod_bridge_0                                                                   |     0.000 |
|           inst                                                                                  |     0.000 |
|     VGA_0                                                                                       |     0.004 |
|       U0                                                                                        |     0.004 |
|         VGA_0                                                                                   |    <0.001 |
|         VGA_controller_0                                                                        |     0.003 |
|           DownSample_0                                                                          |    <0.001 |
|           blk_mem_gen_pixel_0                                                                   |     0.002 |
|             U0                                                                                  |     0.002 |
|               inst_blk_mem_gen                                                                  |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                            |     0.002 |
|                   valid.cstr                                                                    |     0.002 |
|                     ramloop[0].ram.r                                                            |     0.002 |
|                       prim_noinit.ram                                                           |     0.002 |
|         axi_config_controller_0                                                                 |    <0.001 |
|         axi_fb_controller_0                                                                     |    <0.001 |
|     axi_gpio_0                                                                                  |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|             I_DECODER                                                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|         gpio_core_1                                                                             |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                               |    <0.001 |
|     axi_gpio_1                                                                                  |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|             I_DECODER                                                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|         gpio_core_1                                                                             |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                           |    <0.001 |
|     processing_system7_0                                                                        |     1.534 |
|       inst                                                                                      |     1.534 |
|     ps7_0_axi_periph                                                                            |     0.058 |
|       m00_couplers                                                                              |     0.008 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.004 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m01_couplers                                                                              |     0.008 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.004 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m02_couplers                                                                              |     0.007 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.003 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |    <0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m03_couplers                                                                              |     0.007 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.003 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |    <0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m04_couplers                                                                              |     0.008 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.004 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m06_couplers                                                                              |     0.008 |
|         auto_ds                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |     0.004 |
|               USE_READ.read_addr_inst                                                           |     0.002 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_READ.read_data_inst                                                           |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 cmd_queue                                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                |    <0.001 |
|                                 RAM_reg_0_31_12_17                                              |    <0.001 |
|                                 RAM_reg_0_31_18_23                                              |    <0.001 |
|                                 RAM_reg_0_31_24_25                                              |    <0.001 |
|                                 RAM_reg_0_31_6_11                                               |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         auto_pc                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.004 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       m09_couplers                                                                              |     0.003 |
|         auto_pc                                                                                 |     0.003 |
|           inst                                                                                  |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                                        |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                               |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                         |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |     0.002 |
|                 USE_BURSTS.cmd_queue                                                            |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|       s00_couplers                                                                              |     0.004 |
|         auto_pc                                                                                 |     0.000 |
|           inst                                                                                  |     0.000 |
|         auto_us                                                                                 |     0.004 |
|           inst                                                                                  |     0.004 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                       |     0.004 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                            |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                    |    <0.001 |
|               USE_READ.read_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                         |    <0.001 |
|                 gen_id_queue.id_queue                                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                         |    <0.001 |
|                 gen_id_queue.id_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                            |     0.001 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|       s00_mmu                                                                                   |     0.001 |
|         inst                                                                                    |     0.001 |
|           decerr_slave_inst                                                                     |    <0.001 |
|           register_slice_inst                                                                   |    <0.001 |
|             ar.ar_pipe                                                                          |    <0.001 |
|             aw.aw_pipe                                                                          |    <0.001 |
|       xbar                                                                                      |     0.004 |
|         inst                                                                                    |     0.004 |
|           gen_sasd.crossbar_sasd_0                                                              |     0.004 |
|             addr_arbiter_inst                                                                   |     0.003 |
|             gen_decerr.decerr_slave_inst                                                        |    <0.001 |
|             reg_slice_r                                                                         |     0.001 |
|             splitter_ar                                                                         |    <0.001 |
|             splitter_aw                                                                         |    <0.001 |
|     rst_ps7_0_100M                                                                              |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         EXT_LPF                                                                                 |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|         SEQ                                                                                     |    <0.001 |
|           SEQ_COUNTER                                                                           |    <0.001 |
|     system_ila_0                                                                                |     0.009 |
|       inst                                                                                      |     0.009 |
|         ila_lib                                                                                 |     0.009 |
|           inst                                                                                  |     0.009 |
|             ila_core_inst                                                                       |     0.009 |
|               ila_trace_memory_inst                                                             |     0.003 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                        |     0.003 |
|                   inst_blk_mem_gen                                                              |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                        |     0.003 |
|                       valid.cstr                                                                |     0.003 |
|                         bindec_a.bindec_inst_a                                                  |    <0.001 |
|                         has_mux_b.B                                                             |    <0.001 |
|                         ramloop[0].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[1].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[2].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[3].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[4].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[5].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|                         ramloop[6].ram.r                                                        |    <0.001 |
|                           prim_noinit.ram                                                       |    <0.001 |
|               u_ila_cap_ctrl                                                                    |     0.001 |
|                 U_CDONE                                                                         |    <0.001 |
|                 U_NS0                                                                           |    <0.001 |
|                 U_NS1                                                                           |    <0.001 |
|                 u_cap_addrgen                                                                   |     0.001 |
|                   U_CMPRESET                                                                    |    <0.001 |
|                   u_cap_sample_counter                                                          |    <0.001 |
|                     U_SCE                                                                       |    <0.001 |
|                     U_SCMPCE                                                                    |    <0.001 |
|                     U_SCRST                                                                     |    <0.001 |
|                     u_scnt_cmp                                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                         DUT                                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|                   u_cap_window_counter                                                          |    <0.001 |
|                     U_WCE                                                                       |    <0.001 |
|                     U_WHCMPCE                                                                   |    <0.001 |
|                     U_WLCMPCE                                                                   |    <0.001 |
|                     u_wcnt_hcmp                                                                 |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                         DUT                                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|                     u_wcnt_lcmp                                                                 |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                         DUT                                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                             u_srlA                                                              |    <0.001 |
|                             u_srlB                                                              |    <0.001 |
|                             u_srlC                                                              |    <0.001 |
|                             u_srlD                                                              |    <0.001 |
|               u_ila_regs                                                                        |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                            |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                            |    <0.001 |
|                 U_XSDB_SLAVE                                                                    |     0.001 |
|                 reg_15                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_16                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_17                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_18                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_19                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_1a                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_6                                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_7                                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_8                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|                 reg_80                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_81                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_82                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_83                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_84                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_85                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_887                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|                 reg_88d                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|                 reg_890                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|                 reg_9                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|                 reg_srl_fff                                                                     |    <0.001 |
|                 reg_stream_ffd                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                            |    <0.001 |
|                 reg_stream_ffe                                                                  |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                          |    <0.001 |
|               u_ila_reset_ctrl                                                                  |    <0.001 |
|                 arm_detection_inst                                                              |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                      |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                     |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                     |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                    |    <0.001 |
|                 halt_detection_inst                                                             |    <0.001 |
|               u_trig                                                                            |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                  |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                     DUT                                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                         u_srlA                                                                  |    <0.001 |
|                         u_srlB                                                                  |    <0.001 |
|                         u_srlC                                                                  |    <0.001 |
|                         u_srlD                                                                  |    <0.001 |
|                 U_TM                                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                       DUT                                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                           u_srlA                                                                |    <0.001 |
|                           u_srlB                                                                |    <0.001 |
|                           u_srlC                                                                |    <0.001 |
|                           u_srlD                                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                       DUT                                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                           u_srlA                                                                |    <0.001 |
|                           u_srlB                                                                |    <0.001 |
|                           u_srlC                                                                |    <0.001 |
|                           u_srlD                                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                       DUT                                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                           u_srlA                                                                |    <0.001 |
|                           u_srlB                                                                |    <0.001 |
|                           u_srlC                                                                |    <0.001 |
|                           u_srlD                                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                       DUT                                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                           u_srlA                                                                |    <0.001 |
|                           u_srlB                                                                |    <0.001 |
|                           u_srlC                                                                |    <0.001 |
|                           u_srlD                                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                       DUT                                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                           u_srlA                                                                |    <0.001 |
|                           u_srlB                                                                |    <0.001 |
|                           u_srlC                                                                |    <0.001 |
|                           u_srlD                                                                |    <0.001 |
|               xsdb_memory_read_inst                                                             |    <0.001 |
+-------------------------------------------------------------------------------------------------+-----------+


