

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_rows_ker_cols'
================================================================
* Date:           Thu May 23 07:59:11 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_rows_ker_cols  |        ?|        ?|        31|          8|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1492|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     558|    806|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    190|    -|
|Register         |        -|    -|    1273|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1831|   2552|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_8_full_dsp_1_U1  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|  296|  438|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mul_30s_30s_30_3_1_U3              |mul_30s_30s_30_3_1              |        0|   3|  119|   47|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   8|  558|  806|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_343_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln27_fu_326_p2                  |         +|   0|  0|  71|          64|           1|
    |add_ln29_fu_661_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln39_1_fu_692_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln39_2_fu_623_p2                |         +|   0|  0|  37|          30|          30|
    |add_ln39_3_fu_636_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln39_fu_679_p2                  |         +|   0|  0|  37|          30|          30|
    |add_ln79_fu_589_p2                  |         +|   0|  0|  30|          30|           2|
    |add_ln87_fu_610_p2                  |         +|   0|  0|  30|          30|           2|
    |newCol_2_fu_527_p2                  |         +|   0|  0|  39|          32|           2|
    |newCol_fu_387_p2                    |         +|   0|  0|  32|          32|          32|
    |newRow_3_fu_494_p2                  |         +|   0|  0|  39|          32|           2|
    |newRow_fu_363_p2                    |         +|   0|  0|  39|          32|          32|
    |neg1_fu_510_p2                      |         -|   0|  0|  39|           1|          32|
    |neg_fu_477_p2                       |         -|   0|  0|  39|           1|          32|
    |newCol_4_fu_615_p2                  |         -|   0|  0|  30|          30|          30|
    |newRow_4_fu_594_p2                  |         -|   0|  0|  30|          30|          30|
    |sub_ln32_fu_383_p2                  |         -|   0|  0|  32|          32|          32|
    |ap_block_state11_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage6_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage2_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1005                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1009                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_994                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_999                    |       and|   0|  0|   2|           1|           1|
    |abscond2_fu_515_p2                  |      icmp|   0|  0|  39|          32|           1|
    |abscond_fu_482_p2                   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln27_fu_321_p2                 |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln29_fu_338_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln50_fu_451_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln67_fu_557_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln77_fu_579_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln85_fu_606_p2                 |      icmp|   0|  0|  39|          32|          32|
    |ult43_fu_433_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_409_p2                       |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage2_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op142_readreq_state7   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op159_readreq_state11  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op168_read_state15     |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred525_state32        |        or|   0|  0|   2|           1|           1|
    |or_ln50_1_fu_471_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln50_2_fu_461_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_466_p2                   |        or|   0|  0|   2|           1|           1|
    |abs3_fu_520_p3                      |    select|   0|  0|  32|           1|          32|
    |abs_fu_487_p3                       |    select|   0|  0|  32|           1|          32|
    |empty_39_fu_419_p3                  |    select|   0|  0|  31|           1|           1|
    |newCol_1_fu_568_p3                  |    select|   0|  0|  30|           1|          30|
    |newCol_3_fu_533_p3                  |    select|   0|  0|  32|           1|          32|
    |newRow_1_fu_500_p3                  |    select|   0|  0|  32|           1|          32|
    |newRow_2_fu_444_p3                  |    select|   0|  0|  30|           1|          30|
    |newRow_5_fu_599_p3                  |    select|   0|  0|  30|           1|          30|
    |select_ln25_fu_357_p3               |    select|   0|  0|  32|           1|           1|
    |select_ln27_fu_349_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_543_p3               |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |rev44_fu_438_p2                     |       xor|   0|  0|   2|           1|           2|
    |rev_fu_413_p2                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_455_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_562_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_583_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1492|         920|         927|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  48|          9|    1|          9|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_newCol_5_ph_reg_249  |  20|          4|   30|        120|
    |ap_phi_reg_pp0_iter0_newRow_5_ph_reg_263  |  14|          3|   30|         90|
    |ap_sig_allocacmp_sum_load_1               |   9|          2|   32|         64|
    |i_fu_116                                  |   9|          2|   32|         64|
    |image_in_blk_n_AR                         |   9|          2|    1|          2|
    |image_in_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_120                     |   9|          2|   64|        128|
    |j_fu_112                                  |   9|          2|   32|         64|
    |kernel_blk_n_AR                           |   9|          2|    1|          2|
    |kernel_blk_n_R                            |   9|          2|    1|          2|
    |sum_fu_124                                |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 190|         40|  260|        617|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_849                          |  64|   0|   64|          0|
    |ap_CS_fsm                                 |   8|   0|    8|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_newCol_5_ph_reg_249  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter0_newRow_5_ph_reg_263  |  30|   0|   30|          0|
    |ap_predicate_pred209_state7               |   1|   0|    1|          0|
    |ap_predicate_pred229_state15              |   1|   0|    1|          0|
    |ap_predicate_pred229_state19              |   1|   0|    1|          0|
    |ap_predicate_pred244_state11              |   1|   0|    1|          0|
    |ap_predicate_pred525_state32              |   1|   0|    1|          0|
    |empty_37_reg_886                          |  30|   0|   30|          0|
    |empty_38_reg_891                          |  31|   0|   31|          0|
    |i_fu_116                                  |  32|   0|   32|          0|
    |icmp_ln27_reg_845                         |   1|   0|    1|          0|
    |icmp_ln29_reg_859                         |   1|   0|    1|          0|
    |icmp_ln85_reg_976                         |   1|   0|    1|          0|
    |image_in_addr_read_reg_1017               |  32|   0|   32|          0|
    |indvar_flatten_fu_120                     |  64|   0|   64|          0|
    |j_fu_112                                  |  32|   0|   32|          0|
    |j_load_reg_854                            |  32|   0|   32|          0|
    |kernel_addr_read_reg_1012                 |  32|   0|   32|          0|
    |mul_ln39_reg_996                          |  30|   0|   30|          0|
    |mul_reg_1032                              |  32|   0|   32|          0|
    |newCol_1_reg_960                          |  30|   0|   30|          0|
    |newCol_3_reg_949                          |  32|   0|   32|          0|
    |newCol_4_reg_980                          |  30|   0|   30|          0|
    |newCol_5_ph_reg_249                       |  30|   0|   30|          0|
    |newCol_reg_903                            |  32|   0|   32|          0|
    |newRow_1_reg_938                          |  32|   0|   32|          0|
    |newRow_2_reg_929                          |  30|   0|   30|          0|
    |newRow_5_reg_970                          |  30|   0|   30|          0|
    |newRow_reg_877                            |  32|   0|   32|          0|
    |or_ln50_1_reg_934                         |   1|   0|    1|          0|
    |p_cast3_reg_840                           |  31|   0|   32|          1|
    |select_ln25_reg_871                       |  32|   0|   32|          0|
    |select_ln27_reg_864                       |  32|   0|   32|          0|
    |sum_1_reg_1042                            |  32|   0|   32|          0|
    |sum_fu_124                                |  32|   0|   32|          0|
    |tmp_2_reg_896                             |   1|   0|    1|          0|
    |tmp_3_reg_922                             |   1|   0|    1|          0|
    |trunc_ln31_reg_943                        |  30|   0|   30|          0|
    |trunc_ln32_1_reg_917                      |  31|   0|   31|          0|
    |trunc_ln32_2_reg_954                      |  30|   0|   30|          0|
    |trunc_ln32_reg_912                        |  30|   0|   30|          0|
    |trunc_ln39_1_reg_1001                     |  30|   0|   30|          0|
    |trunc_ln39_4_reg_985                      |  30|   0|   30|          0|
    |trunc_ln39_reg_965                        |  30|   0|   30|          0|
    |icmp_ln27_reg_845                         |  64|  32|    1|          0|
    |or_ln50_1_reg_934                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1273|  64| 1148|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_239_p_din0        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_239_p_din1        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_239_p_dout0       |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_239_p_ce          |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|m_axi_kernel_AWVALID     |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWREADY     |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWADDR      |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWID        |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWLEN       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWSIZE      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWBURST     |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWLOCK      |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWCACHE     |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWPROT      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWQOS       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWREGION    |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWUSER      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WVALID      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WREADY      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WDATA       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WSTRB       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WLAST       |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WID         |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WUSER       |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARVALID     |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARREADY     |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARADDR      |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARID        |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARLEN       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARSIZE      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARBURST     |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARLOCK      |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARCACHE     |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARPROT      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARQOS       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARREGION    |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARUSER      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RVALID      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RREADY      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RDATA       |   in|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RLAST       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RID         |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RFIFONUM    |   in|    9|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RUSER       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RRESP       |   in|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BVALID      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BREADY      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BRESP       |   in|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BID         |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BUSER       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_image_in_AWVALID   |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWREADY   |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWADDR    |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWID      |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWLEN     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWSIZE    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWBURST   |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWLOCK    |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWCACHE   |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWPROT    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWQOS     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWREGION  |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWUSER    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WVALID    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WREADY    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WDATA     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WSTRB     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WLAST     |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WID       |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WUSER     |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARVALID   |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARREADY   |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARADDR    |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARID      |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARLEN     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARSIZE    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARBURST   |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARLOCK    |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARCACHE   |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARPROT    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARQOS     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARREGION  |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARUSER    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RVALID    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RREADY    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RDATA     |   in|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RLAST     |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RID       |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RFIFONUM  |   in|    9|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RUSER     |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RRESP     |   in|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BVALID    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BREADY    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BRESP     |   in|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BID       |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BUSER     |   in|    1|       m_axi|                                      image_in|       pointer|
|mul_ln7                  |   in|   64|     ap_none|                                       mul_ln7|        scalar|
|padding                  |   in|    8|     ap_none|                                       padding|        scalar|
|kernel_size_r            |   in|   32|     ap_none|                                 kernel_size_r|        scalar|
|add                      |   in|   32|     ap_none|                                           add|        scalar|
|rows                     |   in|   32|     ap_none|                                          rows|        scalar|
|sub_i                    |   in|   30|     ap_none|                                         sub_i|        scalar|
|col                      |   in|   32|     ap_none|                                           col|        scalar|
|empty_26                 |   in|   31|     ap_none|                                      empty_26|        scalar|
|cols                     |   in|   32|     ap_none|                                          cols|        scalar|
|empty                    |   in|   30|     ap_none|                                         empty|        scalar|
|image_in_offset          |   in|   32|     ap_none|                               image_in_offset|        scalar|
|kernel_offset            |   in|   32|     ap_none|                                 kernel_offset|        scalar|
|sub16_i                  |   in|   30|     ap_none|                                       sub16_i|        scalar|
|mul_i                    |   in|   30|     ap_none|                                         mul_i|        scalar|
|mul35_i                  |   in|   30|     ap_none|                                       mul35_i|        scalar|
|sum_1_out                |  out|   32|      ap_vld|                                     sum_1_out|       pointer|
|sum_1_out_ap_vld         |  out|    1|      ap_vld|                                     sum_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 8, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 34 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 37 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 38 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 39 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub16_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sub16_i"   --->   Operation 40 'read' 'sub16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 41 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 42 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 43 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 44 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_26"   --->   Operation 45 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 46 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sub_i"   --->   Operation 47 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 48 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 49 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_size_r"   --->   Operation 50 'read' 'kernel_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 51 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mul_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln7"   --->   Operation 52 'read' 'mul_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast3 = zext i31 %tmp_1"   --->   Operation 53 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 200, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 25000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 0, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 56 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 0, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 58 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 59 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 61 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.52ns)   --->   "%icmp_ln27 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln7_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 64 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln27 = add i64 %indvar_flatten_load, i64 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 65 'add' 'add_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc25, void %for.inc36.loopexit.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 66 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 67 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 68 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %j_load, i32 %kernel_size_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 69 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln27_1 = add i32 %i_load, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 70 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln29, i32 %add_ln27_1, i32 %i_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 71 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %icmp_ln29, i32 0, i32 %j_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 72 'select' 'select_ln25' <Predicate = (!icmp_ln27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%newRow = add i32 %select_ln27, i32 %add_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 73 'add' 'newRow' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 74 'trunc' 'empty_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 75 'trunc' 'empty_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [3/3] (5.74ns)   --->   "%mul17 = mul i32 %select_ln27, i32 %kernel_size_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 76 'mul' 'mul17' <Predicate = (!icmp_ln27)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 77 'bitselect' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln32 = sub i32 %col_read, i32 %p_cast3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 78 'sub' 'sub_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %select_ln25, i32 %sub_ln32" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 79 'add' 'newCol' <Predicate = (!icmp_ln27)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 80 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 81 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 82 'bitselect' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 83 [2/3] (5.74ns)   --->   "%mul17 = mul i32 %select_ln27, i32 %kernel_size_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 83 'mul' 'mul17' <Predicate = (!icmp_ln27)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 84 'icmp' 'ult' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%rev = xor i1 %ult, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 85 'xor' 'rev' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.73ns)   --->   "%empty_39 = select i1 %tmp_2, i31 0, i31 %empty_38" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 86 'select' 'empty_39' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast4 = zext i31 %empty_39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 87 'zext' 'p_cast4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node newRow_2)   --->   "%empty_40 = trunc i31 %empty_39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 88 'trunc' 'empty_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.55ns)   --->   "%ult43 = icmp_ult  i32 %p_cast4, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 89 'icmp' 'ult43' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node newRow_2)   --->   "%rev44 = xor i1 %ult43, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 90 'xor' 'rev44' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_2 = select i1 %rev44, i30 %sub_i_read, i30 %empty_40" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 91 'select' 'newRow_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 92 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%xor_ln50 = xor i1 %icmp_ln50, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 93 'xor' 'xor_ln50' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50_2 = or i1 %tmp_3, i1 %xor_ln50" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 94 'or' 'or_ln50_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50 = or i1 %rev, i1 %tmp_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 95 'or' 'or_ln50' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_1 = or i1 %or_ln50, i1 %or_ln50_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 96 'or' 'or_ln50_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.82ns)   --->   "%br_ln50 = br i1 %or_ln50_1, void %if.end, void %if.then.i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 97 'br' 'br_ln50' <Predicate = (!icmp_ln27)> <Delay = 1.82>
ST_4 : Operation 98 [1/1] (1.93ns)   --->   "%switch_ln52 = switch i8 %padding_read, void %cleanup, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 98 'switch' 'switch_ln52' <Predicate = (!icmp_ln27 & or_ln50_1)> <Delay = 1.93>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 99 'sub' 'neg' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 100 'icmp' 'abscond' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node newRow_3)   --->   "%abs = select i1 %abscond, i32 %newRow, i32 %neg" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 101 'select' 'abs' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_3 = add i32 %abs, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:75->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 102 'add' 'newRow_3' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.69ns)   --->   "%newRow_1 = select i1 %tmp_2, i32 %newRow_3, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 103 'select' 'newRow_1' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %newRow_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:31]   --->   Operation 104 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 105 'sub' 'neg1' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 106 'icmp' 'abscond2' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newCol_2)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 107 'select' 'abs3' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_2 = add i32 %abs3, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:83->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 108 'add' 'newCol_2' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.69ns)   --->   "%newCol_3 = select i1 %tmp_3, i32 %newCol_2, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 109 'select' 'newCol_3' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %newCol_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 110 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.73ns)   --->   "%select_ln63 = select i1 %tmp_3, i31 0, i31 %trunc_ln32_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 111 'select' 'select_ln63' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i31 %select_ln63" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 112 'zext' 'zext_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newCol_1)   --->   "%trunc_ln67 = trunc i31 %select_ln63" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 113 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln67 = icmp_ult  i32 %zext_ln67, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 114 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node newCol_1)   --->   "%xor_ln67 = xor i1 %icmp_ln67, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 115 'xor' 'xor_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_1 = select i1 %xor_ln67, i30 %sub16_i_read, i30 %trunc_ln67" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 116 'select' 'newCol_1' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ker_rows_ker_cols_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 118 [1/3] (5.74ns)   --->   "%mul17 = mul i32 %select_ln27, i32 %kernel_size_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 118 'mul' 'mul17' <Predicate = (!icmp_ln27)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %mul17" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 119 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 120 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln77 = icmp_ult  i32 %newRow_1, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 121 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%xor_ln77 = xor i1 %icmp_ln77, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 122 'xor' 'xor_ln77' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 123 'add' 'add_ln79' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_4 = sub i30 %add_ln79, i30 %trunc_ln31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 124 'sub' 'newRow_4' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_5 = select i1 %xor_ln77, i30 %newRow_4, i30 %trunc_ln31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 125 'select' 'newRow_5' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (2.55ns)   --->   "%icmp_ln85 = icmp_ult  i32 %newCol_3, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 126 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 127 'add' 'add_ln87' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2 & !icmp_ln85)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_4 = sub i30 %add_ln87, i30 %trunc_ln32_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 128 'sub' 'newCol_4' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2 & !icmp_ln85)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.82ns)   --->   "%br_ln71 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:71->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 129 'br' 'br_ln71' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 1)> <Delay = 1.82>

State 6 <SV = 5> <Delay = 5.04>
ST_6 : Operation 130 [1/1] (1.82ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.then34.i, void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 130 'br' 'br_ln85' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2)> <Delay = 1.82>
ST_6 : Operation 131 [1/1] (1.82ns)   --->   "%br_ln88 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:88->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 131 'br' 'br_ln88' <Predicate = (!icmp_ln27 & or_ln50_1 & padding_read == 2 & !icmp_ln85)> <Delay = 1.82>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %select_ln25" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 132 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (2.49ns)   --->   "%add_ln39_2 = add i30 %trunc_ln39_2, i30 %trunc_ln39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 133 'add' 'add_ln39_2' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln39_2, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 134 'bitconcatenate' 'shl_ln39_1' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln39_3 = add i32 %shl_ln39_1, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 135 'add' 'add_ln39_3' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln39_3, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 136 'partselect' 'trunc_ln39_4' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%newCol_5_ph = phi i30 %newCol_4, void %if.then34.i, i30 %newCol_1, void %sw.bb.i, i30 %trunc_ln32_2, void %sw.bb18.i_ifconv, i30 %trunc_ln32, void %for.inc25"   --->   Operation 137 'phi' 'newCol_5_ph' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%newRow_5_ph = phi i30 %newRow_5, void %if.then34.i, i30 %newRow_2, void %sw.bb.i, i30 %newRow_5, void %sw.bb18.i_ifconv, i30 %empty_37, void %for.inc25"   --->   Operation 138 'phi' 'newRow_5_ph' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_7 : Operation 139 [3/3] (5.74ns)   --->   "%mul_ln39 = mul i30 %newRow_5_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 139 'mul' 'mul_ln39' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i30 %trunc_ln39_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 140 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 141 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_7 : Operation 142 [8/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 142 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 143 [2/3] (5.74ns)   --->   "%mul_ln39 = mul i30 %newRow_5_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 143 'mul' 'mul_ln39' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [7/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 144 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 145 [1/3] (5.74ns)   --->   "%mul_ln39 = mul i30 %newRow_5_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 145 'mul' 'mul_ln39' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [6/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 146 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln27 & padding_read == 2) | (!icmp_ln27 & padding_read == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %select_ln25, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 147 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln27 = store i64 %add_ln27, i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 148 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_9 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %select_ln27, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 149 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_9 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %add_ln29, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 150 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 151 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 152 [1/1] (2.49ns)   --->   "%add_ln39 = add i30 %mul_ln39, i30 %newCol_5_ph" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 152 'add' 'add_ln39' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln39, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 153 'bitconcatenate' 'shl_ln1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln39_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 154 'add' 'add_ln39_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln39_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 155 'partselect' 'trunc_ln39_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_10 : Operation 156 [5/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 156 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 157 'sext' 'sext_ln39' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 158 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_11 : Operation 159 [8/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 159 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 160 [4/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 160 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 161 [7/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 161 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 162 [3/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 162 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 163 [6/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 163 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [2/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 164 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 165 [5/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 165 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 166 [1/8] (5.84ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 166 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 167 [4/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 167 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 168 [1/1] (5.84ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 168 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 169 [3/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 169 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 170 [2/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 170 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 171 [1/8] (5.84ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 171 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 172 [1/1] (5.84ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 172 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 173 'bitcast' 'bitcast_ln39' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 174 'bitcast' 'bitcast_ln39_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_20 : Operation 175 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 175 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 176 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 176 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 177 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 177 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 178 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 178 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.39>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 179 'load' 'sum_load_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_24 : Operation 180 [8/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 180 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 190 'load' 'sum_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_load"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.39>
ST_25 : Operation 181 [7/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 181 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.39>
ST_26 : Operation 182 [6/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 182 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.39>
ST_27 : Operation 183 [5/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 183 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.39>
ST_28 : Operation 184 [4/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 184 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.39>
ST_29 : Operation 185 [3/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 185 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.39>
ST_30 : Operation 186 [2/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 186 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.39>
ST_31 : Operation 187 [1/8] (5.39ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 187 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %sum_1, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 188 'store' 'store_ln25' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 1.58>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln40 = br void %cleanup" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:40]   --->   Operation 189 'br' 'br_ln40' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln50_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub16_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 011111111100000000000000000000000]
i                    (alloca        ) [ 011111111100000000000000000000000]
indvar_flatten       (alloca        ) [ 011111111100000000000000000000000]
sum                  (alloca        ) [ 011111111111111111111111111111111]
mul35_i_read         (read          ) [ 001111000000000000000000000000000]
mul_i_read           (read          ) [ 001111000000000000000000000000000]
sub16_i_read         (read          ) [ 001110000000000000000000000000000]
kernel_offset_read   (read          ) [ 001111100000000000000000000000000]
image_in_offset_read (read          ) [ 011111111110000000000000000000000]
tmp                  (read          ) [ 011111111100000000000000000000000]
cols_read            (read          ) [ 001111000000000000000000000000000]
tmp_1                (read          ) [ 000000000000000000000000000000000]
col_read             (read          ) [ 001100000000000000000000000000000]
sub_i_read           (read          ) [ 001110000000000000000000000000000]
rows_read            (read          ) [ 001111000000000000000000000000000]
add_read             (read          ) [ 001100000000000000000000000000000]
kernel_size_read     (read          ) [ 001111000000000000000000000000000]
padding_read         (read          ) [ 011111111111111111111111111111111]
mul_ln7_read         (read          ) [ 001000000000000000000000000000000]
p_cast3              (zext          ) [ 001100000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000000000000]
store_ln25           (store         ) [ 000000000000000000000000000000000]
store_ln0            (store         ) [ 000000000000000000000000000000000]
store_ln27           (store         ) [ 000000000000000000000000000000000]
store_ln29           (store         ) [ 000000000000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000000000000]
indvar_flatten_load  (load          ) [ 000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000000000000]
icmp_ln27            (icmp          ) [ 011111111111111111111111111111111]
add_ln27             (add           ) [ 010111111100000000000000000000000]
br_ln27              (br            ) [ 000000000000000000000000000000000]
j_load               (load          ) [ 000100000000000000000000000000000]
i_load               (load          ) [ 000000000000000000000000000000000]
icmp_ln29            (icmp          ) [ 000100000000000000000000000000000]
add_ln27_1           (add           ) [ 000000000000000000000000000000000]
select_ln27          (select        ) [ 010111111100000000000000000000000]
select_ln25          (select        ) [ 010011111100000000000000000000000]
newRow               (add           ) [ 000010000000000000000000000000000]
empty_37             (trunc         ) [ 000011110000000000000000000000000]
empty_38             (trunc         ) [ 000010000000000000000000000000000]
tmp_2                (bitselect     ) [ 000010000000000000000000000000000]
sub_ln32             (sub           ) [ 000000000000000000000000000000000]
newCol               (add           ) [ 000010000000000000000000000000000]
trunc_ln32           (trunc         ) [ 000011110000000000000000000000000]
trunc_ln32_1         (trunc         ) [ 000010000000000000000000000000000]
tmp_3                (bitselect     ) [ 000010000000000000000000000000000]
ult                  (icmp          ) [ 000000000000000000000000000000000]
rev                  (xor           ) [ 000000000000000000000000000000000]
empty_39             (select        ) [ 000000000000000000000000000000000]
p_cast4              (zext          ) [ 000000000000000000000000000000000]
empty_40             (trunc         ) [ 000000000000000000000000000000000]
ult43                (icmp          ) [ 000000000000000000000000000000000]
rev44                (xor           ) [ 000000000000000000000000000000000]
newRow_2             (select        ) [ 000011110000000000000000000000000]
icmp_ln50            (icmp          ) [ 000000000000000000000000000000000]
xor_ln50             (xor           ) [ 000000000000000000000000000000000]
or_ln50_2            (or            ) [ 000000000000000000000000000000000]
or_ln50              (or            ) [ 000000000000000000000000000000000]
or_ln50_1            (or            ) [ 011111111111111111111111111111111]
br_ln50              (br            ) [ 000011110000000000000000000000000]
switch_ln52          (switch        ) [ 000000000000000000000000000000000]
neg                  (sub           ) [ 000000000000000000000000000000000]
abscond              (icmp          ) [ 000000000000000000000000000000000]
abs                  (select        ) [ 000000000000000000000000000000000]
newRow_3             (add           ) [ 000000000000000000000000000000000]
newRow_1             (select        ) [ 000001000000000000000000000000000]
trunc_ln31           (trunc         ) [ 000001000000000000000000000000000]
neg1                 (sub           ) [ 000000000000000000000000000000000]
abscond2             (icmp          ) [ 000000000000000000000000000000000]
abs3                 (select        ) [ 000000000000000000000000000000000]
newCol_2             (add           ) [ 000000000000000000000000000000000]
newCol_3             (select        ) [ 000001000000000000000000000000000]
trunc_ln32_2         (trunc         ) [ 000011110000000000000000000000000]
select_ln63          (select        ) [ 000000000000000000000000000000000]
zext_ln67            (zext          ) [ 000000000000000000000000000000000]
trunc_ln67           (trunc         ) [ 000000000000000000000000000000000]
icmp_ln67            (icmp          ) [ 000000000000000000000000000000000]
xor_ln67             (xor           ) [ 000000000000000000000000000000000]
newCol_1             (select        ) [ 000011110000000000000000000000000]
specloopname_ln0     (specloopname  ) [ 000000000000000000000000000000000]
mul17                (mul           ) [ 000000000000000000000000000000000]
trunc_ln39           (trunc         ) [ 000000100000000000000000000000000]
specpipeline_ln25    (specpipeline  ) [ 000000000000000000000000000000000]
icmp_ln77            (icmp          ) [ 000000000000000000000000000000000]
xor_ln77             (xor           ) [ 000000000000000000000000000000000]
add_ln79             (add           ) [ 000000000000000000000000000000000]
newRow_4             (sub           ) [ 000000000000000000000000000000000]
newRow_5             (select        ) [ 000011110000000000000000000000000]
icmp_ln85            (icmp          ) [ 011111111111111111111111111111111]
add_ln87             (add           ) [ 000000000000000000000000000000000]
newCol_4             (sub           ) [ 000011110000000000000000000000000]
br_ln71              (br            ) [ 000011110000000000000000000000000]
br_ln85              (br            ) [ 000011110000000000000000000000000]
br_ln88              (br            ) [ 000011110000000000000000000000000]
trunc_ln39_2         (trunc         ) [ 000000000000000000000000000000000]
add_ln39_2           (add           ) [ 000000000000000000000000000000000]
shl_ln39_1           (bitconcatenate) [ 000000000000000000000000000000000]
add_ln39_3           (add           ) [ 000000000000000000000000000000000]
trunc_ln39_4         (partselect    ) [ 000000010000000000000000000000000]
newCol_5_ph          (phi           ) [ 011000011110000000000000000000000]
newRow_5_ph          (phi           ) [ 010000011100000000000000000000000]
sext_ln39_1          (sext          ) [ 000000000000000000000000000000000]
kernel_addr          (getelementptr ) [ 011111111111111100000000000000000]
mul_ln39             (mul           ) [ 001000000010000000000000000000000]
add_ln29             (add           ) [ 000000000000000000000000000000000]
store_ln27           (store         ) [ 000000000000000000000000000000000]
store_ln27           (store         ) [ 000000000000000000000000000000000]
store_ln29           (store         ) [ 000000000000000000000000000000000]
br_ln29              (br            ) [ 000000000000000000000000000000000]
add_ln39             (add           ) [ 000000000000000000000000000000000]
shl_ln1              (bitconcatenate) [ 000000000000000000000000000000000]
add_ln39_1           (add           ) [ 000000000000000000000000000000000]
trunc_ln39_1         (partselect    ) [ 000100000001000000000000000000000]
sext_ln39            (sext          ) [ 000000000000000000000000000000000]
image_in_addr        (getelementptr ) [ 011111111000111111110000000000000]
kernel_load_req      (readreq       ) [ 000000000000000000000000000000000]
kernel_addr_read     (read          ) [ 011110001000000011111000000000000]
image_in_load_req    (readreq       ) [ 000000000000000000000000000000000]
image_in_addr_read   (read          ) [ 000010000000000000001000000000000]
bitcast_ln39         (bitcast       ) [ 000001110000000000000111000000000]
bitcast_ln39_1       (bitcast       ) [ 000001110000000000000111000000000]
mul                  (fmul          ) [ 011111111000000000000000111111110]
sum_load_1           (load          ) [ 011111110000000000000000011111110]
sum_1                (fadd          ) [ 000000001000000000000000000000001]
store_ln25           (store         ) [ 000000000000000000000000000000000]
br_ln40              (br            ) [ 000000000000000000000000000000000]
sum_load             (load          ) [ 000000000000000000000000000000000]
write_ln0            (write         ) [ 000000000000000000000000000000000]
ret_ln0              (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_size_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cols">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_in_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sub16_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub16_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul35_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sum_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ker_rows_ker_cols_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul35_i_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="30" slack="0"/>
<pin id="130" dir="0" index="1" bw="30" slack="0"/>
<pin id="131" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="0"/>
<pin id="136" dir="0" index="1" bw="30" slack="0"/>
<pin id="137" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub16_i_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="0" index="1" bw="30" slack="0"/>
<pin id="143" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub16_i_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_offset_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="image_in_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="30" slack="0"/>
<pin id="160" dir="0" index="1" bw="30" slack="0"/>
<pin id="161" dir="1" index="2" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cols_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_i_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rows_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_size_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="padding_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln7_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln7_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_req/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_readreq_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_req/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_addr_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="8"/>
<pin id="235" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/15 "/>
</bind>
</comp>

<comp id="237" class="1004" name="image_in_addr_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="8"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/19 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/24 "/>
</bind>
</comp>

<comp id="249" class="1005" name="newCol_5_ph_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="30" slack="3"/>
<pin id="251" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newCol_5_ph (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="newCol_5_ph_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="30" slack="3"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="30" slack="3"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="30" slack="4"/>
<pin id="260" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="8" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_5_ph/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="newRow_5_ph_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="30" slack="1"/>
<pin id="265" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_5_ph (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="newRow_5_ph_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="30" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="30" slack="3"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="30" slack="2"/>
<pin id="272" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="30" slack="4"/>
<pin id="274" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="8" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_5_ph/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/24 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/20 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="0" index="1" bw="30" slack="6"/>
<pin id="288" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="2"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul17/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_cast3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln25_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln27_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln29_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvar_flatten_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln27_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln27_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln29_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln27_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln27_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln25_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="1"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="newRow_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_37_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_38_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln32_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="0" index="1" bw="31" slack="2"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="newCol_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln32_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln32_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="ult_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="3"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="rev_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_39_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="31" slack="0"/>
<pin id="422" dir="0" index="2" bw="31" slack="1"/>
<pin id="423" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_39/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_cast4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_40_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="0"/>
<pin id="431" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ult43_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="3"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult43/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="rev44_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev44/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="newRow_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="30" slack="3"/>
<pin id="447" dir="0" index="2" bw="30" slack="0"/>
<pin id="448" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_2/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln50_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="3"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln50_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln50_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln50_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln50_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="neg_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="abscond_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="abs_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="newRow_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_3/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="newRow_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="1"/>
<pin id="504" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln31_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="neg1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="abscond2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="abs3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="newCol_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_2/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="newCol_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="1"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_3/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln32_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln63_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="31" slack="0"/>
<pin id="546" dir="0" index="2" bw="31" slack="1"/>
<pin id="547" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln67_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln67_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="0"/>
<pin id="555" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln67_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="3"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln67_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="newCol_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="30" slack="3"/>
<pin id="571" dir="0" index="2" bw="30" slack="0"/>
<pin id="572" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_1/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln39_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln77_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="4"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln77_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln79_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="30" slack="4"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="newRow_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="30" slack="0"/>
<pin id="596" dir="0" index="1" bw="30" slack="1"/>
<pin id="597" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_4/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="newRow_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="30" slack="0"/>
<pin id="602" dir="0" index="2" bw="30" slack="1"/>
<pin id="603" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_5/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln85_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="4"/>
<pin id="609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln87_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="30" slack="4"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="newCol_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="30" slack="0"/>
<pin id="617" dir="0" index="1" bw="30" slack="1"/>
<pin id="618" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_4/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln39_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="3"/>
<pin id="622" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln39_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="30" slack="0"/>
<pin id="625" dir="0" index="1" bw="30" slack="1"/>
<pin id="626" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="shl_ln39_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="30" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln39_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="5"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_3/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln39_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="30" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_4/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln39_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="30" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="kernel_addr_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln29_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="6"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln27_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="7"/>
<pin id="668" dir="0" index="1" bw="64" slack="8"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln27_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="7"/>
<pin id="672" dir="0" index="1" bw="32" slack="8"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln29_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="8"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln39_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="30" slack="1"/>
<pin id="681" dir="0" index="1" bw="30" slack="3"/>
<pin id="682" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="30" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln39_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="9"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln39_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="30" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_1/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln39_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="30" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="image_in_addr_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="bitcast_ln39_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/20 "/>
</bind>
</comp>

<comp id="721" class="1004" name="bitcast_ln39_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="5"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/20 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sum_load_1_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="23"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/24 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln25_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="0" index="1" bw="32" slack="31"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/32 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sum_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="23"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/24 "/>
</bind>
</comp>

<comp id="737" class="1005" name="j_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="744" class="1005" name="i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="751" class="1005" name="indvar_flatten_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="758" class="1005" name="sum_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="766" class="1005" name="mul35_i_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="30" slack="4"/>
<pin id="768" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="mul_i_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="30" slack="4"/>
<pin id="773" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="sub16_i_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="30" slack="3"/>
<pin id="778" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="sub16_i_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="kernel_offset_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="5"/>
<pin id="783" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="786" class="1005" name="image_in_offset_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="9"/>
<pin id="788" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="30" slack="6"/>
<pin id="793" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="796" class="1005" name="cols_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="col_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="sub_i_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="30" slack="3"/>
<pin id="810" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="sub_i_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="rows_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="3"/>
<pin id="815" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="kernel_size_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="padding_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="3"/>
<pin id="833" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="mul_ln7_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_cast3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2"/>
<pin id="842" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln27_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln27_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="7"/>
<pin id="851" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="854" class="1005" name="j_load_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln29_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="864" class="1005" name="select_ln27_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="871" class="1005" name="select_ln25_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="3"/>
<pin id="873" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="877" class="1005" name="newRow_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="886" class="1005" name="empty_37_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="30" slack="4"/>
<pin id="888" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="891" class="1005" name="empty_38_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="31" slack="1"/>
<pin id="893" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="newCol_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="912" class="1005" name="trunc_ln32_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="30" slack="4"/>
<pin id="914" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="917" class="1005" name="trunc_ln32_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="31" slack="1"/>
<pin id="919" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_3_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="929" class="1005" name="newRow_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="30" slack="3"/>
<pin id="931" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="or_ln50_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln50_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="newRow_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="trunc_ln31_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="30" slack="1"/>
<pin id="945" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="949" class="1005" name="newCol_3_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_3 "/>
</bind>
</comp>

<comp id="954" class="1005" name="trunc_ln32_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="30" slack="1"/>
<pin id="956" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="newCol_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="30" slack="3"/>
<pin id="962" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newCol_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="trunc_ln39_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="30" slack="1"/>
<pin id="967" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="970" class="1005" name="newRow_5_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="30" slack="2"/>
<pin id="972" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newRow_5 "/>
</bind>
</comp>

<comp id="976" class="1005" name="icmp_ln85_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="980" class="1005" name="newCol_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="30" slack="2"/>
<pin id="982" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="trunc_ln39_4_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="30" slack="1"/>
<pin id="987" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_4 "/>
</bind>
</comp>

<comp id="990" class="1005" name="kernel_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="mul_ln39_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="30" slack="1"/>
<pin id="998" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="trunc_ln39_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="30" slack="1"/>
<pin id="1003" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="image_in_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="1012" class="1005" name="kernel_addr_read_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="5"/>
<pin id="1014" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="1017" class="1005" name="image_in_addr_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="1022" class="1005" name="bitcast_ln39_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="bitcast_ln39_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="mul_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1037" class="1005" name="sum_load_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sum_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="110" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="262"><net_src comp="252" pin="8"/><net_sink comp="249" pin=0"/></net>

<net id="276"><net_src comp="266" pin="8"/><net_sink comp="263" pin=0"/></net>

<net id="289"><net_src comp="266" pin="8"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="170" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="335" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="363" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="391"><net_src comp="357" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="387" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="419" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="425" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="429" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="413" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="461" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="52" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="477" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="510" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="543" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="553" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="578"><net_src comp="290" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="587"><net_src comp="579" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="82" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="96" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="583" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="614"><net_src comp="96" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="102" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="104" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="654" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="665"><net_src comp="36" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="678"><net_src comp="661" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="249" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="98" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="100" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="104" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="714"><net_src comp="2" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="716"><net_src comp="710" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="736"><net_src comp="733" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="740"><net_src comp="112" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="747"><net_src comp="116" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="754"><net_src comp="120" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="761"><net_src comp="124" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="769"><net_src comp="128" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="774"><net_src comp="134" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="779"><net_src comp="140" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="784"><net_src comp="146" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="789"><net_src comp="152" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="794"><net_src comp="158" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="799"><net_src comp="164" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="806"><net_src comp="176" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="811"><net_src comp="182" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="816"><net_src comp="188" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="823"><net_src comp="194" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="828"><net_src comp="200" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="834"><net_src comp="206" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="212" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="843"><net_src comp="294" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="848"><net_src comp="321" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="326" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="857"><net_src comp="332" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="862"><net_src comp="338" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="867"><net_src comp="349" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="874"><net_src comp="357" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="880"><net_src comp="363" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="889"><net_src comp="367" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="266" pin=6"/></net>

<net id="894"><net_src comp="371" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="899"><net_src comp="375" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="906"><net_src comp="387" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="915"><net_src comp="393" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="920"><net_src comp="397" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="925"><net_src comp="401" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="932"><net_src comp="444" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="937"><net_src comp="471" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="500" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="946"><net_src comp="506" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="952"><net_src comp="533" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="957"><net_src comp="539" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="963"><net_src comp="568" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="968"><net_src comp="575" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="973"><net_src comp="599" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="979"><net_src comp="606" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="615" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="988"><net_src comp="641" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="993"><net_src comp="654" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="999"><net_src comp="285" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1004"><net_src comp="697" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1009"><net_src comp="710" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1015"><net_src comp="232" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1020"><net_src comp="237" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1025"><net_src comp="717" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1030"><net_src comp="721" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1035"><net_src comp="281" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1040"><net_src comp="725" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1045"><net_src comp="277" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="729" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: image_in | {}
	Port: sum_1_out | {24 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel | {7 8 9 10 11 12 13 14 15 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in | {11 12 13 14 15 16 17 18 19 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_ln7 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : padding | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_size_r | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : add | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : sub_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : col | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty_26 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : sub16_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul35_i | {1 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln0 : 1
		store_ln27 : 1
		store_ln29 : 1
	State 2
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		icmp_ln29 : 1
		add_ln27_1 : 1
		select_ln27 : 2
	State 3
		empty_37 : 1
		empty_38 : 1
		tmp_2 : 1
		newCol : 1
		trunc_ln32 : 2
		trunc_ln32_1 : 2
		tmp_3 : 2
	State 4
		rev : 1
		p_cast4 : 1
		empty_40 : 1
		ult43 : 2
		rev44 : 3
		newRow_2 : 3
		xor_ln50 : 1
		or_ln50_2 : 1
		or_ln50 : 1
		or_ln50_1 : 1
		br_ln50 : 1
		abs : 1
		newRow_3 : 2
		newRow_1 : 3
		trunc_ln31 : 4
		abs3 : 1
		newCol_2 : 2
		newCol_3 : 3
		trunc_ln32_2 : 4
		zext_ln67 : 1
		trunc_ln67 : 1
		icmp_ln67 : 2
		xor_ln67 : 3
		newCol_1 : 3
	State 5
		trunc_ln39 : 1
		xor_ln77 : 1
		newRow_4 : 1
		newRow_5 : 2
		newCol_4 : 1
	State 6
		add_ln39_2 : 1
		shl_ln39_1 : 2
		add_ln39_3 : 3
		trunc_ln39_4 : 4
	State 7
		mul_ln39 : 1
		kernel_addr : 1
		kernel_load_req : 2
	State 8
	State 9
		store_ln29 : 1
	State 10
		shl_ln1 : 1
		add_ln39_1 : 2
		trunc_ln39_1 : 3
	State 11
		image_in_addr : 1
		image_in_load_req : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		mul : 1
	State 21
	State 22
	State 23
	State 24
		sum_1 : 1
		write_ln0 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_277            |    2    |   296   |   438   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln27_fu_326         |    0    |    0    |    71   |
|          |         add_ln27_1_fu_343        |    0    |    0    |    39   |
|          |           newRow_fu_363          |    0    |    0    |    39   |
|          |           newCol_fu_387          |    0    |    0    |    32   |
|          |          newRow_3_fu_494         |    0    |    0    |    39   |
|          |          newCol_2_fu_527         |    0    |    0    |    39   |
|    add   |          add_ln79_fu_589         |    0    |    0    |    30   |
|          |          add_ln87_fu_610         |    0    |    0    |    30   |
|          |         add_ln39_2_fu_623        |    0    |    0    |    37   |
|          |         add_ln39_3_fu_636        |    0    |    0    |    39   |
|          |          add_ln29_fu_661         |    0    |    0    |    39   |
|          |          add_ln39_fu_679         |    0    |    0    |    37   |
|          |         add_ln39_1_fu_692        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_281            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln27_fu_321         |    0    |    0    |    71   |
|          |         icmp_ln29_fu_338         |    0    |    0    |    39   |
|          |            ult_fu_409            |    0    |    0    |    39   |
|          |           ult43_fu_433           |    0    |    0    |    39   |
|   icmp   |         icmp_ln50_fu_451         |    0    |    0    |    39   |
|          |          abscond_fu_482          |    0    |    0    |    39   |
|          |          abscond2_fu_515         |    0    |    0    |    39   |
|          |         icmp_ln67_fu_557         |    0    |    0    |    39   |
|          |         icmp_ln77_fu_579         |    0    |    0    |    39   |
|          |         icmp_ln85_fu_606         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_285            |    3    |   119   |    47   |
|          |            grp_fu_290            |    3    |   166   |    49   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln27_fu_349        |    0    |    0    |    32   |
|          |        select_ln25_fu_357        |    0    |    0    |    32   |
|          |          empty_39_fu_419         |    0    |    0    |    31   |
|          |          newRow_2_fu_444         |    0    |    0    |    30   |
|          |            abs_fu_487            |    0    |    0    |    32   |
|  select  |          newRow_1_fu_500         |    0    |    0    |    32   |
|          |            abs3_fu_520           |    0    |    0    |    32   |
|          |          newCol_3_fu_533         |    0    |    0    |    32   |
|          |        select_ln63_fu_543        |    0    |    0    |    31   |
|          |          newCol_1_fu_568         |    0    |    0    |    30   |
|          |          newRow_5_fu_599         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln32_fu_383         |    0    |    0    |    32   |
|          |            neg_fu_477            |    0    |    0    |    39   |
|    sub   |            neg1_fu_510           |    0    |    0    |    39   |
|          |          newRow_4_fu_594         |    0    |    0    |    30   |
|          |          newCol_4_fu_615         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |            rev_fu_413            |    0    |    0    |    2    |
|          |           rev44_fu_438           |    0    |    0    |    2    |
|    xor   |          xor_ln50_fu_455         |    0    |    0    |    2    |
|          |          xor_ln67_fu_562         |    0    |    0    |    2    |
|          |          xor_ln77_fu_583         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln50_2_fu_461         |    0    |    0    |    2    |
|    or    |          or_ln50_fu_466          |    0    |    0    |    2    |
|          |         or_ln50_1_fu_471         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     mul35_i_read_read_fu_128     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_134      |    0    |    0    |    0    |
|          |     sub16_i_read_read_fu_140     |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_146  |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_152 |    0    |    0    |    0    |
|          |          tmp_read_fu_158         |    0    |    0    |    0    |
|          |       cols_read_read_fu_164      |    0    |    0    |    0    |
|          |         tmp_1_read_fu_170        |    0    |    0    |    0    |
|   read   |       col_read_read_fu_176       |    0    |    0    |    0    |
|          |      sub_i_read_read_fu_182      |    0    |    0    |    0    |
|          |       rows_read_read_fu_188      |    0    |    0    |    0    |
|          |       add_read_read_fu_194       |    0    |    0    |    0    |
|          |   kernel_size_read_read_fu_200   |    0    |    0    |    0    |
|          |     padding_read_read_fu_206     |    0    |    0    |    0    |
|          |     mul_ln7_read_read_fu_212     |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_232   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_237  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_218        |    0    |    0    |    0    |
|          |        grp_readreq_fu_225        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_242      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_cast3_fu_294          |    0    |    0    |    0    |
|   zext   |          p_cast4_fu_425          |    0    |    0    |    0    |
|          |         zext_ln67_fu_549         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_37_fu_367         |    0    |    0    |    0    |
|          |          empty_38_fu_371         |    0    |    0    |    0    |
|          |         trunc_ln32_fu_393        |    0    |    0    |    0    |
|          |        trunc_ln32_1_fu_397       |    0    |    0    |    0    |
|   trunc  |          empty_40_fu_429         |    0    |    0    |    0    |
|          |         trunc_ln31_fu_506        |    0    |    0    |    0    |
|          |        trunc_ln32_2_fu_539       |    0    |    0    |    0    |
|          |         trunc_ln67_fu_553        |    0    |    0    |    0    |
|          |         trunc_ln39_fu_575        |    0    |    0    |    0    |
|          |        trunc_ln39_2_fu_620       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_2_fu_375           |    0    |    0    |    0    |
|          |           tmp_3_fu_401           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln39_1_fu_628        |    0    |    0    |    0    |
|          |          shl_ln1_fu_684          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln39_4_fu_641       |    0    |    0    |    0    |
|          |        trunc_ln39_1_fu_697       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln39_1_fu_651        |    0    |    0    |    0    |
|          |         sext_ln39_fu_707         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   724   |   2317  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln27_reg_849      |   64   |
|      add_read_reg_820      |   32   |
|   bitcast_ln39_1_reg_1027  |   32   |
|    bitcast_ln39_reg_1022   |   32   |
|      col_read_reg_803      |   32   |
|      cols_read_reg_796     |   32   |
|      empty_37_reg_886      |   30   |
|      empty_38_reg_891      |   31   |
|          i_reg_744         |   32   |
|      icmp_ln27_reg_845     |    1   |
|      icmp_ln29_reg_859     |    1   |
|      icmp_ln85_reg_976     |    1   |
| image_in_addr_read_reg_1017|   32   |
|   image_in_addr_reg_1006   |   32   |
|image_in_offset_read_reg_786|   32   |
|   indvar_flatten_reg_751   |   64   |
|       j_load_reg_854       |   32   |
|          j_reg_737         |   32   |
|  kernel_addr_read_reg_1012 |   32   |
|     kernel_addr_reg_990    |   32   |
| kernel_offset_read_reg_781 |   32   |
|  kernel_size_read_reg_825  |   32   |
|    mul35_i_read_reg_766    |   30   |
|     mul_i_read_reg_771     |   30   |
|      mul_ln39_reg_996      |   30   |
|    mul_ln7_read_reg_835    |   64   |
|        mul_reg_1032        |   32   |
|      newCol_1_reg_960      |   30   |
|      newCol_3_reg_949      |   32   |
|      newCol_4_reg_980      |   30   |
|     newCol_5_ph_reg_249    |   30   |
|       newCol_reg_903       |   32   |
|      newRow_1_reg_938      |   32   |
|      newRow_2_reg_929      |   30   |
|     newRow_5_ph_reg_263    |   30   |
|      newRow_5_reg_970      |   30   |
|       newRow_reg_877       |   32   |
|      or_ln50_1_reg_934     |    1   |
|       p_cast3_reg_840      |   32   |
|    padding_read_reg_831    |    8   |
|      rows_read_reg_813     |   32   |
|     select_ln25_reg_871    |   32   |
|     select_ln27_reg_864    |   32   |
|    sub16_i_read_reg_776    |   30   |
|     sub_i_read_reg_808     |   30   |
|       sum_1_reg_1042       |   32   |
|     sum_load_1_reg_1037    |   32   |
|         sum_reg_758        |   32   |
|        tmp_2_reg_896       |    1   |
|        tmp_3_reg_922       |    1   |
|         tmp_reg_791        |   30   |
|     trunc_ln31_reg_943     |   30   |
|    trunc_ln32_1_reg_917    |   31   |
|    trunc_ln32_2_reg_954    |   30   |
|     trunc_ln32_reg_912     |   30   |
|    trunc_ln39_1_reg_1001   |   30   |
|    trunc_ln39_4_reg_985    |   30   |
|     trunc_ln39_reg_965     |   30   |
+----------------------------+--------+
|            Total           |  1702  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_218 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_225 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_277     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_281     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_281     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   724  |  2317  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1702  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  2426  |  2362  |
+-----------+--------+--------+--------+--------+
