Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_main_tb_behav xil_defaultlib.alu_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 32 into 'carry' is out of bounds [C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/adder_32bit.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_bit_shift
Compiling module xil_defaultlib.toffoli_gate
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.bitwise_and_default
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.bitwise_or_default
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.bitwise_xor_default
Compiling module xil_defaultlib.bitwise_complement
Compiling module xil_defaultlib.bool_block
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_32bit_default
Compiling module xil_defaultlib.comparator_block
Compiling module xil_defaultlib.alu_main
Compiling module xil_defaultlib.alu_main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_main_tb_behav
