{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 14:34:51 2011 " "Info: Processing started: Mon Apr 18 14:34:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Comparacao -c Comparacao --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comparacao -c Comparacao --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] igual 10.451 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"igual\" is 10.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns a\[0\] 1 PIN PIN_AB16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 2; PIN Node = 'a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "Comparacao.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/Comparacao/Comparacao.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.228 ns) 5.968 ns LessThan0~0 2 COMB LCCOMB_X30_Y6_N4 1 " "Info: 2: + IC(4.873 ns) + CELL(0.228 ns) = 5.968 ns; Loc. = LCCOMB_X30_Y6_N4; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { a[0] LessThan0~0 } "NODE_NAME" } } { "Comparacao.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/Comparacao/Comparacao.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 6.219 ns LessThan0~1 3 COMB LCCOMB_X30_Y6_N26 3 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 6.219 ns; Loc. = LCCOMB_X30_Y6_N26; Fanout = 3; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "Comparacao.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/Comparacao/Comparacao.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 6.499 ns igual~0 4 COMB LCCOMB_X30_Y6_N20 1 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 6.499 ns; Loc. = LCCOMB_X30_Y6_N20; Fanout = 1; COMB Node = 'igual~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { LessThan0~1 igual~0 } "NODE_NAME" } } { "Comparacao.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/Comparacao/Comparacao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(1.998 ns) 10.451 ns igual 5 PIN PIN_B12 0 " "Info: 5: + IC(1.954 ns) + CELL(1.998 ns) = 10.451 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'igual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.952 ns" { igual~0 igual } "NODE_NAME" } } { "Comparacao.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/Comparacao/Comparacao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.199 ns ( 30.61 % ) " "Info: Total cell delay = 3.199 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.252 ns ( 69.39 % ) " "Info: Total interconnect delay = 7.252 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.451 ns" { a[0] LessThan0~0 LessThan0~1 igual~0 igual } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.451 ns" { a[0] {} a[0]~combout {} LessThan0~0 {} LessThan0~1 {} igual~0 {} igual {} } { 0.000ns 0.000ns 4.873ns 0.198ns 0.227ns 1.954ns } { 0.000ns 0.867ns 0.228ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 14:34:51 2011 " "Info: Processing ended: Mon Apr 18 14:34:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
