// Seed: 2381738862
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6
);
  supply1 id_8 = 1;
  logic [7:0] id_9;
  assign id_9[1] = 1'b0 - ~id_8;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_10,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6,
    output wor id_7,
    input tri id_8
);
  assign id_7 = id_10;
  wire id_11;
  wire id_12;
  always @* begin : LABEL_0
    if (1) begin : LABEL_0
      id_0 = #id_13 1;
    end else id_5 = id_2;
  end
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_4,
      id_7,
      id_8,
      id_8
  );
endmodule
