Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 14 16:43:31 2023
| Host         : DESKTOP-8UFOBMP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpganexys_control_sets_placed.rpt
| Design       : rvfpganexys
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   507 |
|    Minimum number of control sets                        |   507 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1199 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   507 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    79 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     1 |
| >= 16              |   273 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             547 |          215 |
| No           | No                    | Yes                    |            3271 |         1389 |
| No           | Yes                   | No                     |             426 |          174 |
| Yes          | No                    | No                     |             961 |          269 |
| Yes          | No                    | Yes                    |           11608 |         5242 |
| Yes          | Yes                   | No                     |            1332 |          383 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                       Enable Signal                                       |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  tap/idcode_tck         |                                                                                           |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                       |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                     |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                           |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |         2.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                           | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |         2.00 |
|  dtmcs_tck              |                                                                                           |                                                            |                1 |              2 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_produce[3]_i_1_n_0                                                |                                                            |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken        | clk_gen/o_rst_core_reg_4                                   |                3 |              3 |         1.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                   | clk_gen/o_rst_core_reg_1                                   |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_sink_ready1301_out                                                      | ddr2/ldc/uart_phy_sink_ready1                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_bitcount                                                             | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[3]_i_1__260_n_0                      | clk_gen/o_rst_core_reg_3                                   |                4 |              4 |         1.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_0                 | clk_gen/o_rst_core_reg_4                                   |                2 |              4 |         2.00 |
|  dmi_tck                | tap/dmi_0                                                                                 | tap/dmi[6]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_4                 | clk_gen/o_rst_core_reg_4                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[3]_i_1__239_n_0                       | clk_gen/o_rst_core_reg_3                                   |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  ddr2/ldc/iodelay_clk   | ddr2/ldc/reset_counter[3]_i_1_n_0                                                         | ddr2/ldc/iodelay_rst                                       |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                 | clk_gen/o_rst_core_reg_4                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0              | clk_gen/o_rst_core_reg_1                                   |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/subfragments_multiplexer_next_state                                              | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                         | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                           | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                  | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_1[0]                                          |                                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                       | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0              | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_2                 | clk_gen/o_rst_core_reg_4                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                      | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                              | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_rdport_re                                                         | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                              | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                              | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                        | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_do_read                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_valid_ff/dffs/dffs/E[0]             | clk_gen/o_rst_core_reg_0                                   |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                        | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_syncfifo_re                                                        | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_produce[3]_i_1_n_0                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_wrport_we                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                               | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                 | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1][0]             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                       | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                          |                                                            |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                       | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[2]_2                              | clk_gen/o_rst_core_reg_3                                   |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                         | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                               | clk_gen/rst_core                                           |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                      | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                        | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                        | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                 |                                                            |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                 |                                                            |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                  | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level2[4]_i_1_n_0                                                  | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                         | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                   | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                     | clk_gen/o_rst_core_reg_1                                   |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/serv_rf_top/cpu/state/init                        |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_1                 | clk_gen/o_rst_core_reg_4                                   |                3 |              6 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_0                 | clk_gen/o_rst_core_reg_4                                   |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_0                 | clk_gen/o_rst_core_reg_4                                   |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                  | ddr2/ldc/FDPE_3_0                                          |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                          |                                                            |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_pi1_command0_re                                       | ddr2/ldc/FDPE_3_0                                          |                1 |              6 |         6.00 |
|  clk_core_BUFG          |                                                                                           | swervolf/axi2wb/o_wb_adr_reg[5]_1                          |                5 |              6 |         1.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_0                 | clk_gen/o_rst_core_reg_4                                   |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/axi2wb/sw_irq4_edge                                                              |                                                            |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_0                     | clk_gen/o_rst_core_reg_1                                   |                3 |              7 |         2.33 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                         | clk_gen/rst_core                                           |                1 |              7 |         7.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_3[0]                                                         | clk_gen/rst_core                                           |                1 |              7 |         7.00 |
|  clk_core_BUFG          |                                                                                           | clk_gen/o_rst_core_reg_2[0]                                |                2 |              7 |         3.50 |
|  clk_core_BUFG          |                                                                                           | clk_gen/SR[0]                                              |                4 |              7 |         1.75 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[31]_i_1_n_0                                                 |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                        | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                        | ddr2/ldc/FDPE_3_0                                          |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                  |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[1]                                                      |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[2]                                                      |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                   |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[7]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                  |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[2]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[0]                                                      |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[3]                                                      |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[3]                                                      | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          |                                                                                           |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[4]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[3]                                                      |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[6]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                      | ddr2/ldc/write_beat_count[7]_i_1_n_0                       |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                   |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                   |                                                            |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                        | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[5]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_2[1]                                                      |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_reg                                                                  |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_2[0]                                                         | clk_gen/rst_core                                           |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[0]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                  |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_5[0]                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                  |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_0[1]                                                      | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[0]                                                      |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep_0[0]                                                  |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_count[7]_i_2_n_0                                                       | ddr2/ldc/read_beat_count[7]_i_1_n_0                        |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface0_bank_bus_dat_r[7]_i_1_n_0 |                5 |              8 |         1.60 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0 |                5 |              8 |         1.60 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[2]                                                      |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0 |                6 |              8 |         1.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                  | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                           |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                   | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                 | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                 | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/arb_inst/s_axi_rready_int_reg_reg[0]                                | clk_gen/o_rst_core_reg_0                                   |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                      | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                         | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[23]_i_1_n_0                                                 |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[15]_i_1_n_0                                                 |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                  |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                          | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                   | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                            | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_we_reg_0[0]                                                          | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/E[0]                                                    | clk_gen/rst_core                                           |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                            | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                            | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_4                     | clk_gen/o_rst_core_reg_1                                   |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                              | clk_gen/rst_core                                           |                3 |              9 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_0                 | clk_gen/o_rst_core_reg_4                                   |                6 |              9 |         1.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9]_0                              | clk_gen/o_rst_core_reg_4                                   |                6 |              9 |         1.50 |
|  dtmcs_tck              | tap/dtmcs_2                                                                               | tap/dtmcs[40]_i_1_n_0                                      |                2 |              9 |         4.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                 | clk_gen/o_rst_core_reg_1                                   |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                     | clk_gen/o_rst_core_reg_4                                   |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                   | clk_gen/o_rst_core_reg_4                                   |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                   | clk_gen/o_rst_core_reg_4                                   |                5 |              9 |         1.80 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                     |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                           | clk_gen/rst_core                                           |                3 |             10 |         3.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_5                 | clk_gen/o_rst_core_reg_4                                   |                6 |             10 |         1.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                 | clk_gen/rst_core                                           |                2 |             11 |         5.50 |
|  clk_core_BUFG          | swervolf/spi2/treg[7]_i_1__0_n_0                                                          | clk_gen/SR[0]                                              |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe_2                                                                    |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_offset                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                            |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                             |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                             |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi/treg[7]_i_1_n_0                                                              | clk_gen/o_rst_core_reg_2[0]                                |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe                                                                      |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                 |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                             |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                            |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                             |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                             |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                            |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                             |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi/rfwe_reg_n_0                                                                 |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi2/rfwe_reg_n_0                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_beat_offset                                                                | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/arb_inst/E[0]                                                       | clk_gen/o_rst_core_reg_0                                   |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_row[12]_i_1_n_0                                               | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1               | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]         |                2 |             13 |         6.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                               | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                               | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                            | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_row_open                                                      | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_row_open                                                      | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                            | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_row_open                                                      | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  clk_core_BUFG          | tap/wren_reg[2]_1                                                                         | clk_gen/o_rst_core_reg_3                                   |                4 |             15 |         3.75 |
|  clk_core_BUFG          | tap/wren_reg[2]_2                                                                         | clk_gen/o_rst_core_reg_3                                   |                8 |             16 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/illegal_inst_en                                  | clk_gen/o_rst_core_reg_1                                   |                5 |             16 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                  | clk_gen/o_rst_core_reg_1                                   |                5 |             16 |         3.20 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                        |                                                            |                2 |             16 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[21]_3                 | clk_gen/o_rst_core_reg_4                                   |               10 |             17 |         1.70 |
|  clk_core_BUFG          | tap/dmi_reg_en                                                                            | clk_gen/o_rst_core_reg_3                                   |               12 |             18 |         1.50 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                      | clk_gen/rst_core                                           |                7 |             19 |         2.71 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_15_sn_1                            | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                      |                5 |             20 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/dout_reg[0]_11                                      | clk_gen/o_rst_core_reg_1                                   |               16 |             21 |         1.31 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                   | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0              |                8 |             21 |         2.62 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[3]_0                  | clk_gen/o_rst_core_reg_4                                   |               15 |             22 |         1.47 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                         | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value30                                                        | ddr2/ldc/a7ddrphy_bitslip7_value1                          |                9 |             24 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip8_value10                                                        | ddr2/ldc/a7ddrphy_bitslip15_value1                         |                8 |             24 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0294_out                                      | clk_gen/o_rst_core_reg_1                                   |               12 |             26 |         2.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0296_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0303_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0317_out                                      | clk_gen/o_rst_core_reg_1                                   |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0357_out                                      | clk_gen/o_rst_core_reg_1                                   |               14 |             26 |         1.86 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0362_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0353_out                                      | clk_gen/o_rst_core_reg_1                                   |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0354_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0358_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0348_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0368_out                                      | clk_gen/o_rst_core_reg_1                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0356_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0361_out                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0359_out                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0363_out                                      | clk_gen/o_rst_core_reg_1                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0302_out                                      | clk_gen/o_rst_core_reg_1                                   |               11 |             26 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0300_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0298_out                                      | clk_gen/o_rst_core_reg_1                                   |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0352_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0309_out                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             26 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1[0]                                          |                                                            |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0346_out                                      | clk_gen/o_rst_core_reg_1                                   |               13 |             26 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0308_out                                      | clk_gen/o_rst_core_reg_1                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0310_out                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0314_out                                      | clk_gen/o_rst_core_reg_1                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0347_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0349_out                                      | clk_gen/o_rst_core_reg_1                                   |               12 |             26 |         2.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0312_out                                      | clk_gen/o_rst_core_reg_1                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0305_out                                      | clk_gen/o_rst_core_reg_1                                   |               10 |             26 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0304_out                                      | clk_gen/o_rst_core_reg_1                                   |               14 |             26 |         1.86 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0307_out                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0313_out                                      | clk_gen/o_rst_core_reg_1                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0351_out                                      | clk_gen/o_rst_core_reg_1                                   |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0                               | clk_gen/o_rst_core_reg_1                                   |               10 |             28 |         2.80 |
|  dmi_tck                | tap/dmi_0                                                                                 | tap/dmi[31]_i_1_n_0                                        |                6 |             28 |         4.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip1_value00                                                        | ddr2/ldc/a7ddrphy_bitslip1_value1[2]_i_1_n_0               |               15 |             30 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/en065_out                                     | clk_gen/o_rst_core_reg_1                                   |               10 |             30 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value00                                                        | ddr2/ldc/a7ddrphy_bitslip0_value1[2]_i_1_n_0               |               14 |             30 |         2.14 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_5                     | clk_gen/o_rst_core_reg_1                                   |               15 |             30 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_2[0]                               | clk_gen/o_rst_core_reg_1                                   |               21 |             31 |         1.48 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                | clk_gen/o_rst_core_reg_4                                   |               11 |             31 |         2.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                | clk_gen/o_rst_core_reg_1                                   |               11 |             31 |         2.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f2_wr_en                                         | clk_gen/o_rst_core_reg_1                                   |               20 |             31 |         1.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f1_shift_wr_en                                   | clk_gen/o_rst_core_reg_1                                   |               20 |             31 |         1.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/en014_out                      | clk_gen/o_rst_core_reg_4                                   |               18 |             31 |         1.72 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rs_push                                           | clk_gen/o_rst_core_reg_1                                   |               12 |             31 |         2.58 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                    | clk_gen/o_rst_core_reg_4                                   |               11 |             31 |         2.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en012_out                                        | clk_gen/o_rst_core_reg_4                                   |               18 |             31 |         1.72 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f0_shift_wr_en                                   | clk_gen/o_rst_core_reg_1                                   |               22 |             31 |         1.41 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_bus_errors                                                         | ddr2/ldc/FDPE_3_0                                          |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_update_value_re                                                            | ddr2/ldc/FDPE_3_0                                          |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_1                                                  | clk_gen/rst_core                                           |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                      |                                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/axi2wb/wb_rdt_low                                                                | clk_gen/rst_core                                           |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/minstretf_cout_ff/en016_out                              | clk_gen/o_rst_core_reg_4                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_dccm_errorff/en094_out                               | clk_gen/o_rst_core_reg_4                                   |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                | clk_gen/o_rst_core_reg_4                                   |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/axi2wb/E[0]                                                                      | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_3[0]                                               | clk_gen/rst_core                                           |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_4[0]                                               | clk_gen/rst_core                                           |                6 |             32 |         5.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                | clk_gen/o_rst_core_reg_4                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                | clk_gen/o_rst_core_reg_4                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                  | clk_gen/o_rst_core_reg_4                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                 | clk_gen/o_rst_core_reg_4                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                  | clk_gen/o_rst_core_reg_4                                   |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                 | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                 | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                  | clk_gen/o_rst_core_reg_4                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                 | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                  | clk_gen/o_rst_core_reg_4                                   |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_1[0]                                               | clk_gen/rst_core                                           |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                  | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                  | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_2[0]                                               | clk_gen/rst_core                                           |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[5]_0[0]                                                      | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[4]_rep_1[0]                                                  |                                                            |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                      | clk_gen/rst_core                                           |               14 |             32 |         2.29 |
|  timer_ptc/lrc_clk      | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                   | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/en092_out                      | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                    | clk_gen/o_rst_core_reg_4                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                     | clk_gen/o_rst_core_reg_4                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                    | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                 | clk_gen/o_rst_core_reg_4                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[14]       | clk_gen/o_rst_core_reg_1                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[15]       | clk_gen/o_rst_core_reg_1                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[16]       | clk_gen/o_rst_core_reg_1                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                         | clk_gen/o_rst_core_reg_4                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]          | clk_gen/o_rst_core_reg_4                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[6]          | clk_gen/o_rst_core_reg_4                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]          | clk_gen/o_rst_core_reg_4                                   |               28 |             32 |         1.14 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]          | clk_gen/o_rst_core_reg_4                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]          | clk_gen/o_rst_core_reg_4                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]          | clk_gen/o_rst_core_reg_4                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[5]          | clk_gen/o_rst_core_reg_4                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[7]          | clk_gen/o_rst_core_reg_4                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[17]       | clk_gen/o_rst_core_reg_1                                   |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[18]       | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[19]       | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[20]       | clk_gen/o_rst_core_reg_1                                   |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[1]        | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[2]        | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[4]        | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[11]       | clk_gen/o_rst_core_reg_1                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualhiff/dffs/dout_reg[1] | clk_gen/o_rst_core_reg_4                                   |               32 |             32 |         1.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[12]       | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[8]        | clk_gen/o_rst_core_reg_1                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[9]        | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[5]        | clk_gen/o_rst_core_reg_1                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[6]        | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[7]        | clk_gen/o_rst_core_reg_1                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[10]       | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[13]       | clk_gen/o_rst_core_reg_1                                   |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[3]        | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[26]       | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[30]       | clk_gen/o_rst_core_reg_1                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[23]       | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[21]       | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[27]       | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[22]       | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[24]       | clk_gen/o_rst_core_reg_1                                   |               31 |             32 |         1.03 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[25]       | clk_gen/o_rst_core_reg_1                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[29]       | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[31]       | clk_gen/o_rst_core_reg_1                                   |               20 |             32 |         1.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_13[28]       | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                           | clk_gen/o_rst_core_reg_1                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_0                              | clk_gen/o_rst_core_reg_4                                   |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/en091_out                                  | clk_gen/o_rst_core_reg_4                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[4]_0               | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en             | clk_gen/o_rst_core_reg_1                                   |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en022_out                                        | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |         2.29 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                  |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                           |                                                            |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1]_0[0]                                          |                                                            |               15 |             32 |         2.13 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                          | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |               10 |             32 |         3.20 |
|  dtmcs_tck              | tap/dtmcs_2                                                                               |                                                            |                6 |             32 |         5.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                             |                                                            |                4 |             32 |         8.00 |
|  swervolfn_0_36298_BUFG | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                   | clk_gen/rst_core                                           |               12 |             32 |         2.67 |
|  timer_ptc/cntr_clk     | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                  | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___54_n_0                                                   | clk_gen/o_rst_core_reg_1                                   |               16 |             33 |         2.06 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/icm/ic_data_inst/debug_rd_wy_ff/dout_reg[0]_0                      | clk_gen/o_rst_core_reg_1                                   |               20 |             33 |         1.65 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___55_n_0                                                   | clk_gen/o_rst_core_reg_1                                   |               13 |             33 |         2.54 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[14]_0              | clk_gen/o_rst_core_reg_1                                   |               13 |             34 |         2.62 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_0                | clk_gen/o_rst_core_reg_1                                   |               18 |             36 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/fifo_cmd_en_1                             | clk_gen/o_rst_core_reg_1                                   |               15 |             36 |         2.40 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/dout_reg[1]_1                            | clk_gen/o_rst_core_reg_1                                   |               15 |             36 |         2.40 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_2                | clk_gen/o_rst_core_reg_1                                   |               17 |             36 |         2.12 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_ar_buffer_source_valid_reg_1[0]                                             | ddr2/ldc/FDPE_3_0                                          |               12 |             39 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/E[0]                                                                             | ddr2/ldc/FDPE_3_0                                          |               11 |             39 |         3.55 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]               |                                                            |                9 |             39 |         4.33 |
|  dtmcs_tck              | tap/dtmcs_r1                                                                              |                                                            |               11 |             39 |         3.55 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                            |                                                            |                9 |             39 |         4.33 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                            |                                                            |                8 |             39 |         4.88 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]               |                                                            |                8 |             39 |         4.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/en0                                                          | clk_gen/o_rst_core_reg_1                                   |               10 |             40 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.ar_ready                                                                   | ddr2/ldc/FDPE_3_0                                          |                8 |             40 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.aw_ready                                                                   | ddr2/ldc/FDPE_3_0                                          |                8 |             40 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/decode/tag_port_we                                               |                                                            |                5 |             40 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dd[i0div]                   | clk_gen/o_rst_core_reg_1                                   |               11 |             40 |         3.64 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                              | ddr2/ldc/FDPE_3_0                                          |               11 |             41 |         3.73 |
|  clk_core_BUFG          | swervolf/axi_intercon/arb_inst/state_reg_reg[1]_0[0]                                      | clk_gen/o_rst_core_reg_0                                   |               20 |             41 |         2.05 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                              | ddr2/ldc/FDPE_3_0                                          |               11 |             41 |         3.73 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[5]            | clk_gen/o_rst_core_reg_4                                   |               20 |             49 |         2.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]            | clk_gen/o_rst_core_reg_4                                   |               22 |             49 |         2.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]            | clk_gen/o_rst_core_reg_4                                   |               19 |             49 |         2.58 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]            | clk_gen/o_rst_core_reg_4                                   |               20 |             49 |         2.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]            | clk_gen/o_rst_core_reg_4                                   |               20 |             49 |         2.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[7]            | clk_gen/o_rst_core_reg_4                                   |               21 |             49 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]            | clk_gen/o_rst_core_reg_4                                   |               24 |             49 |         2.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[6]            | clk_gen/o_rst_core_reg_4                                   |               23 |             49 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                           | clk_gen/o_rst_core_reg_1                                   |               34 |             54 |         1.59 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                           | clk_gen/o_rst_core_reg_1                                   |               35 |             54 |         1.54 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                           | clk_gen/o_rst_core_reg_1                                   |               37 |             54 |         1.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/p_307_in                                  | clk_gen/o_rst_core_reg_1                                   |               39 |             54 |         1.38 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                           | clk_gen/o_rst_core_reg_1                                   |               38 |             54 |         1.42 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                           | clk_gen/o_rst_core_reg_1                                   |               37 |             54 |         1.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                           | clk_gen/o_rst_core_reg_1                                   |               40 |             54 |         1.35 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                           | clk_gen/o_rst_core_reg_1                                   |               39 |             54 |         1.38 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[4]_0                  | clk_gen/o_rst_core_reg_1                                   |               23 |             62 |         2.70 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                            | clk_gen/o_rst_core_reg_1                                   |               30 |             63 |         2.10 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                  | clk_gen/o_rst_core_reg_1                                   |               28 |             63 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[1]_0              | clk_gen/o_rst_core_reg_1                                   |               28 |             64 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___188_n_0                                                  | clk_gen/o_rst_core_reg_1                                   |               21 |             64 |         3.05 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_1               | clk_gen/o_rst_core_reg_1                                   |               21 |             64 |         3.05 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[0]_1              | clk_gen/o_rst_core_reg_1                                   |               29 |             64 |         2.21 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                   | ddr2/ldc/FDPE_3_0                                          |               18 |             64 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___192_n_0                                                  | clk_gen/o_rst_core_reg_1                                   |               29 |             64 |         2.21 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___190_n_0                                                  | clk_gen/o_rst_core_reg_1                                   |               36 |             64 |         1.78 |
|  clk_core_BUFG          | swervolf/axi_intercon/lsu_rvalid                                                          | clk_gen/o_rst_core_reg_4                                   |               38 |             64 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dout_reg[12]_1   | clk_gen/o_rst_core_reg_1                                   |               32 |             64 |         2.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                       |                                                            |               16 |             64 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___186_n_0                                                  | clk_gen/o_rst_core_reg_1                                   |               35 |             64 |         1.83 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_3               | clk_gen/o_rst_core_reg_1                                   |               26 |             64 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_0               | clk_gen/o_rst_core_reg_1                                   |               23 |             64 |         2.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/dout_reg[0]_1         | clk_gen/o_rst_core_reg_1                                   |               35 |             64 |         1.83 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_2               | clk_gen/o_rst_core_reg_1                                   |               26 |             64 |         2.46 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                             |                                                            |               21 |             65 |         3.10 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                |                                                            |               18 |             65 |         3.61 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill               | clk_gen/rst_core                                           |               20 |             65 |         3.25 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                               | clk_gen/rst_core                                           |               24 |             67 |         2.79 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i__n_0                                                       | clk_gen/o_rst_core_reg_1                                   |               43 |             69 |         1.60 |
|  clk_core_BUFG          |                                                                                           |                                                            |               36 |             70 |         1.94 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill               | ddr2/ldc/FDPE_3_0                                          |               15 |             73 |         4.87 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                             |                                                            |               21 |             73 |         3.48 |
|  clk_core_BUFG          | swervolf/axi_intercon/store_axi_w_int_to_temp                                             | clk_gen/o_rst_core_reg_0                                   |               45 |             73 |         1.62 |
|  clk_core_BUFG          | swervolf/axi_intercon/m_axi_wstrb_reg                                                     | clk_gen/o_rst_core_reg_0                                   |               35 |             73 |         2.09 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                |                                                            |               19 |             73 |         3.84 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                               | ddr2/ldc/FDPE_3_0                                          |               30 |             75 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                 | clk_gen/o_rst_core_reg_1                                   |               30 |             76 |         2.53 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ibuf_wr_en              | clk_gen/o_rst_core_reg_4                                   |               35 |             76 |         2.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/en0                                                                | clk_gen/o_rst_core_reg_1                                   |               37 |             78 |         2.11 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken        | clk_gen/o_rst_core_reg_1                                   |               36 |             81 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rsenable_0                                        | clk_gen/o_rst_core_reg_1                                   |               32 |             93 |         2.91 |
|  clk_core_BUFG          |                                                                                           | clk_gen/o_rst_core_reg_0                                   |               34 |            103 |         3.03 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_ageff/obuf_wr_en          | clk_gen/o_rst_core_reg_4                                   |               36 |            106 |         2.94 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                         | clk_gen/o_rst_core_reg_1                                   |               45 |            121 |         2.69 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                         | clk_gen/o_rst_core_reg_1                                   |               41 |            122 |         2.98 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                  | clk_gen/o_rst_core_reg_1                                   |               40 |            129 |         3.22 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                  | clk_gen/o_rst_core_reg_1                                   |               58 |            135 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[2]                  | clk_gen/o_rst_core_reg_1                                   |               54 |            135 |         2.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/flush_upperff/ibwrite[0]                            | clk_gen/o_rst_core_reg_1                                   |               52 |            135 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                  | clk_gen/o_rst_core_reg_1                                   |               46 |            135 |         2.93 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/freeze_after_unfreeze1                            | clk_gen/o_rst_core_reg_1                                   |               60 |            137 |         2.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                 | clk_gen/o_rst_core_reg_1                                   |               48 |            139 |         2.90 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]              | clk_gen/o_rst_core_reg_1                                   |               56 |            139 |         2.48 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]              | clk_gen/o_rst_core_reg_1                                   |               52 |            139 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                 | clk_gen/o_rst_core_reg_1                                   |               59 |            145 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                 | clk_gen/o_rst_core_reg_1                                   |               70 |            151 |         2.16 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken        | clk_gen/o_rst_core_reg_1                                   |               70 |            156 |         2.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                              | clk_gen/o_rst_core_reg_1                                   |               55 |            164 |         2.98 |
|  clk_core_BUFG          |                                                                                           | clk_gen/o_rst_core_reg_3                                   |               82 |            196 |         2.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]               | clk_gen/o_rst_core_reg_1                                   |               70 |            215 |         3.07 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                            | clk_gen/o_rst_core_reg_1                                   |               81 |            216 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_mb_beat_count_ff/dout_reg[1]_1                   | clk_gen/o_rst_core_reg_1                                   |               93 |            224 |         2.41 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           | ddr2/ldc/FDPE_3_0                                          |              101 |            231 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4163_out                                   | clk_gen/o_rst_core_reg_1                                   |              170 |            236 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4                                          | clk_gen/o_rst_core_reg_1                                   |               94 |            236 |         2.51 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/qwen0                                              | clk_gen/o_rst_core_reg_1                                   |               87 |            236 |         2.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                            | clk_gen/o_rst_core_reg_1                                   |               93 |            238 |         2.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                 | clk_gen/o_rst_core_reg_1                                   |               80 |            258 |         3.22 |
|  ddr2/ldc/BUFG_1_0      |                                                                                           |                                                            |              173 |            468 |         2.71 |
|  clk_core_BUFG          |                                                                                           | clk_gen/rst_core                                           |              180 |            486 |         2.70 |
|  clk_core_BUFG          |                                                                                           | clk_gen/o_rst_core_reg_4                                   |              331 |            659 |         1.99 |
|  clk_core_BUFG          |                                                                                           | clk_gen/o_rst_core_reg_1                                   |              773 |           1877 |         2.43 |
+-------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


