

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V'
================================================================
* Date:           Thu Sep 12 16:27:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.604 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3  |      514|      514|         3|          1|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      308|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      129|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|       63|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       63|      565|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_64_1_1_U42  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U43  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U44  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0| 129|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln407_1_fu_275_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln407_fu_287_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln409_1_fu_365_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln409_fu_440_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln411_fu_345_p2               |         +|   0|  0|  12|           4|           1|
    |empty_141_fu_409_p2               |         +|   0|  0|  10|           3|           3|
    |empty_144_fu_450_p2               |         +|   0|  0|  10|           3|           3|
    |and_ln407_fu_331_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_131                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln407_fu_269_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln409_fu_293_p2              |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln411_fu_325_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_condition_222                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_255                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_292                  |        or|   0|  0|   2|           1|           1|
    |or_ln411_fu_351_p2                |        or|   0|  0|   2|           1|           1|
    |c7_1_fu_357_p3                    |    select|   0|  0|   4|           1|           1|
    |fifo_B_PE_0_1_din                 |    select|   0|  0|  63|           1|          64|
    |select_ln407_1_fu_431_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln407_2_fu_311_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln407_3_fu_523_p3          |    select|   0|  0|  63|           1|          64|
    |select_ln407_4_fu_337_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln407_fu_420_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln409_1_fu_461_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln409_2_fu_371_p3          |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln407_fu_319_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 308|          77|         189|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_4                   |   9|          2|    4|          8|
    |ap_sig_allocacmp_c7_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten35_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |c5_fu_112                               |   9|          2|    4|          8|
    |c6_fu_104                               |   9|          2|    4|          8|
    |c7_fu_100                               |   9|          2|    4|          8|
    |fifo_B_PE_0_1_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten35_fu_116                 |   9|          2|   10|         20|
    |indvar_flatten_fu_108                   |   9|          2|    8|         16|
    |local_B_address0                        |  20|          4|    3|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 128|         28|   62|        130|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln407_reg_640                     |   1|   0|    1|          0|
    |and_ln407_reg_640_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |c5_fu_112                             |   4|   0|    4|          0|
    |c6_fu_104                             |   4|   0|    4|          0|
    |c7_fu_100                             |   4|   0|    4|          0|
    |empty_142_reg_626                     |   3|   0|    3|          0|
    |empty_142_reg_626_pp0_iter1_reg       |   3|   0|    3|          0|
    |empty_reg_604                         |   3|   0|    3|          0|
    |empty_reg_604_pp0_iter1_reg           |   3|   0|    3|          0|
    |icmp_ln407_reg_609                    |   1|   0|    1|          0|
    |icmp_ln407_reg_609_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln409_reg_613                    |   1|   0|    1|          0|
    |icmp_ln409_reg_613_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln411_reg_636                    |   1|   0|    1|          0|
    |indvar_flatten35_fu_116               |  10|   0|   10|          0|
    |indvar_flatten_fu_108                 |   8|   0|    8|          0|
    |select_ln407_2_reg_631                |   3|   0|    3|          0|
    |select_ln407_2_reg_631_pp0_iter1_reg  |   3|   0|    3|          0|
    |tmp_4_reg_620                         |   1|   0|    1|          0|
    |tmp_reg_598                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  63|   0|   63|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V|  return value|
|fifo_B_PE_0_1_din             |  out|   64|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_num_data_valid  |   in|    2|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_fifo_cap        |   in|    2|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_full_n          |   in|    1|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|fifo_B_PE_0_1_write           |  out|    1|     ap_fifo|                                       fifo_B_PE_0_1|       pointer|
|local_B_address0              |  out|    3|   ap_memory|                                             local_B|         array|
|local_B_ce0                   |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_q0                    |   in|  512|   ap_memory|                                             local_B|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c7 = alloca i32 1"   --->   Operation 6 'alloca' 'c7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c6 = alloca i32 1"   --->   Operation 7 'alloca' 'c6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c5 = alloca i32 1"   --->   Operation 9 'alloca' 'c5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten35"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c5_4 = load i4 %c5"   --->   Operation 20 'load' 'c5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i10 %indvar_flatten35" [src/kernel_kernel.cpp:407]   --->   Operation 21 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c5_4, i32 3"   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c5_4"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln407 = icmp_eq  i10 %indvar_flatten35_load, i10 512" [src/kernel_kernel.cpp:407]   --->   Operation 24 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%add_ln407_1 = add i10 %indvar_flatten35_load, i10 1" [src/kernel_kernel.cpp:407]   --->   Operation 25 'add' 'add_ln407_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln407 = br i1 %icmp_ln407, void %for.inc33, void %cleanup.loopexit.exitStub" [src/kernel_kernel.cpp:407]   --->   Operation 26 'br' 'br_ln407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c7_load = load i4 %c7" [src/kernel_kernel.cpp:411]   --->   Operation 27 'load' 'c7_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/kernel_kernel.cpp:409]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln407 = add i4 %c5_4, i4 1" [src/kernel_kernel.cpp:407]   --->   Operation 29 'add' 'add_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%icmp_ln409 = icmp_eq  i8 %indvar_flatten_load, i8 64" [src/kernel_kernel.cpp:409]   --->   Operation 30 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln407, i32 3" [src/kernel_kernel.cpp:407]   --->   Operation 31 'bitselect' 'tmp_4' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_142 = trunc i4 %add_ln407" [src/kernel_kernel.cpp:407]   --->   Operation 32 'trunc' 'empty_142' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln407_2 = select i1 %icmp_ln409, i3 %empty_142, i3 %empty" [src/kernel_kernel.cpp:407]   --->   Operation 33 'select' 'select_ln407_2' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%xor_ln407 = xor i1 %icmp_ln409, i1 1" [src/kernel_kernel.cpp:407]   --->   Operation 34 'xor' 'xor_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln411 = icmp_eq  i4 %c7_load, i4 8" [src/kernel_kernel.cpp:411]   --->   Operation 35 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407 = and i1 %icmp_ln411, i1 %xor_ln407" [src/kernel_kernel.cpp:407]   --->   Operation 36 'and' 'and_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.35ns)   --->   "%select_ln407_4 = select i1 %icmp_ln409, i4 %add_ln407, i4 %c5_4" [src/kernel_kernel.cpp:407]   --->   Operation 37 'select' 'select_ln407_4' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln411 = add i4 %c7_load, i4 1" [src/kernel_kernel.cpp:411]   --->   Operation 38 'add' 'add_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node c7_1)   --->   "%or_ln411 = or i1 %and_ln407, i1 %icmp_ln409" [src/kernel_kernel.cpp:411]   --->   Operation 39 'or' 'or_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.35ns) (out node of the LUT)   --->   "%c7_1 = select i1 %or_ln411, i4 1, i4 %add_ln411" [src/kernel_kernel.cpp:411]   --->   Operation 40 'select' 'c7_1' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln409_1 = add i8 %indvar_flatten_load, i8 1" [src/kernel_kernel.cpp:409]   --->   Operation 41 'add' 'add_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln409_2 = select i1 %icmp_ln409, i8 1, i8 %add_ln409_1" [src/kernel_kernel.cpp:409]   --->   Operation 42 'select' 'select_ln409_2' <Predicate = (!icmp_ln407)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln411 = store i10 %add_ln407_1, i10 %indvar_flatten35" [src/kernel_kernel.cpp:411]   --->   Operation 43 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %select_ln407_4, i4 %c5" [src/kernel_kernel.cpp:411]   --->   Operation 44 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln411 = store i8 %select_ln409_2, i8 %indvar_flatten" [src/kernel_kernel.cpp:411]   --->   Operation 45 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %c7_1, i4 %c7" [src/kernel_kernel.cpp:411]   --->   Operation 46 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c6_1 = load i4 %c6"   --->   Operation 47 'load' 'c6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%div_i_i_cast = zext i1 %tmp"   --->   Operation 48 'zext' 'div_i_i_cast' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_140 = trunc i4 %c6_1"   --->   Operation 49 'trunc' 'empty_140' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%empty_141 = add i3 %empty_140, i3 %div_i_i_cast"   --->   Operation 50 'add' 'empty_141' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %empty_141"   --->   Operation 51 'zext' 'p_cast' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i512 %local_B, i64 0, i64 %p_cast"   --->   Operation 52 'getelementptr' 'local_B_addr' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.20ns)   --->   "%in_data = load i3 %local_B_addr"   --->   Operation 53 'load' 'in_data' <Predicate = (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 7 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 6 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 5 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 4 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 3 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 2 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 1 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.35ns)   --->   "%select_ln407 = select i1 %icmp_ln409, i4 0, i4 %c6_1" [src/kernel_kernel.cpp:407]   --->   Operation 54 'select' 'select_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%conv_i52_mid1 = zext i1 %tmp_4" [src/kernel_kernel.cpp:407]   --->   Operation 55 'zext' 'conv_i52_mid1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%select_ln407_1 = select i1 %icmp_ln409, i1 %tmp_4, i1 %tmp" [src/kernel_kernel.cpp:407]   --->   Operation 56 'select' 'select_ln407_1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%select_ln407_1_cast = zext i1 %select_ln407_1" [src/kernel_kernel.cpp:407]   --->   Operation 57 'zext' 'select_ln407_1_cast' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_addr_1 = getelementptr i512 %local_B, i64 0, i64 %conv_i52_mid1" [src/kernel_kernel.cpp:407]   --->   Operation 58 'getelementptr' 'local_B_addr_1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1" [src/kernel_kernel.cpp:407]   --->   Operation 59 'load' 'local_B_load_1' <Predicate = (!icmp_ln407 & icmp_ln409 & empty_142 == 7 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 6 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 5 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 4 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 3 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 2 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 1 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln409 = add i4 %select_ln407, i4 1" [src/kernel_kernel.cpp:409]   --->   Operation 60 'add' 'add_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%empty_143 = trunc i4 %add_ln409" [src/kernel_kernel.cpp:409]   --->   Operation 61 'trunc' 'empty_143' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.57ns) (out node of the LUT)   --->   "%empty_144 = add i3 %empty_143, i3 %select_ln407_1_cast" [src/kernel_kernel.cpp:409]   --->   Operation 62 'add' 'empty_144' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast1 = zext i3 %empty_144" [src/kernel_kernel.cpp:409]   --->   Operation 63 'zext' 'p_cast1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_addr_2 = getelementptr i512 %local_B, i64 0, i64 %p_cast1" [src/kernel_kernel.cpp:409]   --->   Operation 64 'getelementptr' 'local_B_addr_2' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2" [src/kernel_kernel.cpp:409]   --->   Operation 65 'load' 'local_B_load_2' <Predicate = (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 7 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 6 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 5 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 4 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 3 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 2 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 1 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 0 & and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln409_1 = select i1 %and_ln407, i4 %add_ln409, i4 %select_ln407" [src/kernel_kernel.cpp:409]   --->   Operation 66 'select' 'select_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %select_ln409_1, i4 %c6" [src/kernel_kernel.cpp:411]   --->   Operation 67 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.60>
ST_3 : Operation 68 [1/2] (1.20ns)   --->   "%in_data = load i3 %local_B_addr"   --->   Operation 68 'load' 'in_data' <Predicate = (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 7 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 6 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 5 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 4 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 3 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 2 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 1 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%data_split = trunc i512 %in_data" [src/kernel_kernel.cpp:420]   --->   Operation 69 'trunc' 'data_split' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 70 'partselect' 'data_split_16' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 71 'partselect' 'data_split_4' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 72 'partselect' 'data_split_5' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%data_split_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 73 'partselect' 'data_split_6' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%data_split_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 74 'partselect' 'data_split_7' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%data_split_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 75 'partselect' 'data_split_8' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 76 'partselect' 'data_split_9' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.58ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %data_split, i64 %data_split_16, i64 %data_split_4, i64 %data_split_5, i64 %data_split_6, i64 %data_split_7, i64 %data_split_8, i64 %data_split_9, i3 %empty" [src/kernel_kernel.cpp:424]   --->   Operation 77 'mux' 'tmp_s' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1" [src/kernel_kernel.cpp:407]   --->   Operation 80 'load' 'local_B_load_1' <Predicate = (!icmp_ln407 & icmp_ln409 & empty_142 == 7 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 6 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 5 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 4 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 3 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 2 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 1 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln420_1 = trunc i512 %local_B_load_1" [src/kernel_kernel.cpp:420]   --->   Operation 81 'trunc' 'trunc_ln420_1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%data_split_22_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 82 'partselect' 'data_split_22_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_4_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 83 'partselect' 'data_split_4_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%data_split_5_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 84 'partselect' 'data_split_5_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%data_split_6_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 85 'partselect' 'data_split_6_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%data_split_7_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 86 'partselect' 'data_split_7_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%data_split_8_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 87 'partselect' 'data_split_8_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%data_split_9_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 88 'partselect' 'data_split_9_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.58ns)   --->   "%tmp_mid = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_1, i64 %data_split_22_mid, i64 %data_split_4_mid, i64 %data_split_5_mid, i64 %data_split_6_mid, i64 %data_split_7_mid, i64 %data_split_8_mid, i64 %data_split_9_mid, i3 %empty_142" [src/kernel_kernel.cpp:424]   --->   Operation 89 'mux' 'tmp_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln409)   --->   "%select_ln407_3 = select i1 %icmp_ln409, i64 %tmp_mid, i64 %tmp_s" [src/kernel_kernel.cpp:407]   --->   Operation 90 'select' 'select_ln407_3' <Predicate = (!icmp_ln407 & !and_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_409_2_VITIS_LOOP_411_3_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2" [src/kernel_kernel.cpp:409]   --->   Operation 92 'load' 'local_B_load_2' <Predicate = (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 7 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 6 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 5 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 4 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 3 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 2 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 1 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 0 & and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln420_2 = trunc i512 %local_B_load_2" [src/kernel_kernel.cpp:420]   --->   Operation 93 'trunc' 'trunc_ln420_2' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%data_split_22_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 94 'partselect' 'data_split_22_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%data_split_4_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 95 'partselect' 'data_split_4_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%data_split_5_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 96 'partselect' 'data_split_5_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%data_split_6_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 97 'partselect' 'data_split_6_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%data_split_7_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 98 'partselect' 'data_split_7_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%data_split_8_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 99 'partselect' 'data_split_8_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%data_split_9_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 100 'partselect' 'data_split_9_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.58ns)   --->   "%tmp_mid1 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_2, i64 %data_split_22_mid1, i64 %data_split_4_mid1, i64 %data_split_5_mid1, i64 %data_split_6_mid1, i64 %data_split_7_mid1, i64 %data_split_8_mid1, i64 %data_split_9_mid1, i3 %select_ln407_2" [src/kernel_kernel.cpp:424]   --->   Operation 101 'mux' 'tmp_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln409 = select i1 %and_ln407, i64 %tmp_mid1, i64 %select_ln407_3" [src/kernel_kernel.cpp:409]   --->   Operation 102 'select' 'select_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln412 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:412]   --->   Operation 103 'specpipeline' 'specpipeline_ln412' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/kernel_kernel.cpp:411]   --->   Operation 104 'specloopname' 'specloopname_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.40ns)   --->   "%write_ln425 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_0_1, i64 %select_ln409" [src/kernel_kernel.cpp:425]   --->   Operation 105 'write' 'write_ln425' <Predicate = (!icmp_ln407)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln411 = br void %for.inc" [src/kernel_kernel.cpp:411]   --->   Operation 106 'br' 'br_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln407)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_B_PE_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7                    (alloca           ) [ 0100]
c6                    (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0100]
c5                    (alloca           ) [ 0100]
indvar_flatten35      (alloca           ) [ 0100]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
c5_4                  (load             ) [ 0000]
indvar_flatten35_load (load             ) [ 0000]
tmp                   (bitselect        ) [ 0110]
empty                 (trunc            ) [ 0111]
icmp_ln407            (icmp             ) [ 0111]
add_ln407_1           (add              ) [ 0000]
br_ln407              (br               ) [ 0000]
c7_load               (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
add_ln407             (add              ) [ 0000]
icmp_ln409            (icmp             ) [ 0111]
tmp_4                 (bitselect        ) [ 0110]
empty_142             (trunc            ) [ 0111]
select_ln407_2        (select           ) [ 0111]
xor_ln407             (xor              ) [ 0000]
icmp_ln411            (icmp             ) [ 0111]
and_ln407             (and              ) [ 0111]
select_ln407_4        (select           ) [ 0000]
add_ln411             (add              ) [ 0000]
or_ln411              (or               ) [ 0000]
c7_1                  (select           ) [ 0000]
add_ln409_1           (add              ) [ 0000]
select_ln409_2        (select           ) [ 0000]
store_ln411           (store            ) [ 0000]
store_ln411           (store            ) [ 0000]
store_ln411           (store            ) [ 0000]
store_ln411           (store            ) [ 0000]
c6_1                  (load             ) [ 0000]
div_i_i_cast          (zext             ) [ 0000]
empty_140             (trunc            ) [ 0000]
empty_141             (add              ) [ 0000]
p_cast                (zext             ) [ 0000]
local_B_addr          (getelementptr    ) [ 0101]
select_ln407          (select           ) [ 0000]
conv_i52_mid1         (zext             ) [ 0000]
select_ln407_1        (select           ) [ 0000]
select_ln407_1_cast   (zext             ) [ 0000]
local_B_addr_1        (getelementptr    ) [ 0101]
add_ln409             (add              ) [ 0000]
empty_143             (trunc            ) [ 0000]
empty_144             (add              ) [ 0000]
p_cast1               (zext             ) [ 0000]
local_B_addr_2        (getelementptr    ) [ 0101]
select_ln409_1        (select           ) [ 0000]
store_ln411           (store            ) [ 0000]
in_data               (load             ) [ 0000]
data_split            (trunc            ) [ 0000]
data_split_16         (partselect       ) [ 0000]
data_split_4          (partselect       ) [ 0000]
data_split_5          (partselect       ) [ 0000]
data_split_6          (partselect       ) [ 0000]
data_split_7          (partselect       ) [ 0000]
data_split_8          (partselect       ) [ 0000]
data_split_9          (partselect       ) [ 0000]
tmp_s                 (mux              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
local_B_load_1        (load             ) [ 0000]
trunc_ln420_1         (trunc            ) [ 0000]
data_split_22_mid     (partselect       ) [ 0000]
data_split_4_mid      (partselect       ) [ 0000]
data_split_5_mid      (partselect       ) [ 0000]
data_split_6_mid      (partselect       ) [ 0000]
data_split_7_mid      (partselect       ) [ 0000]
data_split_8_mid      (partselect       ) [ 0000]
data_split_9_mid      (partselect       ) [ 0000]
tmp_mid               (mux              ) [ 0000]
select_ln407_3        (select           ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
local_B_load_2        (load             ) [ 0000]
trunc_ln420_2         (trunc            ) [ 0000]
data_split_22_mid1    (partselect       ) [ 0000]
data_split_4_mid1     (partselect       ) [ 0000]
data_split_5_mid1     (partselect       ) [ 0000]
data_split_6_mid1     (partselect       ) [ 0000]
data_split_7_mid1     (partselect       ) [ 0000]
data_split_8_mid1     (partselect       ) [ 0000]
data_split_9_mid1     (partselect       ) [ 0000]
tmp_mid1              (mux              ) [ 0000]
select_ln409          (select           ) [ 0000]
specpipeline_ln412    (specpipeline     ) [ 0000]
specloopname_ln411    (specloopname     ) [ 0000]
write_ln425           (write            ) [ 0000]
br_ln411              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i64.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_409_2_VITIS_LOOP_411_3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="c7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten35_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten35/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln425_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln425/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="local_B_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="512" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data/2 local_B_load_1/2 local_B_load_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="local_B_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_addr_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_B_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_addr_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="512" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_16/3 data_split_22_mid/3 data_split_22_mid1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="512" slack="0"/>
<pin id="169" dir="0" index="2" bw="9" slack="0"/>
<pin id="170" dir="0" index="3" bw="9" slack="0"/>
<pin id="171" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_4/3 data_split_4_mid/3 data_split_4_mid1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="512" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="0" index="3" bw="9" slack="0"/>
<pin id="181" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_5/3 data_split_5_mid/3 data_split_5_mid1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="512" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="0" index="3" bw="10" slack="0"/>
<pin id="191" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_6/3 data_split_6_mid/3 data_split_6_mid1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="512" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="10" slack="0"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_7/3 data_split_7_mid/3 data_split_7_mid1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="512" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="0" index="3" bw="10" slack="0"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_8/3 data_split_8_mid/3 data_split_8_mid1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="512" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="0" index="3" bw="10" slack="0"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_9/3 data_split_9_mid/3 data_split_9_mid1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="c5_4_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_4/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten35_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten35_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln407_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln407_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln407_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c7_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln407_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln407/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln409_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_142_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_142/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln407_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xor_ln407_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln411_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln411/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="and_ln407_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln407_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln411_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln411_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln411/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="c7_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c7_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln409_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln409_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln409_2/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln411_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln411_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln411_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln411_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="c6_1_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="div_i_i_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_i_i_cast/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_140_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_140/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="empty_141_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_141/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln407_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="conv_i52_mid1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i52_mid1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln407_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="1"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln407_1_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln407_1_cast/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln409_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="empty_143_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_143/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_144_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_144/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_cast1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln409_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln409_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln411_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="data_split_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="512" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="0" index="2" bw="64" slack="0"/>
<pin id="481" dir="0" index="3" bw="64" slack="0"/>
<pin id="482" dir="0" index="4" bw="64" slack="0"/>
<pin id="483" dir="0" index="5" bw="64" slack="0"/>
<pin id="484" dir="0" index="6" bw="64" slack="0"/>
<pin id="485" dir="0" index="7" bw="64" slack="0"/>
<pin id="486" dir="0" index="8" bw="64" slack="0"/>
<pin id="487" dir="0" index="9" bw="3" slack="2"/>
<pin id="488" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln420_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="512" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln420_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_mid_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="64" slack="0"/>
<pin id="506" dir="0" index="3" bw="64" slack="0"/>
<pin id="507" dir="0" index="4" bw="64" slack="0"/>
<pin id="508" dir="0" index="5" bw="64" slack="0"/>
<pin id="509" dir="0" index="6" bw="64" slack="0"/>
<pin id="510" dir="0" index="7" bw="64" slack="0"/>
<pin id="511" dir="0" index="8" bw="64" slack="0"/>
<pin id="512" dir="0" index="9" bw="3" slack="2"/>
<pin id="513" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_mid/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln407_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="2"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="64" slack="0"/>
<pin id="527" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln420_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="512" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln420_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_mid1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="0" index="2" bw="64" slack="0"/>
<pin id="538" dir="0" index="3" bw="64" slack="0"/>
<pin id="539" dir="0" index="4" bw="64" slack="0"/>
<pin id="540" dir="0" index="5" bw="64" slack="0"/>
<pin id="541" dir="0" index="6" bw="64" slack="0"/>
<pin id="542" dir="0" index="7" bw="64" slack="0"/>
<pin id="543" dir="0" index="8" bw="64" slack="0"/>
<pin id="544" dir="0" index="9" bw="3" slack="2"/>
<pin id="545" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln409_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="0" index="2" bw="64" slack="0"/>
<pin id="559" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln409/3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="c7_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7 "/>
</bind>
</comp>

<comp id="570" class="1005" name="c6_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="indvar_flatten_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="584" class="1005" name="c5_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

<comp id="591" class="1005" name="indvar_flatten35_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten35 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="604" class="1005" name="empty_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="1"/>
<pin id="606" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln407_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln407 "/>
</bind>
</comp>

<comp id="613" class="1005" name="icmp_ln409_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln409 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_4_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="empty_142_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="1"/>
<pin id="628" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_142 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln407_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln407_2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln411_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln411 "/>
</bind>
</comp>

<comp id="640" class="1005" name="and_ln407_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln407 "/>
</bind>
</comp>

<comp id="646" class="1005" name="local_B_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="local_B_addr_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_addr_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="local_B_addr_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="98" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="134" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="134" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="134" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="134" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="134" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="72" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="134" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="134" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="251" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="251" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="254" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="254" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="291"><net_src comp="251" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="287" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="293" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="265" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="293" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="281" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="319" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="293" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="287" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="251" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="281" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="331" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="293" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="345" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="284" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="293" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="275" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="337" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="371" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="357" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="399" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="420" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="436" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="466"><net_src comp="440" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="420" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="134" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="490"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="491"><net_src comp="156" pin="4"/><net_sink comp="477" pin=2"/></net>

<net id="492"><net_src comp="166" pin="4"/><net_sink comp="477" pin=3"/></net>

<net id="493"><net_src comp="176" pin="4"/><net_sink comp="477" pin=4"/></net>

<net id="494"><net_src comp="186" pin="4"/><net_sink comp="477" pin=5"/></net>

<net id="495"><net_src comp="196" pin="4"/><net_sink comp="477" pin=6"/></net>

<net id="496"><net_src comp="206" pin="4"/><net_sink comp="477" pin=7"/></net>

<net id="497"><net_src comp="216" pin="4"/><net_sink comp="477" pin=8"/></net>

<net id="501"><net_src comp="134" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="514"><net_src comp="82" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="515"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="516"><net_src comp="156" pin="4"/><net_sink comp="502" pin=2"/></net>

<net id="517"><net_src comp="166" pin="4"/><net_sink comp="502" pin=3"/></net>

<net id="518"><net_src comp="176" pin="4"/><net_sink comp="502" pin=4"/></net>

<net id="519"><net_src comp="186" pin="4"/><net_sink comp="502" pin=5"/></net>

<net id="520"><net_src comp="196" pin="4"/><net_sink comp="502" pin=6"/></net>

<net id="521"><net_src comp="206" pin="4"/><net_sink comp="502" pin=7"/></net>

<net id="522"><net_src comp="216" pin="4"/><net_sink comp="502" pin=8"/></net>

<net id="528"><net_src comp="502" pin="10"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="477" pin="10"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="134" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="546"><net_src comp="82" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="547"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="548"><net_src comp="156" pin="4"/><net_sink comp="534" pin=2"/></net>

<net id="549"><net_src comp="166" pin="4"/><net_sink comp="534" pin=3"/></net>

<net id="550"><net_src comp="176" pin="4"/><net_sink comp="534" pin=4"/></net>

<net id="551"><net_src comp="186" pin="4"/><net_sink comp="534" pin=5"/></net>

<net id="552"><net_src comp="196" pin="4"/><net_sink comp="534" pin=6"/></net>

<net id="553"><net_src comp="206" pin="4"/><net_sink comp="534" pin=7"/></net>

<net id="554"><net_src comp="216" pin="4"/><net_sink comp="534" pin=8"/></net>

<net id="560"><net_src comp="534" pin="10"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="523" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="566"><net_src comp="100" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="573"><net_src comp="104" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="580"><net_src comp="108" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="587"><net_src comp="112" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="594"><net_src comp="116" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="601"><net_src comp="257" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="607"><net_src comp="265" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="477" pin=9"/></net>

<net id="612"><net_src comp="269" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="293" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="623"><net_src comp="299" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="629"><net_src comp="307" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="502" pin=9"/></net>

<net id="634"><net_src comp="311" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="534" pin=9"/></net>

<net id="639"><net_src comp="325" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="331" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="649"><net_src comp="127" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="654"><net_src comp="140" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="659"><net_src comp="148" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B | {}
	Port: fifo_B_PE_0_1 | {3 }
 - Input state : 
	Port: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V : local_B | {2 3 }
	Port: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V : fifo_B_PE_0_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		c5_4 : 1
		indvar_flatten35_load : 1
		tmp : 2
		empty : 2
		icmp_ln407 : 2
		add_ln407_1 : 2
		br_ln407 : 3
		c7_load : 1
		indvar_flatten_load : 1
		add_ln407 : 2
		icmp_ln409 : 2
		tmp_4 : 3
		empty_142 : 3
		select_ln407_2 : 4
		xor_ln407 : 3
		icmp_ln411 : 2
		and_ln407 : 3
		select_ln407_4 : 3
		add_ln411 : 2
		or_ln411 : 3
		c7_1 : 3
		add_ln409_1 : 2
		select_ln409_2 : 3
		store_ln411 : 3
		store_ln411 : 4
		store_ln411 : 4
		store_ln411 : 4
	State 2
		empty_140 : 1
		empty_141 : 2
		p_cast : 3
		local_B_addr : 4
		in_data : 5
		select_ln407 : 1
		select_ln407_1_cast : 1
		local_B_addr_1 : 1
		local_B_load_1 : 2
		add_ln409 : 2
		empty_143 : 3
		empty_144 : 4
		p_cast1 : 5
		local_B_addr_2 : 6
		local_B_load_2 : 7
		select_ln409_1 : 3
		store_ln411 : 4
	State 3
		data_split : 1
		data_split_16 : 1
		data_split_4 : 1
		data_split_5 : 1
		data_split_6 : 1
		data_split_7 : 1
		data_split_8 : 1
		data_split_9 : 1
		tmp_s : 2
		trunc_ln420_1 : 1
		data_split_22_mid : 1
		data_split_4_mid : 1
		data_split_5_mid : 1
		data_split_6_mid : 1
		data_split_7_mid : 1
		data_split_8_mid : 1
		data_split_9_mid : 1
		tmp_mid : 2
		select_ln407_3 : 3
		trunc_ln420_2 : 1
		data_split_22_mid1 : 1
		data_split_4_mid1 : 1
		data_split_5_mid1 : 1
		data_split_6_mid1 : 1
		data_split_7_mid1 : 1
		data_split_8_mid1 : 1
		data_split_9_mid1 : 1
		tmp_mid1 : 2
		select_ln409 : 4
		write_ln425 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |    select_ln407_2_fu_311   |    0    |    3    |
|          |    select_ln407_4_fu_337   |    0    |    4    |
|          |         c7_1_fu_357        |    0    |    4    |
|          |    select_ln409_2_fu_371   |    0    |    8    |
|  select  |     select_ln407_fu_420    |    0    |    4    |
|          |    select_ln407_1_fu_431   |    0    |    2    |
|          |    select_ln409_1_fu_461   |    0    |    4    |
|          |    select_ln407_3_fu_523   |    0    |    63   |
|          |     select_ln409_fu_555    |    0    |    63   |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_477        |    0    |    43   |
|    mux   |       tmp_mid_fu_502       |    0    |    43   |
|          |       tmp_mid1_fu_534      |    0    |    43   |
|----------|----------------------------|---------|---------|
|          |     add_ln407_1_fu_275     |    0    |    17   |
|          |      add_ln407_fu_287      |    0    |    12   |
|          |      add_ln411_fu_345      |    0    |    12   |
|    add   |     add_ln409_1_fu_365     |    0    |    15   |
|          |      empty_141_fu_409      |    0    |    10   |
|          |      add_ln409_fu_440      |    0    |    12   |
|          |      empty_144_fu_450      |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln407_fu_269     |    0    |    17   |
|   icmp   |      icmp_ln409_fu_293     |    0    |    15   |
|          |      icmp_ln411_fu_325     |    0    |    12   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln407_fu_319      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln407_fu_331      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln411_fu_351      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln425_write_fu_120  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_156         |    0    |    0    |
|          |         grp_fu_166         |    0    |    0    |
|          |         grp_fu_176         |    0    |    0    |
|partselect|         grp_fu_186         |    0    |    0    |
|          |         grp_fu_196         |    0    |    0    |
|          |         grp_fu_206         |    0    |    0    |
|          |         grp_fu_216         |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_257         |    0    |    0    |
|          |        tmp_4_fu_299        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_265        |    0    |    0    |
|          |      empty_142_fu_307      |    0    |    0    |
|          |      empty_140_fu_405      |    0    |    0    |
|   trunc  |      empty_143_fu_446      |    0    |    0    |
|          |      data_split_fu_473     |    0    |    0    |
|          |    trunc_ln420_1_fu_498    |    0    |    0    |
|          |    trunc_ln420_2_fu_530    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     div_i_i_cast_fu_402    |    0    |    0    |
|          |        p_cast_fu_415       |    0    |    0    |
|   zext   |    conv_i52_mid1_fu_427    |    0    |    0    |
|          | select_ln407_1_cast_fu_436 |    0    |    0    |
|          |       p_cast1_fu_456       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   422   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln407_reg_640   |    1   |
|       c5_reg_584       |    4   |
|       c6_reg_570       |    4   |
|       c7_reg_563       |    4   |
|    empty_142_reg_626   |    3   |
|      empty_reg_604     |    3   |
|   icmp_ln407_reg_609   |    1   |
|   icmp_ln409_reg_613   |    1   |
|   icmp_ln411_reg_636   |    1   |
|indvar_flatten35_reg_591|   10   |
| indvar_flatten_reg_577 |    8   |
| local_B_addr_1_reg_651 |    3   |
| local_B_addr_2_reg_656 |    3   |
|  local_B_addr_reg_646  |    3   |
| select_ln407_2_reg_631 |    3   |
|      tmp_4_reg_620     |    1   |
|       tmp_reg_598      |    1   |
+------------------------+--------+
|          Total         |   54   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   6  |   3  |   18   ||    31   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   || 0.518429||    31   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   422  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   31   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   54   |   453  |
+-----------+--------+--------+--------+
