{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 10 -x 3610 -y 430 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -410 -y 810 -defaultsOSRD
preplace port drp_clk -pg 1 -lvl 10 -x 3610 -y 390 -defaultsOSRD
preplace port c2c_refclk -pg 1 -lvl 0 -x -410 -y 850 -defaultsOSRD
preplace port drp_en -pg 1 -lvl 10 -x 3610 -y 900 -defaultsOSRD
preplace port drp_we -pg 1 -lvl 10 -x 3610 -y 930 -defaultsOSRD
preplace port drp_rdy -pg 1 -lvl 0 -x -410 -y 870 -defaultsOSRD
preplace portBus c2c_refclk_bufg -pg 1 -lvl 0 -x -410 -y 830 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x -410 -y 1370 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 10 -x 3610 -y 410 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 10 -x 3610 -y 950 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x -160 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 250 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1140 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 2 -x 250 -y 610 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram1 -pg 1 -lvl 4 -x 1140 -y 650 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1550 -y -30 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 250 -y 250 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 250 -y 750 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x -160 -y 970 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x -160 -y 1070 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x -160 -y 870 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 7 -x 2303 -y 700 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 9 -x 3320 -y 380 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 6 -x 1830 -y 720 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 8 -x 2856 -y 600 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 4 -x 1140 -y 800 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 1830 -y 1310 -defaultsOSRD
preplace inst drp_bridge_tux_0 -pg 1 -lvl 3 -x 720 -y -70 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 0 7 -310 360 10 380 N 380 N 380 1390J 640 1650 640 N
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 9 -330 340 30 110 460J 170 880 220 1400J 220 N 220 N 220 2570 260 3040
preplace netloc gt_rxprbserr 1 9 1 N 290
preplace netloc axi_c2c_config_error_out 1 7 1 N 740
preplace netloc axi_c2c_link_status_out 1 7 1 2580 580n
preplace netloc axi_c2c_multi_bit_error_out 1 7 1 N 780
preplace netloc gt_cplllock 1 9 1 N 250
preplace netloc gt_rxcommadet 1 9 1 N 270
preplace netloc gt_reset_out 1 9 1 N 530
preplace netloc gt_powergood 1 9 1 N 550
preplace netloc link_reset_out 1 9 1 N 450
preplace netloc gt_refclk1_0_1 1 0 9 -350J 350 40J 390 NJ 390 900 400 NJ 400 N 400 N 400 N 400 3100
preplace netloc BUFG_GT_I_0_1 1 0 2 -390J 200 NJ
preplace netloc drp_bridge_0_drp1_di 1 3 6 N 0 1330 330 N 330 N 330 N 330 N
preplace netloc drp_bridge_0_drp1_en 1 3 6 N -40 1280 310 N 310 N 310 N 310 N
preplace netloc drp_bridge_0_drp1_we 1 3 6 N 60 1290 390 N 390 N 390 N 390 N
preplace netloc drp_bridge_0_drp1_addr 1 3 6 N -20 1350 290 N 290 N 290 N 290 N
preplace netloc drp_bridge_0_drp0_di 1 3 7 N -140 1380 460 N 460 N 460 N 460 3060 610 3570
preplace netloc drp_bridge_0_drp0_en 1 3 7 N -180 1300 490 N 490 N 490 N 490 3050 900 N
preplace netloc drp_bridge_0_drp0_we 1 3 7 N -80 1310 210 1650 120 N 120 N 120 N 120 3580
preplace netloc drp_bridge_0_drp0_addr 1 3 7 N -160 1340 450 N 450 N 450 N 450 3070 620 3560
preplace netloc xlconstant_2_dout 1 1 1 20J 220n
preplace netloc xlconstant_3_dout 1 1 1 50 240n
preplace netloc xlconstant_4_dout 1 1 1 60J 300n
preplace netloc util_ds_buf_1_BUFG_GT_O 1 2 2 N 250 890
preplace netloc xlconstant_1_dout 1 2 6 N 750 900 560 NJ 560 NJ 560 NJ 560 2550J
preplace netloc vio_0_probe_out2 1 6 1 1940 660n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 6 4 2000 130 N 130 N 130 3540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 6 4 1970 100 N 100 N 100 3560
preplace netloc vio_0_probe_out1 1 6 1 1950 720n
preplace netloc Net_1 1 0 10 -340 90 N 90 450 160 900 210 1270J 550 NJ 550 1960J 550 2580 500 3090 150 3570
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 7 2 2570 480 3120
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 6 4 1980 110 N 110 N 110 3550
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 7 2 2560 470 3080
preplace netloc vio_0_probe_out0 1 6 4 1950 140 N 140 N 140 3520
preplace netloc c2c_dout 1 6 4 N 1310 N 1310 N 1310 3530
preplace netloc clk_wiz_locked 1 4 4 NJ 820 NJ 820 1970J 840 2590J
preplace netloc axi_chip2chip_0_aurora8_gt0_drprdy 1 3 6 N 40 1370 360 NJ 360 N 360 N 360 3120
preplace netloc axi_chip2chip_0_aurora8_gt0_drpdo 1 3 6 N 20 1410 350 NJ 350 N 350 N 350 N
preplace netloc drp_rdy_1 1 0 5 -370J 140 NJ 140 430J 150 880 100 N
preplace netloc drp_do_1 1 0 5 -380J 120 NJ 120 440 140 890 30 1420
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 2 2 NJ 610 880
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 2 NJ 470 900
preplace netloc axi_interconnect_0_M00_AXI 1 1 4 0 130 N 130 900 -170 1310
preplace netloc c2c_rx_1 1 0 9 -360J 370 NJ 370 NJ 370 N 370 NJ 370 N 370 N 370 N 370 3110
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 9 1 N 430
preplace netloc S00_AXI_1 1 0 8 -320 100 N 100 470J 120 N 120 1320J 200 N 200 N 200 2530
preplace netloc axi_chip2chip_0_AXIS_TX 1 7 2 2540 250 N
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 6 4 1990 90 N 90 N 90 3530
preplace netloc axi_interconnect_0_M02_AXI 1 1 4 70 360 N 360 N 360 1360
preplace netloc axi_interconnect_0_M01_AXI 1 1 2 -10 -90 N
levelinfo -pg 1 -410 -160 250 720 1140 1550 1830 2303 2856 3320 3610
pagesize -pg 1 -db -bbox -sgen -610 -260 3770 1540
",
   "Color Coded_ScaleFactor":"0.257607",
   "Color Coded_TopLeft":"-606,-714",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"3",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
