#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 19 14:32:55 2018
# Process ID: 14952
# Current directory: d:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex
# Command line: vivado.exe -notrace -source d:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/Main_state_machine/.Xil/blk_mem_gen_0/tmp_blk_mem_gen_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file: d:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/vivado.log
# Journal file: d:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/Main_state_machine/.Xil/blk_mem_gen_0/tmp_blk_mem_gen_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 802.832 ; gain = 65.859
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 19 14:34:50 2018...
