// Seed: 3185715
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_4;
  assign id_4 = 1;
  id_5(
      .id_0(~id_1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10
);
  tri0 id_12 = 1;
  wire id_13 = 1 ? 1 : id_3 | {(1), 1 - id_10, id_4};
  module_0(
      id_12, id_12, id_13
  );
endmodule
