Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Sep  4 15:46:03 2024
| Host              : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ajitVCK_wrapper_timing_summary_routed.rpt -pb ajitVCK_wrapper_timing_summary_routed.pb -rpx ajitVCK_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ajitVCK_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.12 2023-09-01
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                        Violations  
--------  --------  -------------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set         1           
XDCC-2    Warning   Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.962        0.000                      0               135194        0.013        0.000                      0               135194        2.109        0.000                       0                 48547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_p_0              {0.000 2.500}        5.000           200.000         
  clkout1_primitive  {0.000 6.250}        12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p_0                                                                                                                                                                2.109        0.000                       0                     1  
  clkout1_primitive        0.962        0.000                      0               135135        0.013        0.000                      0               135135        5.584        0.000                       0                 48546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout1_primitive  clkout1_primitive        9.305        0.000                      0                   59        1.471        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clkout1_primitive                     
(none)                                clkout1_primitive  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p_0
  To Clock:  clk_p_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p_0 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         5.000       4.066      MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         2.500       2.109      MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         2.500       2.109      MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         2.500       2.109      MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         2.500       2.109      MMCM_X0Y0  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 2.092ns (18.597%)  route 9.157ns (81.403%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT4=6 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 16.646 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.047ns, distribution 1.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.536    14.589    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X146Y230       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.091    14.680 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__5_i_1/O
                         net (fo=3, routed)           0.381    15.061    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reg_read_locks[1]
    SLICE_X146Y230       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.121    15.182 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_11/O
                         net (fo=1, routed)           0.330    15.512    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_11_n_0
    SLICE_X139Y229       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.132    15.644 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_3/O
                         net (fo=1, routed)           0.165    15.809    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_3_n_0
    SLICE_X139Y229       LUT4 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.126    15.935 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_1/O
                         net (fo=1, routed)           0.046    15.981    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__2_i_1_n_0
    SLICE_X139Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.896    16.646    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X139Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__2/C
                         clock pessimism              0.366    17.011    
                         clock uncertainty           -0.075    16.936    
    SLICE_X139Y229       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.007    16.943    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__2
  -------------------------------------------------------------------
                         required time                         16.943    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__1/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 2.114ns (19.060%)  route 8.977ns (80.940%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT4=6 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 16.646 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.047ns, distribution 1.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.513    14.566    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X142Y230       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.134    14.700 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__39_i_1/O
                         net (fo=3, routed)           0.329    15.029    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reg_read_locks[35]
    SLICE_X142Y229       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.131    15.160 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_11/O
                         net (fo=1, routed)           0.235    15.395    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_11_n_0
    SLICE_X139Y227       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.133    15.528 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_3/O
                         net (fo=1, routed)           0.157    15.685    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_3_n_0
    SLICE_X139Y229       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.094    15.779 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_1/O
                         net (fo=1, routed)           0.044    15.823    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__1_i_1_n_0
    SLICE_X139Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.896    16.646    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X139Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__1/C
                         clock pessimism              0.366    17.011    
                         clock uncertainty           -0.075    16.936    
    SLICE_X139Y229       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    16.942    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret__1
  -------------------------------------------------------------------
                         required time                         16.942    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__18/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.046ns  (logic 1.866ns (16.892%)  route 9.180ns (83.108%))
  Logic Levels:           23  (LUT2=1 LUT4=5 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 16.641 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.047ns, distribution 1.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.675    14.728    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X111Y229       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.127    14.855 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1/O
                         net (fo=10, routed)          0.753    15.608    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1_n_0
    SLICE_X138Y234       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    15.725 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__18_i_1/O
                         net (fo=1, routed)           0.053    15.778    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__18_i_1_n_0
    SLICE_X138Y234       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.891    16.641    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X138Y234       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__18/C
                         clock pessimism              0.366    17.007    
                         clock uncertainty           -0.075    16.931    
    SLICE_X138Y234       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    16.939    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__18
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__19/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 1.867ns (16.917%)  route 9.169ns (83.083%))
  Logic Levels:           23  (LUT2=1 LUT4=5 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 16.648 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.898ns (routing 1.047ns, distribution 1.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.675    14.728    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X111Y229       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.127    14.855 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1/O
                         net (fo=10, routed)          0.737    15.592    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1_n_0
    SLICE_X138Y232       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.118    15.710 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__19_i_1/O
                         net (fo=1, routed)           0.058    15.768    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__19_i_1_n_0
    SLICE_X138Y232       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__19/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.898    16.648    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X138Y232       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__19/C
                         clock pessimism              0.366    17.014    
                         clock uncertainty           -0.075    16.938    
    SLICE_X138Y232       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    16.946    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__19
  -------------------------------------------------------------------
                         required time                         16.946    
                         arrival time                         -15.768    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__7/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 2.167ns (19.652%)  route 8.860ns (80.348%))
  Logic Levels:           25  (LUT2=1 LUT4=5 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 16.649 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.047ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.786    14.176    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X139Y231       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.134    14.310 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__4_i_19/O
                         net (fo=1, routed)           0.164    14.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__4_i_19_n_0
    SLICE_X138Y232       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.134    14.608 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__4_i_11/O
                         net (fo=4, routed)           0.297    14.905    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__4_i_11_n_0
    SLICE_X135Y232       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.121    15.026 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__7_i_8/O
                         net (fo=1, routed)           0.167    15.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__7_i_8_n_0
    SLICE_X135Y232       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.129    15.322 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__7_i_2/O
                         net (fo=1, routed)           0.261    15.583    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__7_i_2_n_0
    SLICE_X138Y233       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.118    15.701 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__7_i_1/O
                         net (fo=1, routed)           0.058    15.759    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__7_0
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.899    16.649    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__7/C
                         clock pessimism              0.366    17.014    
                         clock uncertainty           -0.075    16.939    
    SLICE_X138Y233       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    16.947    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__7
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__10/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        11.024ns  (logic 2.043ns (18.532%)  route 8.981ns (81.468%))
  Logic Levels:           25  (LUT2=1 LUT4=5 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 16.656 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.047ns, distribution 1.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.844    14.234    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X139Y230       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.121    14.355 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__2_i_17/O
                         net (fo=1, routed)           0.160    14.515    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__2_i_17_n_0
    SLICE_X138Y231       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.122    14.637 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__2_i_9/O
                         net (fo=4, routed)           0.367    15.004    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__2_i_9_n_0
    SLICE_X137Y232       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120    15.124 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__10_i_19/O
                         net (fo=1, routed)           0.219    15.343    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__10_i_19_n_0
    SLICE_X137Y232       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    15.371 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__10_i_5/O
                         net (fo=1, routed)           0.207    15.578    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__10_i_5_n_0
    SLICE_X136Y229       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.121    15.699 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[350]_fret_fret__10_i_1/O
                         net (fo=1, routed)           0.057    15.756    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__10_0
    SLICE_X136Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.906    16.656    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X136Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__10/C
                         clock pessimism              0.366    17.022    
                         clock uncertainty           -0.075    16.946    
    SLICE_X136Y229       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007    16.953    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[350]_fret_fret__10
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__17/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        10.999ns  (logic 1.869ns (16.992%)  route 9.130ns (83.008%))
  Logic Levels:           23  (LUT2=1 LUT4=5 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 16.647 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.047ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.675    14.728    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X111Y229       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.127    14.855 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1/O
                         net (fo=10, routed)          0.697    15.552    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1_n_0
    SLICE_X137Y229       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.120    15.672 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__17_i_1/O
                         net (fo=1, routed)           0.059    15.731    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__17_i_1_n_0
    SLICE_X137Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__17/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.897    16.647    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X137Y229       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__17/C
                         clock pessimism              0.366    17.012    
                         clock uncertainty           -0.075    16.937    
    SLICE_X137Y229       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007    16.944    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__17
  -------------------------------------------------------------------
                         required time                         16.944    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__22/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        10.995ns  (logic 1.836ns (16.699%)  route 9.159ns (83.301%))
  Logic Levels:           23  (LUT2=1 LUT4=5 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 16.649 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.047ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.675    14.728    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X111Y229       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.127    14.855 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1/O
                         net (fo=10, routed)          0.732    15.587    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1_n_0
    SLICE_X138Y233       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.087    15.674 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__22_i_1/O
                         net (fo=1, routed)           0.053    15.727    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__22_i_1_n_0
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__22/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.899    16.649    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__22/C
                         clock pessimism              0.366    17.014    
                         clock uncertainty           -0.075    16.939    
    SLICE_X138Y233       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    16.947    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__22
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__21/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 1.866ns (17.021%)  route 9.097ns (82.979%))
  Logic Levels:           23  (LUT2=1 LUT4=5 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 16.649 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.047ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.572    13.962    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X126Y228       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091    14.053 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_i_1/O
                         net (fo=127, routed)         0.675    14.728    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/reset_sync_reg_4
    SLICE_X111Y229       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.127    14.855 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1/O
                         net (fo=10, routed)          0.670    15.525    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret__122_i_1_n_0
    SLICE_X136Y232       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    15.642 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__21_i_1/O
                         net (fo=1, routed)           0.053    15.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__21_i_1_n_0
    SLICE_X136Y232       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__21/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.899    16.649    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X136Y232       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__21/C
                         clock pessimism              0.366    17.015    
                         clock uncertainty           -0.075    16.939    
    SLICE_X136Y232       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    16.947    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__21
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -15.695    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__8/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        10.959ns  (logic 2.000ns (18.250%)  route 8.959ns (81.750%))
  Logic Levels:           25  (LUT2=1 LUT4=5 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 16.649 - 12.500 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.183ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.047ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.247     4.732    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/clk_out1
    SLICE_X140Y310       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y310       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     4.825 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3/Q
                         net (fo=1, routed)           0.368     5.193    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.active_set_id_reg_reg[1]_fret__3_n_0
    SLICE_X140Y310       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.075     5.268 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24/O
                         net (fo=1, routed)           0.217     5.485    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_24_n_0
    SLICE_X134Y310       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.027     5.512 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tlb_entries[1][3]_i_9__0/O
                         net (fo=1, routed)           1.059     6.571    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]_4
    SLICE_X84Y252        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.119     6.690 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][3]_i_3/O
                         net (fo=6, routed)           0.184     6.874    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[4]
    SLICE_X84Y252        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117     6.991 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.190     7.181    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_acc_reg_reg[2][1]
    SLICE_X88Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.028     7.209 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_3__0/O
                         net (fo=89, routed)          0.527     7.736    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_S_reg_reg
    SLICE_X106Y244       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088     7.824 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1__1/O
                         net (fo=188, routed)         0.570     8.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/fast_command_bypass_control_info_reg_reg[2][19]
    SLICE_X96Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.079     8.473 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[118]_i_16/O
                         net (fo=12, routed)          0.235     8.708    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[71]
    SLICE_X96Y230        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     8.829 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_37__0/O
                         net (fo=12, routed)          0.565     9.394    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[64]
    SLICE_X116Y231       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     9.467 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_1_56_69_i_39/O
                         net (fo=1, routed)           0.354     9.821    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_4
    SLICE_X114Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.029     9.850 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29/O
                         net (fo=1, routed)           0.238    10.088    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_29_n_0
    SLICE_X114Y223       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129    10.217 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1/O
                         net (fo=3, routed)           0.257    10.474    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_56_69_i_26__1_n_0
    SLICE_X114Y223       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027    10.501 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[373]_i_6/O
                         net (fo=4, routed)           0.316    10.817    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2_1
    SLICE_X114Y207       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    10.845 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163/O
                         net (fo=1, routed)           0.206    11.051    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_3__163_n_0
    SLICE_X112Y206       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085    11.136 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.OutportGroup_0.iunit_register_file_read_access_response_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/CapEqOne.non_zero_i_2__2/O
                         net (fo=12, routed)          0.306    11.443    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_150
    SLICE_X113Y203       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.471 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[11].placeBlock.pI/CapEqOne.non_zero_i_7__0/O
                         net (fo=1, routed)           0.224    11.695    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_1
    SLICE_X113Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074    11.769 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__0/O
                         net (fo=58, routed)          0.306    12.075    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X109Y201       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094    12.169 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__4/O
                         net (fo=2, routed)           0.266    12.435    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/in_trans_place
    SLICE_X108Y201       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.051    12.486 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[2]_i_3__17/O
                         net (fo=10, routed)          0.342    12.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.fsm_state_reg_0
    SLICE_X108Y208       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080    12.908 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9548_phi_seq_2193_block.phi_stmt_9548_phi_seq_2193/trigForkSample/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=468, routed)         0.396    13.304    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_2
    SLICE_X106Y222       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    13.390 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_i_3/O
                         net (fo=79, routed)          0.856    14.246    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_0
    SLICE_X146Y231       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.049    14.295 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__6_i_16/O
                         net (fo=1, routed)           0.262    14.557    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__6_i_16_n_0
    SLICE_X144Y233       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.088    14.645 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__6_i_8/O
                         net (fo=4, routed)           0.270    14.915    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__6_i_8_n_0
    SLICE_X137Y233       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.141    15.056 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_19/O
                         net (fo=1, routed)           0.204    15.260    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_19_n_0
    SLICE_X137Y233       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.074    15.334 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_5/O
                         net (fo=1, routed)           0.169    15.503    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_5_n_0
    SLICE_X138Y233       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117    15.620 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_1/O
                         net (fo=1, routed)           0.071    15.691    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_fret_fret_fret__8_i_1_n_0
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.899    16.649    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X138Y233       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__8/C
                         clock pessimism              0.366    17.014    
                         clock uncertainty           -0.075    16.939    
    SLICE_X138Y233       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    16.947    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_fret_fret_fret__8
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.083ns (29.468%)  route 0.199ns (70.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.853ns (routing 0.724ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.873ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.853     2.707    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.dly/clk_out1
    SLICE_X69Y284        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y284        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.756 r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.dly/UnitDelay.ack_reg/Q
                         net (fo=5, routed)           0.182     2.938    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.pI/placegen[2].placeBlock.place_pred
    SLICE_X70Y283        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034     2.972 r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/execute_job_CP_565.execute_job_cp_element_group_46.gj_execute_job_cp_element_group_46/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1__2961/O
                         net (fo=1, routed)           0.017     2.989    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/CapEqOne.non_zero_reg_1
    SLICE_X70Y283        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.231     3.383    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/clk_out1
    SLICE_X70Y283        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/CapEqOne.non_zero_reg/C
                         clock pessimism             -0.441     2.942    
    SLICE_X70Y283        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.977    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.access_mem_128_call_group_0_accessRegulator_1/reqPlace/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.080ns (26.736%)  route 0.219ns (73.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.850ns (routing 0.724ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.873ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.850     2.704    ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X73Y285        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y285        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.752 r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/Q
                         net (fo=3, routed)           0.195     2.947    ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/Q[15]
    SLICE_X75Y282        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.032     2.979 r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[83]_i_1__11/O
                         net (fo=1, routed)           0.024     3.003    ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/D[83]
    SLICE_X75Y282        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.237     3.388    ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X75Y282        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[83]/C
                         clock pessimism             -0.441     2.947    
    SLICE_X75Y282        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     2.981    ajitVCK_i/fpga_top_0/U0/accelerator_inst/access_mem_128_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[83]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/bpbV3_daemon_CP_906.cp_element_75_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.082ns (25.458%)  route 0.240ns (74.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.993ns (routing 0.724ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.873ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.993     2.847    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/bpbV3_daemon_CP_906.cp_element_75_delay/clk_out1
    SLICE_X116Y284       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/bpbV3_daemon_CP_906.cp_element_75_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y284       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.897 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/bpbV3_daemon_CP_906.cp_element_75_delay/UnitDelay.ack_reg/Q
                         net (fo=18, routed)          0.216     3.113    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_1__8/I2
    SLICE_X116Y269       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.032     3.145 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_1__8/LUT6/O
                         net (fo=1, routed)           0.024     3.169    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_1__8_n_1
    SLICE_X116Y269       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.393     3.545    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X116Y269       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]/C
                         clock pessimism             -0.441     3.103    
    SLICE_X116Y269       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.138    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.next_update_command_d_1932_1846_buf_block.next_update_command_d_1932_1846_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.060ns (19.544%)  route 0.247ns (80.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.833ns (routing 0.724ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.873ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.833     2.687    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X80Y284        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y284        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.737 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/Q
                         net (fo=1, routed)           0.096     2.833    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][63]_0[24]
    SLICE_X80Y284        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.010     2.843 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1__9/O
                         net (fo=2, routed)           0.151     2.994    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/data_in[24]
    SLICE_X80Y281        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.218     3.370    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X80Y281        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][24]/C
                         clock pessimism             -0.441     2.928    
    SLICE_X80Y281        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     2.963    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/noBypass.read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.082ns (26.691%)  route 0.225ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.833ns (routing 0.724ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.873ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.833     2.687    ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X80Y284        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y284        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.737 r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, routed)           0.093     2.830    ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
    SLICE_X80Y284        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.032     2.862 r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/noBypass.read_data[12]_i_1__55/O
                         net (fo=2, routed)           0.132     2.995    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/noBypass.read_data_reg[31]_1[12]
    SLICE_X80Y280        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/noBypass.read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.218     3.370    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/clk_out1
    SLICE_X80Y280        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/noBypass.read_data_reg[12]/C
                         clock pessimism             -0.441     2.928    
    SLICE_X80Y280        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     2.963    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[1].ulreg/noBypass.read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.059ns (18.910%)  route 0.253ns (81.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.830ns (routing 0.724ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.873ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.830     2.684    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X81Y285        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y285        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     2.734 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/Q
                         net (fo=1, routed)           0.094     2.828    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][63][19]
    SLICE_X82Y285        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.009     2.837 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/PERIPH_MEM_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__9/O
                         net (fo=2, routed)           0.159     2.996    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/data_in[19]
    SLICE_X82Y282        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.218     3.370    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X82Y282        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]/C
                         clock pessimism             -0.441     2.928    
    SLICE_X82Y282        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     2.963    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/CORE_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/noBypass.read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.082ns (26.517%)  route 0.227ns (73.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.833ns (routing 0.724ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.873ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.833     2.687    ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X80Y284        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y284        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.737 r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/Q
                         net (fo=1, routed)           0.093     2.830    ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/Q[12]
    SLICE_X80Y284        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.032     2.862 r  ajitVCK_i/fpga_top_0/U0/processor_inst/AFB_BUS_RESPONSE_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/noBypass.read_data[12]_i_1__55/O
                         net (fo=2, routed)           0.134     2.997    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/noBypass.read_data_reg[31]_0[12]
    SLICE_X80Y280        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/noBypass.read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.218     3.370    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/clk_out1
    SLICE_X80Y280        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/noBypass.read_data_reg[12]/C
                         clock pessimism             -0.441     2.928    
    SLICE_X80Y280        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.035     2.963    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/acb_afb_bridge_inst/acb_afb_bridge_daemon_instance/data_path.InportGroup_0.AFB_BUS_RESPONSE_read_0/ProTx[0].ulreg/noBypass.read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.operator_alignDivisorToDividendRevised_6697_block.call_stmt_7489_call/data_path.W_SHIFTED_DIVIDEND_1661_inst_block.W_SHIFTED_DIVIDEND_1661_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      2.041ns (routing 0.724ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.873ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.041     2.895    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.operator_alignDivisorToDividendRevised_6697_block.call_stmt_7489_call/data_path.W_SHIFTED_DIVIDEND_1661_inst_block.W_SHIFTED_DIVIDEND_1661_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X119Y198       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.operator_alignDivisorToDividendRevised_6697_block.call_stmt_7489_call/data_path.W_SHIFTED_DIVIDEND_1661_inst_block.W_SHIFTED_DIVIDEND_1661_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y198       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     2.944 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.operator_alignDivisorToDividendRevised_6697_block.call_stmt_7489_call/data_path.W_SHIFTED_DIVIDEND_1661_inst_block.W_SHIFTED_DIVIDEND_1661_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/Q
                         net (fo=1, routed)           0.110     3.054    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[60]
    SLICE_X121Y198       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.391     3.542    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X121Y198       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]/C
                         clock pessimism             -0.556     2.986    
    SLICE_X121Y198       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     3.021    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.W_address_234_delayed_9_0_227_inst_block.W_address_234_delayed_9_0_227_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/RevisedCaseBlocking.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Net Delay (Source):      1.870ns (routing 0.724ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.873ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.870     2.724    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.W_address_234_delayed_9_0_227_inst_block.W_address_234_delayed_9_0_227_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/RevisedCaseBlocking.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_13/WCLK
    SLICE_X75Y283        RAMD32                                       r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.W_address_234_delayed_9_0_227_inst_block.W_address_234_delayed_9_0_227_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/RevisedCaseBlocking.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y283        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.834 r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.W_address_234_delayed_9_0_227_inst_block.W_address_234_delayed_9_0_227_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/RevisedCaseBlocking.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.017     2.851    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[147]_0[141]
    SLICE_X75Y283        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.231     3.382    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X75Y283        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[141]/C
                         clock pessimism             -0.601     2.781    
    SLICE_X75Y283        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.816    ajitVCK_i/fpga_top_0/U0/accelerator_inst/execute_job_instance/data_path.access_mem_128_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/mem_array_reg_0_31_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/dob_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Net Delay (Source):      1.851ns (routing 0.724ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.216ns (routing 0.873ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.851     2.705    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/mem_array_reg_0_31_0_13/WCLK
    SLICE_X107Y210       RAMD32                                       r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/mem_array_reg_0_31_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y210       RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.815 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/mem_array_reg_0_31_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.017     2.832    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/dob0[13]
    SLICE_X107Y210       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/dob_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.216     3.368    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/clk_out1
    SLICE_X107Y210       FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/dob_reg[13]/C
                         clock pessimism             -0.606     2.762    
    SLICE_X107Y210       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.797    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/bb/dpramInst/ifVivado.vivadobb/dob_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y68  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y69  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y70  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y71  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X2Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X2Y73  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_1/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X2Y74  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_2/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X2Y75  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_3/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK  n/a            1.818         12.500      10.682     URAM288_X1Y73  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y68  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y68  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y69  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y69  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y70  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y70  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y71  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3/CLK
Low Pulse Width   Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y71  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X2Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X2Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y68  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y68  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y69  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK
High Pulse Width  Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y69  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK
High Pulse Width  Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y70  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2/CLK
High Pulse Width  Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y70  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2/CLK
High Pulse Width  Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y71  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3/CLK
High Pulse Width  Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X1Y71  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3/CLK
High Pulse Width  Slow    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X2Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK  n/a            0.666         6.250       5.584      URAM288_X2Y72  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        9.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[5]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[5]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[7]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.106ns (3.730%)  route 2.736ns (96.270%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 16.447 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.047ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.136     7.329    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X53Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.697    16.447    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X53Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[7]/C
                         clock pessimism              0.371    16.818    
                         clock uncertainty           -0.075    16.743    
    SLICE_X53Y293        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.108    16.635    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[7]
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.106ns (3.737%)  route 2.731ns (96.263%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 16.442 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.047ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.131     7.324    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X53Y294        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.692    16.442    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X53Y294        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[4]/C
                         clock pessimism              0.371    16.813    
                         clock uncertainty           -0.075    16.738    
    SLICE_X53Y294        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108    16.630    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[4]
  -------------------------------------------------------------------
                         required time                         16.630    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.106ns (3.737%)  route 2.731ns (96.263%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 16.442 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.047ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.131     7.324    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X53Y294        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.692    16.442    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X53Y294        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[6]/C
                         clock pessimism              0.371    16.813    
                         clock uncertainty           -0.075    16.738    
    SLICE_X53Y294        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108    16.630    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[6]
  -------------------------------------------------------------------
                         required time                         16.630    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout1_primitive rise@12.500ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.106ns (3.737%)  route 2.731ns (96.263%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 16.442 - 12.500 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.075ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.151ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.183ns, distribution 1.819ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.047ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.002     4.487    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     4.578 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.600     5.178    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.015     5.193 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       2.131     7.324    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X53Y294        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     12.500    12.500 r  
    IOB_X4Y0                                          0.000    12.500 r  clk_p_0 (IN)
                         net (fo=0)                   0.000    12.500    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266    12.766 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550    13.316    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    13.311 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376    13.687    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    13.750 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.692    16.442    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X53Y294        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[7]/C
                         clock pessimism              0.371    16.813    
                         clock uncertainty           -0.075    16.738    
    SLICE_X53Y294        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.108    16.630    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[7]
  -------------------------------------------------------------------
                         required time                         16.630    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  9.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[0]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[1]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[2]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/RD_reg
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[3]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/BUFFER8_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X54Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X54Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X54Y293        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X52Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X52Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X52Y293        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.061ns (3.611%)  route 1.628ns (96.389%))
  Logic Levels:           1  (BUFG_FABRIC=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.857ns (routing 0.724ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.873ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.857     2.711    ajitVCK_i/fpga_top_0/U0/CLK
    SLICE_X76Y146        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.761 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.310     3.071    ajitVCK_i/fpga_top_0/U0/Q_replN
    BUFG_FABRIC_X0Y24    BUFG_FABRIC (Prop_BUFG_FABRIC_I_O)
                                                      0.011     3.082 f  ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=28929, routed)       1.318     4.400    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X52Y293        FDCE                                         f  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.217     3.369    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X52Y293        FDCE                                         r  ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/C
                         clock pessimism             -0.446     2.922    
    SLICE_X52Y293        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     2.929    ajitVCK_i/fpga_top_0/U0/i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  1.471    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            CPU_MODE_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.156ns  (logic 3.261ns (63.245%)  route 1.895ns (36.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Source):      3.057ns (routing 1.183ns, distribution 1.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.057     4.543    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/clk_out1
    SLICE_X73Y216        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y216        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     4.634 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/Q
                         net (fo=1, routed)           1.895     6.529    CPU_MODE_0_OBUF[1]
    IOB_X14Y9            OBUF (Prop_IOB_M_HDIOB_I_O)
                                                      3.170     9.699 r  CPU_MODE_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.699    CPU_MODE_0[1]
    IOB_X14Y9                                                         r  CPU_MODE_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            CPU_MODE_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.122ns  (logic 3.266ns (63.763%)  route 1.856ns (36.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Source):      3.057ns (routing 1.183ns, distribution 1.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       3.057     4.543    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/clk_out1
    SLICE_X73Y216        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y216        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     4.633 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/Q
                         net (fo=1, routed)           1.856     6.489    CPU_MODE_0_OBUF[0]
    IOB_X14Y9            OBUF (Prop_IOB_S_HDIOB_I_O)
                                                      3.176     9.665 r  CPU_MODE_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.665    CPU_MODE_0[0]
    IOB_X14Y9                                                         r  CPU_MODE_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            CPU_MODE_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.421ns (56.518%)  route 1.093ns (43.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Source):      1.890ns (routing 0.724ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.890     2.744    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/clk_out1
    SLICE_X73Y216        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y216        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.793 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[0]/Q
                         net (fo=1, routed)           1.093     3.886    CPU_MODE_0_OBUF[0]
    IOB_X14Y9            OBUF (Prop_IOB_S_HDIOB_I_O)
                                                      1.372     5.258 r  CPU_MODE_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.258    CPU_MODE_0[0]
    IOB_X14Y9                                                         r  CPU_MODE_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            CPU_MODE_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.419ns (56.259%)  route 1.103ns (43.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Source):      1.890ns (routing 0.724ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.245     0.245 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.349     0.594    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.560 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.249     0.809    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.854 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       1.890     2.744    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/clk_out1
    SLICE_X73Y216        FDRE                                         r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y216        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     2.794 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/irlResetPmode_0_0/PMODES_buffer_reg[1]/Q
                         net (fo=1, routed)           1.103     3.897    CPU_MODE_0_OBUF[1]
    IOB_X14Y9            OBUF (Prop_IOB_M_HDIOB_I_O)
                                                      1.369     5.266 r  CPU_MODE_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.266    CPU_MODE_0[1]
    IOB_X14Y9                                                         r  CPU_MODE_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay          6140 Endpoints
Min Delay          6140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.095ns (21.654%)  route 3.962ns (78.346%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.602ns (routing 1.047ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.584     4.523    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X104Y259       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.656 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_56__0/O
                         net (fo=1, routed)           0.401     5.057    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[49]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.602     3.851    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKU

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.088ns (21.537%)  route 3.964ns (78.463%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.605ns (routing 1.047ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.584     4.523    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X104Y259       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.126     4.649 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_47/O
                         net (fo=1, routed)           0.403     5.052    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DINBDIN[13]
    RAMB36_X2Y66         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.605     3.854    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y66         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKU

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.085ns (21.509%)  route 3.959ns (78.491%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.599ns (routing 1.047ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.578     4.516    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X104Y259       LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.123     4.639 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_57__0/O
                         net (fo=1, routed)           0.405     5.044    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[48]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.599     3.848    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.041ns  (logic 1.083ns (21.482%)  route 3.958ns (78.518%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.602ns (routing 1.047ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.578     4.516    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X104Y259       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.121     4.637 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_48/O
                         net (fo=1, routed)           0.404     5.041    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DINBDIN[12]
    RAMB36_X2Y66         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.602     3.851    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y66         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[12]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.076ns (21.567%)  route 3.913ns (78.433%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.600ns (routing 1.047ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.164     3.902    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     3.990 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80/O
                         net (fo=131, routed)         0.481     4.471    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80_n_0
    SLICE_X108Y261       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.053     4.524 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_29__0/O
                         net (fo=1, routed)           0.465     4.989    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[12]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.600     3.849    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKARDCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 1.056ns (21.192%)  route 3.927ns (78.808%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.599ns (routing 1.047ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.553     4.492    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X115Y260       LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.586 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_63__0/O
                         net (fo=1, routed)           0.397     4.983    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[42]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.599     3.848    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[3]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 1.083ns (21.762%)  route 3.894ns (78.238%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.601ns (routing 1.047ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.479     4.418    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X104Y261       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.121     4.539 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_38/O
                         net (fo=1, routed)           0.438     4.977    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[3]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.601     3.850    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKARDCLKU

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 1.149ns (23.148%)  route 3.815ns (76.852%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.599ns (routing 1.047ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.164     3.902    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     3.990 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80/O
                         net (fo=131, routed)         0.419     4.409    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80_n_0
    SLICE_X109Y260       LUT5 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.126     4.535 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_67/O
                         net (fo=1, routed)           0.429     4.964    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[38]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.599     3.848    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKBWRCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[16]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 1.085ns (21.859%)  route 3.879ns (78.141%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.600ns (routing 1.047ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.174     3.912    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.027     3.939 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78/O
                         net (fo=130, routed)         0.549     4.488    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_78_n_0
    SLICE_X114Y260       LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.123     4.611 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_25__0/O
                         net (fo=1, routed)           0.353     4.964    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[16]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.600     3.849    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKARDCLKL

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[22]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.105ns (22.332%)  route 3.843ns (77.668%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=1 LUT6=5 LUTCY1=1)
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.600ns (routing 1.047ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       LUTCY2                       0.000     0.000 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13/LUTCY2_INST/GE
                         net (fo=1, routed)           0.009     0.009    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_13_n_0
    SLICE_X122Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEH_COUTH)
                                                      0.059     0.068 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.phi_stmt_5345.phi/noBypass.read_data_reg[140]_i_3/COUTH
                         net (fo=2, routed)           0.287     0.355    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X120Y267       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     0.474 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=38, routed)          0.346     0.820    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/data_path.InportGroup_1.guard_vector
    SLICE_X117Y275       LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.141     0.961 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/ifetch_main_daemon_CP_1410.ifetch_main_daemon_cp_element_group_161.gj_ifetch_main_daemon_cp_element_group_161/placegen[4].placeBlock.pI/mem_array_reg_0_63_0_6_i_19__1/O
                         net (fo=97, routed)          0.713     1.674    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X112Y266       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     1.753 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_addr_reg[26]_i_1__0/O
                         net (fo=7, routed)           0.455     2.207    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/I2
    SLICE_X110Y270       LUTCY1 (Prop_H5LUT_SLICEL_I2_PROP)
                                                      0.077     2.284 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.285    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_70__0_n_3
    SLICE_X110Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     2.413 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0/COUTH
                         net (fo=3, routed)           0.001     2.414    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_52__0_n_3
    SLICE_X110Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     2.466 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1/COUTB
                         net (fo=3, routed)           0.377     2.844    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_30__1_n_0
    SLICE_X114Y271       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073     2.917 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_6_i_22__1/O
                         net (fo=10, routed)          0.322     3.239    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var0__2
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.088     3.327 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93/O
                         net (fo=1, routed)           0.292     3.619    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_93_n_0
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.119     3.738 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_84/O
                         net (fo=2, routed)           0.164     3.902    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/rd_enable_reg_reg_7
    SLICE_X112Y269       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     3.990 f  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80/O
                         net (fo=131, routed)         0.470     4.460    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_80_n_0
    SLICE_X115Y259       LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.082     4.542 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_i_19__0/O
                         net (fo=1, routed)           0.406     4.948    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[22]
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.266     0.266 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.550     0.816    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     0.811 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.187    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.250 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.600     3.849    ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB36_X2Y65         RAMB36E5_INT                                 r  ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg/CLKARDCLKL





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[17]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[17]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[17]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[17]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[18]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[18]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[18]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[18]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[19]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[19]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[19]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[19]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[20]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[20]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[20]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[20]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[21]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[21]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.996ns (routing 1.183ns, distribution 1.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[21]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[21]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.290     0.290 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.631     0.921    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     0.972 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.435     1.407    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.485 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.996     4.481    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[22]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[22]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[22]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[22]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[23]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[23]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[23]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[23]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[24]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[24]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[24]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[24]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[25]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[25]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_A[25]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrA_1[25]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK

Slack:                    inf
  Source:                 ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_B[21]
                            (internal pin)
  Destination:            ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_B[21]
                            (rising edge-triggered cell URAM288E5 clocked by clkout1_primitive  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.746ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.619ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.317ns
  Clock Net Delay (Destination): 2.184ns (routing 0.873ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X1Y68        URAM288E5                    0.000     0.000 r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0/CAS_OUT_ADDR_B[21]
                         net (fo=1, routed)           0.000     0.000    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1_Cas_AddrB_1[21]
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CAS_IN_ADDR_B[21]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  clk_p_0 (IN)
                         net (fo=0)                   0.000     0.000    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clk_in1_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.295     0.295 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/IBUFDS_clkin1_inst/O
                         net (fo=1, routed)           0.448     0.743    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkin1_primitive
    MMCM_X0Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.772 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.318     1.090    ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.151 r  ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=48544, routed)       2.184     3.335    ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/clk_out1
    URAM288_X1Y69        URAM288E5                                    r  ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1/CLK





