{
  "Top": "rv32i_pp_ip",
  "RtlTop": "rv32i_pp_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "rv32i_pp_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "start_pc": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "code_ram": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_ram": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "data_ram",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "nb_instruction": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "rv32i_pp_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "0",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rv32i_pp_ip",
    "Version": "1.0",
    "DisplayName": "Rv32i_pp_ip",
    "Revision": "2113725916",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_rv32i_pp_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/wb.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/rv32i_pp_ip.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch_decode.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/compute.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_rv32i_pp_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/rv32i_pp_ip_control_s_axi.vhd",
      "impl\/vhdl\/rv32i_pp_ip_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/rv32i_pp_ip_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/rv32i_pp_ip_sparsemux_15_6_32_1_1.vhd",
      "impl\/vhdl\/rv32i_pp_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/rv32i_pp_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rv32i_pp_ip_control_s_axi.v",
      "impl\/verilog\/rv32i_pp_ip_flow_control_loop_pipe.v",
      "impl\/verilog\/rv32i_pp_ip_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/rv32i_pp_ip_sparsemux_15_6_32_1_1.v",
      "impl\/verilog\/rv32i_pp_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/rv32i_pp_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/data\/rv32i_pp_ip.mdd",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/data\/rv32i_pp_ip.tcl",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/data\/rv32i_pp_ip.yaml",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/xrv32i_pp_ip.c",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/xrv32i_pp_ip.h",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/xrv32i_pp_ip_hw.h",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/xrv32i_pp_ip_linux.c",
      "impl\/misc\/drivers\/rv32i_pp_ip_v1_0\/src\/xrv32i_pp_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/rv32i_pp_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "19",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "code_ram": {
          "offset": "131072",
          "range": "131072"
        },
        "data_ram": {
          "offset": "262144",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "start_pc",
          "access": "W",
          "description": "Data signal of start_pc",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start_pc",
              "access": "W",
              "description": "Bit 31 to 0 of start_pc"
            }]
        },
        {
          "offset": "0x18",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x1c",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x2c",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "262144",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rv32i_pp_ip",
      "BindInstances": "pc_fu_1142_p3 f_to_f_fu_1763_p2 f_to_e_d_i_is_load_fu_1828_p2 f_to_e_d_i_is_store_fu_1834_p2 f_to_e_d_i_is_branch_fu_1840_p2 f_to_e_d_i_is_jalr_fu_1846_p2 f_to_e_d_i_is_jal_fu_1852_p2 f_to_e_d_i_is_ret_fu_1858_p2 f_to_e_d_i_is_lui_fu_1864_p2 f_to_e_d_i_is_op_imm_fu_1870_p2 icmp_ln21_fu_1876_p2 or_ln21_fu_1882_p2 f_to_e_d_i_has_no_dest_fu_1888_p2 f_to_e_d_i_is_r_type_fu_2432_p2 sparsemux_65_5_32_1_1_U1 sparsemux_65_5_32_1_1_U2 or_ln30_fu_1442_p2 xor_ln30_fu_1448_p2 icmp_ln31_fu_1454_p2 icmp_ln31_1_fu_1460_p2 and_ln30_fu_1466_p2 m_bp_1_fu_1472_p2 xor_ln32_fu_1478_p2 or_ln32_fu_1484_p2 xor_ln32_1_fu_1490_p2 icmp_ln33_fu_1496_p2 and_ln32_fu_1502_p2 w_bp_1_fu_1508_p2 bypass_rs1_fu_1514_p2 icmp_ln36_fu_1520_p2 icmp_ln36_1_fu_1526_p2 and_ln35_fu_1532_p2 m_bp_2_fu_1538_p2 icmp_ln38_fu_1544_p2 and_ln37_fu_1550_p2 w_bp_2_fu_1556_p2 bypass_rs2_fu_1562_p2 select_ln8_fu_1568_p3 rv1_fu_1576_p3 select_ln8_1_fu_1588_p3 rv2_fu_1596_p3 grp_fu_810_p2 grp_fu_815_p2 xor_ln23_fu_1977_p2 grp_fu_815_p2 icmp_ln16_fu_1984_p2 icmp_ln14_fu_1989_p2 grp_fu_810_p2 xor_ln29_fu_1994_p2 taken_branch_fu_2001_p2 rs_fu_2015_p3 shift_1_fu_2026_p3 result_12_fu_2033_p2 result_9_fu_2042_p2 result_10_fu_2047_p2 result_11_fu_2052_p3 result_8_fu_2060_p2 result_7_fu_2065_p2 result_6_fu_2074_p2 result_5_fu_2087_p2 and_ln46_fu_2092_p2 result_2_fu_2098_p2 result_3_fu_2103_p2 result_4_fu_2108_p3 result_fu_2116_p2 npc4_fu_2577_p2 result_16_fu_2587_p2 result_17_fu_2593_p3 grp_fu_820_p2 grp_fu_820_p2 result_19_fu_2601_p3 or_ln85_fu_2619_p2 result_21_fu_2623_p3 npc_fu_2121_p2 j_b_target_pc_fu_2137_p2 add_ln127_fu_2143_p2 select_ln139_fu_2631_p3 select_ln133_fu_2638_p3 xor_ln92_fu_2158_p2 icmp_ln93_fu_2164_p2 xor_ln92_1_fu_2170_p2 xor_ln92_2_fu_2644_p2 icmp_ln93_1_fu_2648_p2 xor_ln94_fu_2176_p2 xor_ln94_1_fu_2182_p2 xor_ln94_2_fu_2188_p2 xor_ln94_3_fu_2194_p2 icmp_ln97_fu_2653_p2 xor_ln98_fu_2658_p2 xor_ln98_1_fu_2664_p2 or_ln98_fu_2669_p2 icmp_ln99_fu_2675_p2 and_ln99_1_fu_2679_p2 and_ln99_fu_2685_p2 icmp_ln100_fu_2691_p2 and_ln100_1_fu_2695_p2 and_ln100_2_fu_2699_p2 and_ln100_fu_2705_p2 or_ln102_fu_2711_p2 or_ln102_1_fu_2716_p2 or_ln102_2_fu_2720_p2 e_to_f_set_pc_fu_2726_p2 e_to_m_result_fu_2736_p3 icmp_ln31_2_fu_2248_p2 icmp_ln31_3_fu_2253_p2 icmp_ln31_4_fu_2258_p2 sparsemux_9_3_8_1_1_U3 h_fu_2305_p3 sel_tmp5_fu_2320_p2 icmp_ln44_fu_2326_p2 and_ln44_fu_2331_p2 icmp_ln44_1_fu_2337_p2 and_ln44_1_fu_2342_p2 icmp_ln44_2_fu_2348_p2 and_ln44_2_fu_2353_p2 icmp_ln44_3_fu_2359_p2 and_ln44_3_fu_2364_p2 icmp_ln44_4_fu_2370_p2 and_ln44_4_fu_2375_p2 sparsemux_15_6_32_1_1_U4 shl_ln79_fu_1665_p2 shl_ln79_2_fu_1683_p2 shl_ln76_fu_1697_p2 shl_ln76_2_fu_1715_p2 nb_instruction xor_ln21_fu_2888_p2 icmp_ln21_2_fu_2893_p2 or_ln21_2_fu_2898_p2 or_ln21_3_fu_2904_p2 add_ln53_fu_2920_p2 control_s_axi_U"
    },
    "Info": {"rv32i_pp_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"rv32i_pp_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.031"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "45",
          "FF": "2296",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3945",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-08 16:16:36 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
