

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Tue Jul 11 11:48:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11395895|  11395895| 0.114 sec | 0.114 sec |  11395895|  11395895|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_conv_2_fu_114      |conv_2      |  9339271|  9339271| 93.393 ms | 93.393 ms |  9339271|  9339271|   none  |
        |grp_dense_fu_186       |dense       |    80083|    80083|  0.801 ms |  0.801 ms |    80083|    80083|   none  |
        |grp_conv_1_fu_196      |conv_1      |  1946887|  1946887| 19.469 ms | 19.469 ms |  1946887|  1946887|   none  |
        |grp_max_pool_1_fu_208  |max_pool_1  |    21636|    21636|  0.216 ms |  0.216 ms |    21636|    21636|   none  |
        |grp_max_pool_2_fu_214  |max_pool_2  |     6404|     6404| 64.040 us | 64.040 us |     6404|     6404|   none  |
        |grp_flat_fu_220        |flat        |     1603|     1603| 16.030 us | 16.030 us |     1603|     1603|   none  |
        +-----------------------+------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 13 [1/1] (2.66ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn.cpp:14]   --->   Operation 13 'alloca' 'conv_1_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (2.66ns)   --->   "%max_pool_1_out = alloca [5408 x float], align 4" [cnn.cpp:17]   --->   Operation 14 'alloca' 'max_pool_1_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 15 [1/1] (2.66ns)   --->   "%conv_2_out = alloca [7744 x float], align 4" [cnn.cpp:20]   --->   Operation 15 'alloca' 'conv_2_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 16 [1/1] (2.66ns)   --->   "%max_pool_2_out = alloca [1600 x float], align 4" [cnn.cpp:23]   --->   Operation 16 'alloca' 'max_pool_2_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %input_r, [21632 x float]* %conv_1_out) nounwind" [cnn.cpp:15]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %input_r, [21632 x float]* %conv_1_out) nounwind" [cnn.cpp:15]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* %max_pool_1_out) nounwind" [cnn.cpp:18]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* %max_pool_1_out) nounwind" [cnn.cpp:18]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([5408 x float]* %max_pool_1_out, [7744 x float]* %conv_2_out) nounwind" [cnn.cpp:21]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([5408 x float]* %max_pool_1_out, [7744 x float]* %conv_2_out) nounwind" [cnn.cpp:21]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([7744 x float]* %conv_2_out, [1600 x float]* %max_pool_2_out) nounwind" [cnn.cpp:24]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([7744 x float]* %conv_2_out, [1600 x float]* %max_pool_2_out) nounwind" [cnn.cpp:24]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* %max_pool_2_out, [1600 x float]* @flat_array) nounwind" [cnn.cpp:27]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* %max_pool_2_out, [1600 x float]* @flat_array) nounwind" [cnn.cpp:27]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn.cpp:29]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %input_r) nounwind, !map !32"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !39"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn.cpp:29]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:30]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_1_out        (alloca       ) [ 0011100000000]
max_pool_1_out    (alloca       ) [ 0011111000000]
conv_2_out        (alloca       ) [ 0011111110000]
max_pool_2_out    (alloca       ) [ 0011111111100]
call_ln15         (call         ) [ 0000000000000]
call_ln18         (call         ) [ 0000000000000]
call_ln21         (call         ) [ 0000000000000]
call_ln24         (call         ) [ 0000000000000]
call_ln27         (call         ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000]
call_ln29         (call         ) [ 0000000000000]
ret_ln30          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_weights_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_weights_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_weights_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_2_weights_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_2_weights_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_2_weights_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_2_weights_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_weights_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_weights_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_weights_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_weights_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_weights_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_weights_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_weights_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_weights_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_28">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_29">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_30">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="flat_array">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_weights">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_1_out_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="max_pool_1_out_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_2_out_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="max_pool_2_out_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_conv_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="32" slack="0"/>
<pin id="120" dir="0" index="5" bw="32" slack="0"/>
<pin id="121" dir="0" index="6" bw="32" slack="0"/>
<pin id="122" dir="0" index="7" bw="32" slack="0"/>
<pin id="123" dir="0" index="8" bw="32" slack="0"/>
<pin id="124" dir="0" index="9" bw="32" slack="0"/>
<pin id="125" dir="0" index="10" bw="32" slack="0"/>
<pin id="126" dir="0" index="11" bw="32" slack="0"/>
<pin id="127" dir="0" index="12" bw="32" slack="0"/>
<pin id="128" dir="0" index="13" bw="32" slack="0"/>
<pin id="129" dir="0" index="14" bw="32" slack="0"/>
<pin id="130" dir="0" index="15" bw="32" slack="0"/>
<pin id="131" dir="0" index="16" bw="32" slack="0"/>
<pin id="132" dir="0" index="17" bw="32" slack="0"/>
<pin id="133" dir="0" index="18" bw="32" slack="0"/>
<pin id="134" dir="0" index="19" bw="32" slack="0"/>
<pin id="135" dir="0" index="20" bw="32" slack="0"/>
<pin id="136" dir="0" index="21" bw="32" slack="0"/>
<pin id="137" dir="0" index="22" bw="32" slack="0"/>
<pin id="138" dir="0" index="23" bw="32" slack="0"/>
<pin id="139" dir="0" index="24" bw="32" slack="0"/>
<pin id="140" dir="0" index="25" bw="32" slack="0"/>
<pin id="141" dir="0" index="26" bw="32" slack="0"/>
<pin id="142" dir="0" index="27" bw="32" slack="0"/>
<pin id="143" dir="0" index="28" bw="32" slack="0"/>
<pin id="144" dir="0" index="29" bw="32" slack="0"/>
<pin id="145" dir="0" index="30" bw="32" slack="0"/>
<pin id="146" dir="0" index="31" bw="32" slack="0"/>
<pin id="147" dir="0" index="32" bw="32" slack="0"/>
<pin id="148" dir="0" index="33" bw="32" slack="0"/>
<pin id="149" dir="0" index="34" bw="32" slack="0"/>
<pin id="150" dir="0" index="35" bw="32" slack="0"/>
<pin id="151" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_dense_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="32" slack="0"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_conv_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="32" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="0"/>
<pin id="202" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_max_pool_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_max_pool_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_flat_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="78" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="114" pin=9"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="114" pin=10"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="114" pin=11"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="114" pin=12"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="114" pin=13"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="114" pin=14"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="114" pin=15"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="114" pin=16"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="114" pin=17"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="114" pin=18"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="114" pin=19"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="114" pin=20"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="114" pin=21"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="114" pin=22"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="114" pin=23"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="114" pin=24"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="114" pin=25"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="114" pin=26"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="114" pin=27"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="114" pin=28"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="114" pin=29"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="114" pin=30"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="114" pin=31"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="114" pin=32"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="114" pin=33"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="114" pin=34"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="114" pin=35"/></net>

<net id="192"><net_src comp="90" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="98" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="88" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="74" pin="0"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {11 12 }
	Port: flat_array | {9 10 }
 - Input state : 
	Port: cnn : input_r | {1 2 }
	Port: cnn : conv_1_bias | {1 2 }
	Port: cnn : conv_1_weights_0 | {1 2 }
	Port: cnn : conv_2_bias | {5 6 }
	Port: cnn : conv_2_weights_0 | {5 6 }
	Port: cnn : conv_2_weights_1 | {5 6 }
	Port: cnn : conv_2_weights_2 | {5 6 }
	Port: cnn : conv_2_weights_3 | {5 6 }
	Port: cnn : conv_2_weights_4 | {5 6 }
	Port: cnn : conv_2_weights_5 | {5 6 }
	Port: cnn : conv_2_weights_6 | {5 6 }
	Port: cnn : conv_2_weights_7 | {5 6 }
	Port: cnn : conv_2_weights_8 | {5 6 }
	Port: cnn : conv_2_weights_9 | {5 6 }
	Port: cnn : conv_2_weights_10 | {5 6 }
	Port: cnn : conv_2_weights_11 | {5 6 }
	Port: cnn : conv_2_weights_12 | {5 6 }
	Port: cnn : conv_2_weights_13 | {5 6 }
	Port: cnn : conv_2_weights_14 | {5 6 }
	Port: cnn : conv_2_weights_15 | {5 6 }
	Port: cnn : conv_2_weights_16 | {5 6 }
	Port: cnn : conv_2_weights_17 | {5 6 }
	Port: cnn : conv_2_weights_18 | {5 6 }
	Port: cnn : conv_2_weights_19 | {5 6 }
	Port: cnn : conv_2_weights_20 | {5 6 }
	Port: cnn : conv_2_weights_21 | {5 6 }
	Port: cnn : conv_2_weights_22 | {5 6 }
	Port: cnn : conv_2_weights_23 | {5 6 }
	Port: cnn : conv_2_weights_24 | {5 6 }
	Port: cnn : conv_2_weights_25 | {5 6 }
	Port: cnn : conv_2_weights_26 | {5 6 }
	Port: cnn : conv_2_weights_27 | {5 6 }
	Port: cnn : conv_2_weights_28 | {5 6 }
	Port: cnn : conv_2_weights_29 | {5 6 }
	Port: cnn : conv_2_weights_30 | {5 6 }
	Port: cnn : conv_2_weights_31 | {5 6 }
	Port: cnn : flat_array | {11 12 }
	Port: cnn : dense_weights | {11 12 }
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_2_fu_114   |    0    |    7    | 58.7705 |   3982  |   2066  |    0    |
|          |    grp_dense_fu_186   |    0    |    12   | 9.15779 |   1697  |   2447  |    0    |
|   call   |   grp_conv_1_fu_196   |    0    |    6    |  8.394  |   916   |   1155  |    0    |
|          | grp_max_pool_1_fu_208 |    0    |    2    |  5.915  |   346   |   673   |    0    |
|          | grp_max_pool_2_fu_214 |    0    |    1    |  4.732  |   327   |   664   |    0    |
|          |    grp_flat_fu_220    |    0    |    0    |  1.183  |   164   |   310   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    28   | 88.1523 |   7432  |   7315  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   conv_1_bias   |    1   |    0   |    0   |    -   |
|    conv_1_out   |   64   |    0   |    0   |    0   |
| conv_1_weights_0|    1   |    0   |    0   |    -   |
|   conv_2_bias   |    1   |    0   |    0   |    -   |
|    conv_2_out   |   16   |    0   |    0   |    0   |
| conv_2_weights_0|    2   |    0   |    0   |    -   |
| conv_2_weights_1|    2   |    0   |    0   |    -   |
|conv_2_weights_10|    2   |    0   |    0   |    -   |
|conv_2_weights_11|    2   |    0   |    0   |    -   |
|conv_2_weights_12|    2   |    0   |    0   |    -   |
|conv_2_weights_13|    2   |    0   |    0   |    -   |
|conv_2_weights_14|    2   |    0   |    0   |    -   |
|conv_2_weights_15|    2   |    0   |    0   |    -   |
|conv_2_weights_16|    2   |    0   |    0   |    -   |
|conv_2_weights_17|    2   |    0   |    0   |    -   |
|conv_2_weights_18|    2   |    0   |    0   |    -   |
|conv_2_weights_19|    2   |    0   |    0   |    -   |
| conv_2_weights_2|    2   |    0   |    0   |    -   |
|conv_2_weights_20|    2   |    0   |    0   |    -   |
|conv_2_weights_21|    2   |    0   |    0   |    -   |
|conv_2_weights_22|    2   |    0   |    0   |    -   |
|conv_2_weights_23|    2   |    0   |    0   |    -   |
|conv_2_weights_24|    2   |    0   |    0   |    -   |
|conv_2_weights_25|    2   |    0   |    0   |    -   |
|conv_2_weights_26|    2   |    0   |    0   |    -   |
|conv_2_weights_27|    2   |    0   |    0   |    -   |
|conv_2_weights_28|    2   |    0   |    0   |    -   |
|conv_2_weights_29|    2   |    0   |    0   |    -   |
| conv_2_weights_3|    2   |    0   |    0   |    -   |
|conv_2_weights_30|    2   |    0   |    0   |    -   |
|conv_2_weights_31|    2   |    0   |    0   |    -   |
| conv_2_weights_4|    2   |    0   |    0   |    -   |
| conv_2_weights_5|    2   |    0   |    0   |    -   |
| conv_2_weights_6|    2   |    0   |    0   |    -   |
| conv_2_weights_7|    2   |    0   |    0   |    -   |
| conv_2_weights_8|    2   |    0   |    0   |    -   |
| conv_2_weights_9|    2   |    0   |    0   |    -   |
|  dense_weights  |   32   |    0   |    0   |    -   |
|    flat_array   |    4   |    0   |    0   |    0   |
|  max_pool_1_out |   16   |    0   |    0   |    0   |
|  max_pool_2_out |    4   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   203  |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   28   |   88   |  7432  |  7315  |    0   |
|   Memory  |   203  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   203  |   28   |   88   |  7432  |  7315  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
