$date
	Thu Apr  4 14:33:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 32 $ ResultW [31:0] $end
$var wire 1 % ResultSrcW $end
$var wire 1 & ResultSrcM $end
$var wire 1 ' ResultSrcE $end
$var wire 1 ( RegWriteW $end
$var wire 1 ) RegWriteM $end
$var wire 1 * RegWriteE $end
$var wire 32 + ReadDataW [31:0] $end
$var wire 5 , RS2_E [4:0] $end
$var wire 5 - RS1_E [4:0] $end
$var wire 5 . RD_M [4:0] $end
$var wire 5 / RD_E [4:0] $end
$var wire 5 0 RDW [4:0] $end
$var wire 32 1 RD2_E [31:0] $end
$var wire 32 2 RD1_E [31:0] $end
$var wire 32 3 PCTargetE [31:0] $end
$var wire 1 4 PCSrcE $end
$var wire 32 5 PCPlus4W [31:0] $end
$var wire 32 6 PCPlus4M [31:0] $end
$var wire 32 7 PCPlus4E [31:0] $end
$var wire 32 8 PCPlus4D [31:0] $end
$var wire 32 9 PCE [31:0] $end
$var wire 32 : PCD [31:0] $end
$var wire 1 ; MemWriteM $end
$var wire 1 < MemWriteE $end
$var wire 32 = InstrD [31:0] $end
$var wire 32 > Imm_Ext_E [31:0] $end
$var wire 2 ? ForwardBE [1:0] $end
$var wire 2 @ ForwardAE [1:0] $end
$var wire 1 A BranchE $end
$var wire 32 B ALU_ResultW [31:0] $end
$var wire 32 C ALU_ResultM [31:0] $end
$var wire 1 D ALUSrcE $end
$var wire 3 E ALUControlE [2:0] $end
$scope module Decode $end
$var wire 3 F ALUControlE [2:0] $end
$var wire 1 D ALUSrcE $end
$var wire 1 A BranchE $end
$var wire 32 G Imm_Ext_E [31:0] $end
$var wire 1 < MemWriteE $end
$var wire 32 H PCE [31:0] $end
$var wire 32 I PCPlus4E [31:0] $end
$var wire 32 J RD1_E [31:0] $end
$var wire 32 K RD2_E [31:0] $end
$var wire 5 L RD_E [4:0] $end
$var wire 5 M RS1_E [4:0] $end
$var wire 5 N RS2_E [4:0] $end
$var wire 1 * RegWriteE $end
$var wire 1 ' ResultSrcE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 O ResultW [31:0] $end
$var wire 1 P ResultSrcD $end
$var wire 1 ( RegWriteW $end
$var wire 1 Q RegWriteD $end
$var wire 5 R RDW [4:0] $end
$var wire 32 S RD2_D [31:0] $end
$var wire 32 T RD1_D [31:0] $end
$var wire 32 U PCPlus4D [31:0] $end
$var wire 32 V PCD [31:0] $end
$var wire 1 W MemWriteD $end
$var wire 32 X InstrD [31:0] $end
$var wire 32 Y Imm_Ext_D [31:0] $end
$var wire 2 Z ImmSrcD [1:0] $end
$var wire 1 [ BranchD $end
$var wire 1 \ ALUSrcD $end
$var wire 3 ] ALUControlD [2:0] $end
$var reg 3 ^ ALUControlD_r [2:0] $end
$var reg 1 D ALUSrcD_r $end
$var reg 1 A BranchD_r $end
$var reg 32 _ Imm_Ext_D_r [31:0] $end
$var reg 1 ` MemWriteD_r $end
$var reg 32 a PCD_r [31:0] $end
$var reg 32 b PCPlus4D_r [31:0] $end
$var reg 32 c RD1_D_r [31:0] $end
$var reg 32 d RD2_D_r [31:0] $end
$var reg 5 e RD_D_r [4:0] $end
$var reg 5 f RS1_D_r [4:0] $end
$var reg 5 g RS2_D_r [4:0] $end
$var reg 1 h RegWriteD_r $end
$var reg 1 i ResultSrcD_r $end
$scope module control $end
$var wire 7 j Op [6:0] $end
$var wire 3 k funct3 [2:0] $end
$var wire 7 l funct7 [6:0] $end
$var wire 1 P ResultSrc $end
$var wire 1 Q RegWrite $end
$var wire 1 W MemWrite $end
$var wire 2 m ImmSrc [1:0] $end
$var wire 1 [ Branch $end
$var wire 1 \ ALUSrc $end
$var wire 2 n ALUOp [1:0] $end
$var wire 3 o ALUControl [2:0] $end
$scope module ALU_Decoder $end
$var wire 3 p funct3 [2:0] $end
$var wire 7 q funct7 [6:0] $end
$var wire 7 r op [6:0] $end
$var wire 2 s ALUOp [1:0] $end
$var wire 3 t ALUControl [2:0] $end
$upscope $end
$scope module Main_Decoder $end
$var wire 7 u Op [6:0] $end
$var wire 1 P ResultSrc $end
$var wire 1 Q RegWrite $end
$var wire 1 W MemWrite $end
$var wire 2 v ImmSrc [1:0] $end
$var wire 1 [ Branch $end
$var wire 1 \ ALUSrc $end
$var wire 2 w ALUOp [1:0] $end
$upscope $end
$upscope $end
$scope module extension $end
$var wire 2 x ImmSrc [1:0] $end
$var wire 32 y In [31:0] $end
$var wire 32 z Imm_Ext [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 { A1 [4:0] $end
$var wire 5 | A2 [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ( WE3 $end
$var wire 32 } WD3 [31:0] $end
$var wire 32 ~ RD2 [31:0] $end
$var wire 32 !" RD1 [31:0] $end
$var wire 5 "" A3 [4:0] $end
$upscope $end
$upscope $end
$scope module Execute $end
$var wire 3 #" ALUControlE [2:0] $end
$var wire 1 D ALUSrcE $end
$var wire 1 A BranchE $end
$var wire 32 $" Imm_Ext_E [31:0] $end
$var wire 1 < MemWriteE $end
$var wire 1 ; MemWriteM $end
$var wire 32 %" PCE [31:0] $end
$var wire 32 &" PCPlus4E [31:0] $end
$var wire 32 '" PCPlus4M [31:0] $end
$var wire 1 4 PCSrcE $end
$var wire 32 (" RD1_E [31:0] $end
$var wire 32 )" RD2_E [31:0] $end
$var wire 5 *" RD_E [4:0] $end
$var wire 5 +" RD_M [4:0] $end
$var wire 1 * RegWriteE $end
$var wire 1 ) RegWriteM $end
$var wire 1 ' ResultSrcE $end
$var wire 1 & ResultSrcM $end
$var wire 32 ," Src_A [31:0] $end
$var wire 32 -" Src_B_interim [31:0] $end
$var wire 32 ." WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 /" ZeroE $end
$var wire 32 0" Src_B [31:0] $end
$var wire 32 1" ResultW [31:0] $end
$var wire 32 2" ResultE [31:0] $end
$var wire 32 3" PCTargetE [31:0] $end
$var wire 2 4" ForwardB_E [1:0] $end
$var wire 2 5" ForwardA_E [1:0] $end
$var wire 32 6" ALU_ResultM [31:0] $end
$var reg 1 7" MemWriteE_r $end
$var reg 32 8" PCPlus4E_r [31:0] $end
$var reg 32 9" RD2_E_r [31:0] $end
$var reg 5 :" RD_E_r [4:0] $end
$var reg 1 ) RegWriteE_r $end
$var reg 32 ;" ResultE_r [31:0] $end
$var reg 1 <" ResultSrcE_r $end
$scope module alu $end
$var wire 32 =" A [31:0] $end
$var wire 3 >" ALUControl [2:0] $end
$var wire 1 ?" Carry $end
$var wire 1 @" OverFlow $end
$var wire 1 /" Zero $end
$var wire 32 A" Sum [31:0] $end
$var wire 32 B" Result [31:0] $end
$var wire 1 C" Negative $end
$var wire 1 D" Cout $end
$var wire 32 E" B [31:0] $end
$upscope $end
$scope module alu_src_mux $end
$var wire 32 F" a [31:0] $end
$var wire 32 G" b [31:0] $end
$var wire 1 D s $end
$var wire 32 H" c [31:0] $end
$upscope $end
$scope module branch_adder $end
$var wire 32 I" a [31:0] $end
$var wire 32 J" b [31:0] $end
$var wire 32 K" c [31:0] $end
$upscope $end
$upscope $end
$scope module Fetch $end
$var wire 1 4 PCSrcE $end
$var wire 32 L" PCTargetE [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 M" PC_F [31:0] $end
$var wire 32 N" PCPlus4F [31:0] $end
$var wire 32 O" PCPlus4D [31:0] $end
$var wire 32 P" PCF [31:0] $end
$var wire 32 Q" PCD [31:0] $end
$var wire 32 R" InstrF [31:0] $end
$var wire 32 S" InstrD [31:0] $end
$var reg 32 T" InstrF_reg [31:0] $end
$var reg 32 U" PCF_reg [31:0] $end
$var reg 32 V" PCPlus4F_reg [31:0] $end
$scope module PC_MUX $end
$var wire 32 W" b [31:0] $end
$var wire 1 4 s $end
$var wire 32 X" c [31:0] $end
$var wire 32 Y" a [31:0] $end
$upscope $end
$scope module PC_adder $end
$var wire 32 Z" b [31:0] $end
$var wire 32 [" c [31:0] $end
$var wire 32 \" a [31:0] $end
$upscope $end
$scope module Program_counter $end
$var wire 32 ]" PC_Next [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 32 ^" PC [31:0] $end
$upscope $end
$scope module im $end
$var wire 32 _" A [31:0] $end
$var wire 1 " rst $end
$var wire 32 `" RD [31:0] $end
$upscope $end
$upscope $end
$scope module Forwarding_block $end
$var wire 5 a" RD_M [4:0] $end
$var wire 1 ) RegWriteM $end
$var wire 5 b" Rs1_E [4:0] $end
$var wire 5 c" Rs2_E [4:0] $end
$var wire 1 " rst $end
$var wire 1 ( RegWriteW $end
$var wire 5 d" RD_W [4:0] $end
$var wire 2 e" ForwardBE [1:0] $end
$var wire 2 f" ForwardAE [1:0] $end
$upscope $end
$scope module Memory $end
$var wire 32 g" ALU_ResultM [31:0] $end
$var wire 32 h" ALU_ResultW [31:0] $end
$var wire 1 ; MemWriteM $end
$var wire 32 i" PCPlus4M [31:0] $end
$var wire 32 j" PCPlus4W [31:0] $end
$var wire 5 k" RD_M [4:0] $end
$var wire 5 l" RD_W [4:0] $end
$var wire 32 m" ReadDataW [31:0] $end
$var wire 1 ) RegWriteM $end
$var wire 1 ( RegWriteW $end
$var wire 1 & ResultSrcM $end
$var wire 1 % ResultSrcW $end
$var wire 32 n" WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 o" ReadDataM [31:0] $end
$var reg 32 p" ALU_ResultM_r [31:0] $end
$var reg 32 q" PCPlus4M_r [31:0] $end
$var reg 5 r" RD_M_r [4:0] $end
$var reg 32 s" ReadDataM_r [31:0] $end
$var reg 1 ( RegWriteM_r $end
$var reg 1 % ResultSrcM_r $end
$scope module dmem $end
$var wire 32 t" A [31:0] $end
$var wire 32 u" WD [31:0] $end
$var wire 1 ; WE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 v" RD [31:0] $end
$upscope $end
$upscope $end
$scope module WriteBack $end
$var wire 32 w" ALU_ResultW [31:0] $end
$var wire 32 x" PCPlus4W [31:0] $end
$var wire 32 y" ReadDataW [31:0] $end
$var wire 1 % ResultSrcW $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 z" ResultW [31:0] $end
$scope module result_mux $end
$var wire 32 {" a [31:0] $end
$var wire 32 |" b [31:0] $end
$var wire 1 % s $end
$var wire 32 }" c [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
b100 Z"
bx Y"
bx X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
bx P"
b0 O"
bx N"
bx M"
b0 L"
b0 K"
b0 J"
b0 I"
bz H"
b0 G"
bz F"
bz E"
0D"
xC"
bx B"
bx A"
x@"
0?"
b0 >"
bz ="
0<"
b0 ;"
b0 :"
b0 9"
b0 8"
07"
b0 6"
b0 5"
b0 4"
b0 3"
bx 2"
b0 1"
bz 0"
x/"
b0 ."
bz -"
bz ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
0i
0h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
0`
b0 _
b0 ^
b0 ]
0\
0[
b0 Z
b0 Y
b0 X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
0Q
0P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
b0 C
b0 B
0A
b0 @
b0 ?
b0 >
b0 =
0<
0;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
04
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
0'
0&
0%
b0 $
b0 #
0"
1!
$end
#50
0!
#100
b100 M"
b100 X"
b100 ]"
b100 N"
b100 Y"
b100 ["
b0 P"
b0 \"
b0 ^"
b0 _"
1!
#150
0!
#200
bx T
bx !"
bx S
bx ~
b11000101110001110110011 R"
b11000101110001110110011 `"
1"
1!
#250
0!
#300
b11 ]
b11 o
b11 t
1Q
b110 Y
b110 z
b100 S
b100 ~
b101 T
b101 !"
b10 n
b10 s
b10 w
b11000101111010000110011 R"
b11000101111010000110011 `"
b110 |
b101 {
b110 k
b110 p
b110011 j
b110011 r
b110011 u
b1000 M"
b1000 X"
b1000 ]"
b100 8
b100 U
b100 O"
b100 :
b100 V
b100 Q"
b11000101110001110110011 =
b11000101110001110110011 X
b11000101110001110110011 y
b11000101110001110110011 S"
bx o"
bx v"
b1000 N"
b1000 Y"
b1000 ["
b100 P"
b100 \"
b100 ^"
b100 _"
b100 V"
b100 U"
b11000101110001110110011 T"
bx 1
bx K
bx )"
bx d
bx 2
bx J
bx ("
bx c
bx C
bx 6"
bx ;"
bx g"
bx t"
bz #
bz ."
bz n"
bz u"
bz 9"
1!
#350
0!
#400
b10 ]
b10 o
b10 t
xC"
x/"
0@"
bx R"
bx `"
bx 2"
bx B"
b111 k
b111 p
b1100 M"
b1100 X"
b1100 ]"
bx $
bx O
bx }
bx 1"
bx z"
bx }"
b1000 8
b1000 U
b1000 O"
b1000 :
b1000 V
b1000 Q"
b11000101111010000110011 =
b11000101111010000110011 X
b11000101111010000110011 y
b11000101111010000110011 S"
b1100 N"
b1100 Y"
b1100 ["
b1000 P"
b1000 \"
b1000 ^"
b1000 _"
bx +
bx m"
bx s"
bx y"
bx |"
bx B
bx h"
bx p"
bx w"
bx {"
b110 ,
b110 N
b110 g
b110 c"
b101 -
b101 M
b101 f
b101 b"
b100 7
b100 I
b100 &"
b100 b
b100 9
b100 H
b100 a
b100 %"
b100 I"
b111 /
b111 L
b111 *"
b111 e
b1010 3
b1010 3"
b1010 K"
b1010 L"
b1010 W"
b110 >
b110 G
b110 _
b110 $"
b110 G"
b110 J"
b100 1
b100 K
b100 )"
b100 d
b101 2
b101 J
b101 ("
b101 c
b11 E
b11 F
b11 ^
b11 #"
b11 >"
1*
1h
b1000 V"
b1000 U"
b11000101111010000110011 T"
1!
#450
0!
#500
xQ
x\
bx ]
bx o
bx t
bx Y
bx z
bx S
bx ~
bx T
bx !"
bx Z
bx m
bx v
bx x
xW
xP
x[
bx n
bx s
bx w
bx |
bx {
bx l
bx q
bx k
bx p
bx j
bx r
bx u
b10000 M"
b10000 X"
b10000 ]"
b1100 8
b1100 U
b1100 O"
b1100 :
b1100 V
b1100 Q"
bx =
bx X
bx y
bx S"
b10000 N"
b10000 Y"
b10000 ["
b1100 P"
b1100 \"
b1100 ^"
b1100 _"
b1100 V"
b1100 U"
bx T"
b1000 7
b1000 I
b1000 &"
b1000 b
b1110 3
b1110 3"
b1110 K"
b1110 L"
b1110 W"
b1000 9
b1000 H
b1000 a
b1000 %"
b1000 I"
b1000 /
b1000 L
b1000 *"
b1000 e
b10 E
b10 F
b10 ^
b10 #"
b10 >"
b100 6
b100 '"
b100 i"
b100 8"
b111 .
b111 +"
b111 :"
b111 a"
b111 k"
1)
1!
#550
0!
#600
bx ?
bx 4"
bx e"
bx @
bx 5"
bx f"
x@"
bx 0"
bx E"
bx H"
bx M"
bx X"
bx ]"
x4
b10000 8
b10000 U
b10000 O"
b10000 :
b10000 V
b10000 Q"
b10100 N"
b10100 Y"
b10100 ["
b10000 P"
b10000 \"
b10000 ^"
b10000 _"
b100 5
b100 j"
b100 x"
b100 q"
b111 0
b111 R
b111 ""
b111 d"
b111 l"
b111 r"
1(
b1000 6
b1000 '"
b1000 i"
b1000 8"
b1000 .
b1000 +"
b1000 :"
b1000 a"
b1000 k"
bx ,
bx N
bx g
bx c"
bx -
bx M
bx f
bx b"
b1100 7
b1100 I
b1100 &"
b1100 b
b1100 9
b1100 H
b1100 a
b1100 %"
b1100 I"
bx /
bx L
bx *"
bx e
bx 3
bx 3"
bx K"
bx L"
bx W"
bx >
bx G
bx _
bx $"
bx G"
bx J"
bx 1
bx K
bx )"
bx d
bx 2
bx J
bx ("
bx c
bx E
bx F
bx ^
bx #"
bx >"
xA
x'
xi
x<
x`
xD
x*
xh
b10000 V"
b10000 U"
1!
#650
0!
#700
b10100 8
b10100 U
b10100 O"
bx :
bx V
bx Q"
bx N"
bx Y"
bx ["
bx P"
bx \"
bx ^"
bx _"
b10100 V"
bx U"
b10000 7
b10000 I
b10000 &"
b10000 b
b10000 9
b10000 H
b10000 a
b10000 %"
b10000 I"
b1100 6
b1100 '"
b1100 i"
b1100 8"
bx .
bx +"
bx :"
bx a"
bx k"
x&
x<"
x;
x7"
x)
b1000 5
b1000 j"
b1000 x"
b1000 q"
b1000 0
b1000 R
b1000 ""
b1000 d"
b1000 l"
b1000 r"
1!
#750
0!
#800
bx 8
bx U
bx O"
b1100 5
b1100 j"
b1100 x"
b1100 q"
bx 0
bx R
bx ""
bx d"
bx l"
bx r"
x%
x(
b10000 6
b10000 '"
b10000 i"
b10000 8"
b10100 7
b10100 I
b10100 &"
b10100 b
bx 9
bx H
bx a
bx %"
bx I"
bx V"
1!
#850
0!
#900
bx 7
bx I
bx &"
bx b
b10100 6
b10100 '"
b10100 i"
b10100 8"
b10000 5
b10000 j"
b10000 x"
b10000 q"
1!
#950
0!
#1000
b10100 5
b10100 j"
b10100 x"
b10100 q"
bx 6
bx '"
bx i"
bx 8"
1!
#1050
0!
#1100
bx 5
bx j"
bx x"
bx q"
1!
#1150
0!
#1200
1!
