# set_property PACKAGE_PIN C14 [get_ports ps_srstb]
# set_property PACKAGE_PIN R18 [get_ports ddr_ras_n]
# set_property PACKAGE_PIN B18 [get_ports ps_porb]
# set_property PACKAGE_PIN P18 [get_ports ddr_odt]
# set_property PACKAGE_PIN A19 [get_ports {mio[6]}]
# set_property PACKAGE_PIN A20 [get_ports {mio[5]}]
# set_property PACKAGE_PIN E19 [get_ports {mio[4]}]
# set_property PACKAGE_PIN F17 [get_ports {mio[3]}]
# set_property PACKAGE_PIN A21 [get_ports {mio[2]}]
# set_property PACKAGE_PIN A22 [get_ports {mio[1]}]
# set_property PACKAGE_PIN F20 [get_ports ddr_reset_n]
# set_property PACKAGE_PIN V21 [get_ports {ddr_dqs_p[3]}]
# set_property PACKAGE_PIN R19 [get_ports ddr_we_n]
# set_property PACKAGE_PIN M16 [get_ports ddr_vrn]
# set_property PACKAGE_PIN N16 [get_ports ddr_vrp]
# set_property PACKAGE_PIN M19 [get_ports {ddr_addr[0]}]
# set_property PACKAGE_PIN M18 [get_ports {ddr_addr[1]}]
# set_property PACKAGE_PIN K19 [get_ports {ddr_addr[2]}]
# set_property PACKAGE_PIN L19 [get_ports {ddr_addr[3]}]
# set_property PACKAGE_PIN K17 [get_ports {ddr_addr[4]}]
# set_property PACKAGE_PIN K18 [get_ports {ddr_addr[5]}]
# set_property PACKAGE_PIN J16 [get_ports {ddr_addr[6]}]
# set_property PACKAGE_PIN J17 [get_ports {ddr_addr[7]}]
# set_property PACKAGE_PIN J18 [get_ports {ddr_addr[8]}]
# set_property PACKAGE_PIN H18 [get_ports {ddr_addr[9]}]
# set_property PACKAGE_PIN J20 [get_ports {ddr_addr[10]}]
# set_property PACKAGE_PIN G18 [get_ports {ddr_addr[11]}]
# set_property PACKAGE_PIN H19 [get_ports {ddr_addr[12]}]
# set_property PACKAGE_PIN G19 [get_ports {ddr_addr[14]}]
# set_property PACKAGE_PIN F19 [get_ports {ddr_addr[13]}]
# set_property PACKAGE_PIN L16 [get_ports {ddr_ba[0]}]
# set_property PACKAGE_PIN L17 [get_ports {ddr_ba[1]}]
# set_property PACKAGE_PIN M17 [get_ports {ddr_ba[2]}]
# set_property PACKAGE_PIN P20 [get_ports ddr_cas_n]
# set_property PACKAGE_PIN T19 [get_ports ddr_cke]
# set_property PACKAGE_PIN N18 [get_ports ddr_ck_n]
# set_property PACKAGE_PIN N19 [get_ports ddr_ck_p]
# set_property PACKAGE_PIN F16 [get_ports ps_clk]
# set_property PACKAGE_PIN P17 [get_ports ddr_cs_n]
# set_property PACKAGE_PIN B22 [get_ports {ddr_dm[0]}]
# set_property PACKAGE_PIN H20 [get_ports {ddr_dm[1]}]
# set_property PACKAGE_PIN P22 [get_ports {ddr_dm[2]}]
# set_property PACKAGE_PIN AA21 [get_ports {ddr_dm[3]}]
# set_property PACKAGE_PIN D22 [get_ports {ddr_dq[0]}]
# set_property PACKAGE_PIN C20 [get_ports {ddr_dq[1]}]
# set_property PACKAGE_PIN B21 [get_ports {ddr_dq[2]}]
# set_property PACKAGE_PIN D20 [get_ports {ddr_dq[3]}]
# set_property PACKAGE_PIN E20 [get_ports {ddr_dq[4]}]
# set_property PACKAGE_PIN E22 [get_ports {ddr_dq[5]}]
# set_property PACKAGE_PIN F21 [get_ports {ddr_dq[6]}]
# set_property PACKAGE_PIN F22 [get_ports {ddr_dq[7]}]
# set_property PACKAGE_PIN G21 [get_ports {ddr_dq[8]}]
# set_property PACKAGE_PIN G22 [get_ports {ddr_dq[9]}]
# set_property PACKAGE_PIN L22 [get_ports {ddr_dq[10]}]
# set_property PACKAGE_PIN L21 [get_ports {ddr_dq[11]}]
# set_property PACKAGE_PIN L20 [get_ports {ddr_dq[12]}]
# set_property PACKAGE_PIN K22 [get_ports {ddr_dq[13]}]
# set_property PACKAGE_PIN J22 [get_ports {ddr_dq[14]}]
# set_property PACKAGE_PIN K20 [get_ports {ddr_dq[15]}]
# set_property PACKAGE_PIN M22 [get_ports {ddr_dq[16]}]
# set_property PACKAGE_PIN T20 [get_ports {ddr_dq[17]}]
# set_property PACKAGE_PIN N20 [get_ports {ddr_dq[18]}]
# set_property PACKAGE_PIN T22 [get_ports {ddr_dq[19]}]
# set_property PACKAGE_PIN R20 [get_ports {ddr_dq[20]}]
# set_property PACKAGE_PIN T21 [get_ports {ddr_dq[21]}]
# set_property PACKAGE_PIN M21 [get_ports {ddr_dq[22]}]
# set_property PACKAGE_PIN R22 [get_ports {ddr_dq[23]}]
# set_property PACKAGE_PIN Y20 [get_ports {ddr_dq[24]}]
# set_property PACKAGE_PIN U22 [get_ports {ddr_dq[25]}]
# set_property PACKAGE_PIN AA22 [get_ports {ddr_dq[26]}]
# set_property PACKAGE_PIN U21 [get_ports {ddr_dq[27]}]
# set_property PACKAGE_PIN W22 [get_ports {ddr_dq[28]}]
# set_property PACKAGE_PIN W20 [get_ports {ddr_dq[29]}]
# set_property PACKAGE_PIN V20 [get_ports {ddr_dq[30]}]
# set_property PACKAGE_PIN Y22 [get_ports {ddr_dq[31]}]
# set_property PACKAGE_PIN D21 [get_ports {ddr_dqs_n[0]}]
# set_property PACKAGE_PIN J21 [get_ports {ddr_dqs_n[1]}]
# set_property PACKAGE_PIN P21 [get_ports {ddr_dqs_n[2]}]
# set_property PACKAGE_PIN W21 [get_ports {ddr_dqs_n[3]}]
# set_property PACKAGE_PIN C21 [get_ports {ddr_dqs_p[0]}]
# set_property PACKAGE_PIN H21 [get_ports {ddr_dqs_p[1]}]
# set_property PACKAGE_PIN N21 [get_ports {ddr_dqs_p[2]}]
set_property PACKAGE_PIN U5 [get_ports pcie_sys_clk_p]
set_property PACKAGE_PIN V5 [get_ports pcie_sys_clk_n]
#set_property PACKAGE_PIN Y6 [get_ports pcie_rx_n]
#set_property PACKAGE_PIN W6 [get_ports pcie_rx_p]
#set_property PACKAGE_PIN Y2 [get_ports pcie_tx_n]
#set_property PACKAGE_PIN W2 [get_ports pcie_tx_p]
set_property PACKAGE_PIN U13 [get_ports {user_data_out[2]}]
set_property PACKAGE_PIN AB22 [get_ports {fpga_rsvd[2]}]
set_property PACKAGE_PIN AA20 [get_ports {fpga_rsvd[3]}]
set_property PACKAGE_PIN Y15 [get_ports fpga_led]
set_property PACKAGE_PIN D3 [get_ports {hispi_serial_clk_p_0[0]}]
set_property PACKAGE_PIN C3 [get_ports {hispi_serial_clk_n_0[0]}]
set_property PACKAGE_PIN B4 [get_ports {hispi_serial_clk_p_0[1]}]
set_property PACKAGE_PIN B3 [get_ports {hispi_serial_clk_n_0[1]}]
set_property PACKAGE_PIN D5 [get_ports {hispi_serial_clk_p_0[2]}]
set_property PACKAGE_PIN C4 [get_ports {hispi_serial_clk_n_0[2]}]
set_property PACKAGE_PIN C6 [get_ports {hispi_serial_clk_p_0[3]}]
set_property PACKAGE_PIN C5 [get_ports {hispi_serial_clk_n_0[3]}]
set_property PACKAGE_PIN K4 [get_ports {hispi_serial_clk_p_0[4]}]
set_property PACKAGE_PIN K3 [get_ports {hispi_serial_clk_n_0[4]}]
set_property PACKAGE_PIN L5 [get_ports {hispi_serial_clk_p_0[5]}]
set_property PACKAGE_PIN L4 [get_ports {hispi_serial_clk_n_0[5]}]
set_property PACKAGE_PIN A2 [get_ports {hispi_data_p_0[0]}]
set_property PACKAGE_PIN A1 [get_ports {hispi_data_n_0[0]}]
set_property PACKAGE_PIN B2 [get_ports {hispi_data_p_0[1]}]
set_property PACKAGE_PIN B1 [get_ports {hispi_data_n_0[1]}]
set_property PACKAGE_PIN A5 [get_ports {hispi_data_p_0[2]}]
set_property PACKAGE_PIN A4 [get_ports {hispi_data_n_0[2]}]
set_property PACKAGE_PIN A7 [get_ports {hispi_data_p_0[3]}]
set_property PACKAGE_PIN A6 [get_ports {hispi_data_n_0[3]}]
set_property PACKAGE_PIN J2 [get_ports {hispi_data_p_0[4]}]
set_property PACKAGE_PIN J1 [get_ports {hispi_data_n_0[4]}]
set_property PACKAGE_PIN L2 [get_ports {hispi_data_p_0[5]}]
set_property PACKAGE_PIN L1 [get_ports {hispi_data_n_0[5]}]
set_property PACKAGE_PIN AB11 [get_ports {profinet_rxd[0]}]
set_property PACKAGE_PIN T16 [get_ports {profinet_rxd[1]}]
set_property PACKAGE_PIN AB13 [get_ports {profinet_txd[1]}]
set_property PACKAGE_PIN AB14 [get_ports {profinet_txd[0]}]
set_property PACKAGE_PIN AA11 [get_ports profinet_crs_dv]
set_property PACKAGE_PIN AA12 [get_ports profinet_tx_en]
set_property PACKAGE_PIN V11 [get_ports {profinet_led_in[0]}]
set_property PACKAGE_PIN U11 [get_ports {profinet_led_in[1]}]
set_property PACKAGE_PIN W11 [get_ports {profinet_led_out[0]}]
set_property PACKAGE_PIN W13 [get_ports {profinet_led_out[1]}]
set_property PACKAGE_PIN Y17 [get_ports uart_ri]
set_property PACKAGE_PIN W17 [get_ports uart_dtrn]
set_property PACKAGE_PIN W15 [get_ports uart_dsrn]
set_property PACKAGE_PIN W16 [get_ports uart_dcdn]
set_property PACKAGE_PIN V16 [get_ports uart_ctsn]
set_property PACKAGE_PIN V18 [get_ports uart_rtsn]
set_property PACKAGE_PIN AB19 [get_ports uart_txd]
set_property PACKAGE_PIN AB18 [get_ports uart_rxd]
set_property PACKAGE_PIN AB16 [get_ports profinet_clk]
set_property PACKAGE_PIN W12 [get_ports {user_data_out[1]}]
set_property PACKAGE_PIN Y12 [get_ports {user_data_out[0]}]
set_property PACKAGE_PIN V19 [get_ports {user_data_in[3]}]
set_property PACKAGE_PIN AA19 [get_ports {user_data_in[2]}]
set_property PACKAGE_PIN Y18 [get_ports {user_data_in[1]}]
set_property PACKAGE_PIN Y19 [get_ports {user_data_in[0]}]
set_property PACKAGE_PIN AB17 [get_ports sys_rst_n]
set_property PACKAGE_PIN AB12 [get_ports sw_diag_n]
set_property PACKAGE_PIN U12 [get_ports host_proc_hot_n]
set_property PACKAGE_PIN W18 [get_ports {fpga_rsvd[1]}]
set_property PACKAGE_PIN AB21 [get_ports {fpga_rsvd[0]}]



set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[5]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[4]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[3]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[1]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[0]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[5]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[4]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[3]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[1]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_led_out[1]}]
set_property DRIVE 12 [get_ports {profinet_led_out[1]}]
set_property SLEW SLOW [get_ports {profinet_led_out[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_led_out[0]}]
set_property DRIVE 12 [get_ports {profinet_led_out[0]}]
set_property SLEW SLOW [get_ports {profinet_led_out[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_led_in[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_led_in[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[2]}]
set_property DRIVE 12 [get_ports {user_data_out[2]}]
set_property SLEW SLOW [get_ports {user_data_out[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[1]}]
set_property DRIVE 12 [get_ports {user_data_out[1]}]
set_property SLEW SLOW [get_ports {user_data_out[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[0]}]
set_property DRIVE 12 [get_ports {user_data_out[0]}]
set_property SLEW SLOW [get_ports {user_data_out[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports Vp_Vn_0_v_n]

set_property IOSTANDARD LVCMOS18 [get_ports Vp_Vn_0_v_p]

set_property IOSTANDARD LVCMOS33 [get_ports sw_diag_n]

set_property IOSTANDARD LVCMOS33 [get_ports fpga_led]
set_property DRIVE 12 [get_ports fpga_led]
set_property SLEW SLOW [get_ports fpga_led]

set_property IOSTANDARD LVCMOS33 [get_ports host_proc_hot_n]



set_property IOSTANDARD LVCMOS33 [get_ports uart_ctsn]

set_property IOSTANDARD LVCMOS33 [get_ports uart_dcdn]

set_property IOSTANDARD LVCMOS33 [get_ports uart_dsrn]

set_property IOSTANDARD LVCMOS33 [get_ports uart_dtrn]
set_property DRIVE 12 [get_ports uart_dtrn]
set_property SLEW SLOW [get_ports uart_dtrn]

set_property IOSTANDARD LVCMOS33 [get_ports uart_ri]

set_property IOSTANDARD LVCMOS33 [get_ports uart_rtsn]
set_property DRIVE 12 [get_ports uart_rtsn]
set_property SLEW SLOW [get_ports uart_rtsn]

set_property IOSTANDARD LVCMOS33 [get_ports uart_rxd]

set_property IOSTANDARD LVCMOS33 [get_ports uart_txd]
set_property DRIVE 12 [get_ports uart_txd]
set_property SLEW SLOW [get_ports uart_txd]





set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[5]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[4]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[3]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[1]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[0]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[5]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[4]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[3]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[1]}]

set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_rxd[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_rxd[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_txd[1]}]
set_property DRIVE 12 [get_ports {profinet_txd[1]}]
set_property SLEW SLOW [get_ports {profinet_txd[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {profinet_txd[0]}]
set_property DRIVE 12 [get_ports {profinet_txd[0]}]
set_property SLEW SLOW [get_ports {profinet_txd[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports profinet_crs_dv]

set_property IOSTANDARD LVCMOS33 [get_ports profinet_tx_en]
set_property DRIVE 12 [get_ports profinet_tx_en]
set_property SLEW SLOW [get_ports profinet_tx_en]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[6]}]
# set_property DRIVE 8 [get_ports {mio[6]}]
# set_property SLEW SLOW [get_ports {mio[6]}]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[5]}]
# set_property DRIVE 8 [get_ports {mio[5]}]
# set_property SLEW SLOW [get_ports {mio[5]}]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[4]}]
# set_property DRIVE 8 [get_ports {mio[4]}]
# set_property SLEW SLOW [get_ports {mio[4]}]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[3]}]
# set_property DRIVE 8 [get_ports {mio[3]}]
# set_property SLEW SLOW [get_ports {mio[3]}]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[2]}]
# set_property DRIVE 8 [get_ports {mio[2]}]
# set_property SLEW SLOW [get_ports {mio[2]}]

# set_property IOSTANDARD LVCMOS33 [get_ports {mio[1]}]
# set_property DRIVE 8 [get_ports {mio[1]}]
# set_property SLEW SLOW [get_ports {mio[1]}]
# set_property PULLUP true [get_ports {mio[1]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports ddr_vrn]
# set_property SLEW FAST [get_ports ddr_vrn]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports ddr_vrp]
# set_property SLEW FAST [get_ports ddr_vrp]

# set_property IOSTANDARD LVCMOS33 [get_ports ps_clk]
# set_property DRIVE 12 [get_ports ps_clk]
# set_property SLEW FAST [get_ports ps_clk]

# set_property IOSTANDARD LVCMOS33 [get_ports ps_porb]
# set_property DRIVE 12 [get_ports ps_porb]
# set_property SLEW FAST [get_ports ps_porb]

# set_property IOSTANDARD LVCMOS33 [get_ports ps_srstb]
# set_property DRIVE 12 [get_ports ps_srstb]
# set_property SLEW FAST [get_ports ps_srstb]

set_property IOSTANDARD LVCMOS33 [get_ports profinet_clk]
set_property DRIVE 12 [get_ports profinet_clk]
set_property SLEW SLOW [get_ports profinet_clk]

set_property IOSTANDARD LVCMOS33 [get_ports sys_rst_n]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_p[3]}]
# set_property SLEW FAST [get_ports {ddr_dqs_p[3]}]
# set_property PULLUP true [get_ports {ddr_dqs_p[3]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_p[2]}]
# set_property SLEW FAST [get_ports {ddr_dqs_p[2]}]
# set_property PULLUP true [get_ports {ddr_dqs_p[2]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_p[1]}]
# set_property SLEW FAST [get_ports {ddr_dqs_p[1]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_p[0]}]
# set_property SLEW FAST [get_ports {ddr_dqs_p[0]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_ba[2]}]
# set_property SLEW SLOW [get_ports {ddr_ba[2]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_ba[1]}]
# set_property SLEW SLOW [get_ports {ddr_ba[1]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_ba[0]}]
# set_property SLEW SLOW [get_ports {ddr_ba[0]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[14]}]
# set_property SLEW SLOW [get_ports {ddr_addr[14]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[13]}]
# set_property SLEW SLOW [get_ports {ddr_addr[13]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[12]}]
# set_property SLEW SLOW [get_ports {ddr_addr[12]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[11]}]
# set_property SLEW SLOW [get_ports {ddr_addr[11]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[10]}]
# set_property SLEW SLOW [get_ports {ddr_addr[10]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[9]}]
# set_property SLEW SLOW [get_ports {ddr_addr[9]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[8]}]
# set_property SLEW SLOW [get_ports {ddr_addr[8]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[7]}]
# set_property SLEW SLOW [get_ports {ddr_addr[7]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[6]}]
# set_property SLEW SLOW [get_ports {ddr_addr[6]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[5]}]
# set_property SLEW SLOW [get_ports {ddr_addr[5]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[4]}]
# set_property SLEW SLOW [get_ports {ddr_addr[4]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[3]}]
# set_property SLEW SLOW [get_ports {ddr_addr[3]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[2]}]
# set_property SLEW SLOW [get_ports {ddr_addr[2]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[1]}]
# set_property SLEW SLOW [get_ports {ddr_addr[1]}]

# set_property IOSTANDARD SSTL18_I [get_ports {ddr_addr[0]}]
# set_property SLEW SLOW [get_ports {ddr_addr[0]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dm[3]}]
# set_property SLEW FAST [get_ports {ddr_dm[3]}]
# set_property PULLUP true [get_ports {ddr_dm[3]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dm[2]}]
# set_property SLEW FAST [get_ports {ddr_dm[2]}]
# set_property PULLUP true [get_ports {ddr_dm[2]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dm[1]}]
# set_property SLEW FAST [get_ports {ddr_dm[1]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dm[0]}]
# set_property SLEW FAST [get_ports {ddr_dm[0]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[31]}]
# set_property SLEW FAST [get_ports {ddr_dq[31]}]
# set_property PULLUP true [get_ports {ddr_dq[31]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[30]}]
# set_property SLEW FAST [get_ports {ddr_dq[30]}]
# set_property PULLUP true [get_ports {ddr_dq[30]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[29]}]
# set_property SLEW FAST [get_ports {ddr_dq[29]}]
# set_property PULLUP true [get_ports {ddr_dq[29]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[28]}]
# set_property SLEW FAST [get_ports {ddr_dq[28]}]
# set_property PULLUP true [get_ports {ddr_dq[28]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[27]}]
# set_property SLEW FAST [get_ports {ddr_dq[27]}]
# set_property PULLUP true [get_ports {ddr_dq[27]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[26]}]
# set_property SLEW FAST [get_ports {ddr_dq[26]}]
# set_property PULLUP true [get_ports {ddr_dq[26]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[25]}]
# set_property SLEW FAST [get_ports {ddr_dq[25]}]
# set_property PULLUP true [get_ports {ddr_dq[25]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[24]}]
# set_property SLEW FAST [get_ports {ddr_dq[24]}]
# set_property PULLUP true [get_ports {ddr_dq[24]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[23]}]
# set_property SLEW FAST [get_ports {ddr_dq[23]}]
# set_property PULLUP true [get_ports {ddr_dq[23]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[22]}]
# set_property SLEW FAST [get_ports {ddr_dq[22]}]
# set_property PULLUP true [get_ports {ddr_dq[22]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[21]}]
# set_property SLEW FAST [get_ports {ddr_dq[21]}]
# set_property PULLUP true [get_ports {ddr_dq[21]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[20]}]
# set_property SLEW FAST [get_ports {ddr_dq[20]}]
# set_property PULLUP true [get_ports {ddr_dq[20]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[19]}]
# set_property SLEW FAST [get_ports {ddr_dq[19]}]
# set_property PULLUP true [get_ports {ddr_dq[19]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[18]}]
# set_property SLEW FAST [get_ports {ddr_dq[18]}]
# set_property PULLUP true [get_ports {ddr_dq[18]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[17]}]
# set_property SLEW FAST [get_ports {ddr_dq[17]}]
# set_property PULLUP true [get_ports {ddr_dq[17]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[16]}]
# set_property SLEW FAST [get_ports {ddr_dq[16]}]
# set_property PULLUP true [get_ports {ddr_dq[16]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[15]}]
# set_property SLEW FAST [get_ports {ddr_dq[15]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[14]}]
# set_property SLEW FAST [get_ports {ddr_dq[14]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[13]}]
# set_property SLEW FAST [get_ports {ddr_dq[13]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[12]}]
# set_property SLEW FAST [get_ports {ddr_dq[12]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[11]}]
# set_property SLEW FAST [get_ports {ddr_dq[11]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[10]}]
# set_property SLEW FAST [get_ports {ddr_dq[10]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[9]}]
# set_property SLEW FAST [get_ports {ddr_dq[9]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[8]}]
# set_property SLEW FAST [get_ports {ddr_dq[8]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[7]}]
# set_property SLEW FAST [get_ports {ddr_dq[7]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[6]}]
# set_property SLEW FAST [get_ports {ddr_dq[6]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[5]}]
# set_property SLEW FAST [get_ports {ddr_dq[5]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[4]}]
# set_property SLEW FAST [get_ports {ddr_dq[4]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[3]}]
# set_property SLEW FAST [get_ports {ddr_dq[3]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[2]}]
# set_property SLEW FAST [get_ports {ddr_dq[2]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[1]}]
# set_property SLEW FAST [get_ports {ddr_dq[1]}]

# set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr_dq[0]}]
# set_property SLEW FAST [get_ports {ddr_dq[0]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_n[3]}]
# set_property SLEW FAST [get_ports {ddr_dqs_n[3]}]
# set_property PULLUP true [get_ports {ddr_dqs_n[3]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_n[2]}]
# set_property SLEW FAST [get_ports {ddr_dqs_n[2]}]
# set_property PULLUP true [get_ports {ddr_dqs_n[2]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_n[1]}]
# set_property SLEW FAST [get_ports {ddr_dqs_n[1]}]

# set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr_dqs_n[0]}]
# set_property SLEW FAST [get_ports {ddr_dqs_n[0]}]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_cas_n]
# set_property SLEW SLOW [get_ports ddr_cas_n]

# set_property IOSTANDARD DIFF_SSTL18_I [get_ports ddr_ck_n]
# set_property SLEW FAST [get_ports ddr_ck_n]

# set_property IOSTANDARD DIFF_SSTL18_I [get_ports ddr_ck_p]
# set_property SLEW FAST [get_ports ddr_ck_p]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_cke]
# set_property SLEW SLOW [get_ports ddr_cke]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_cs_n]
# set_property SLEW SLOW [get_ports ddr_cs_n]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_odt]
# set_property SLEW SLOW [get_ports ddr_odt]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_ras_n]
# set_property SLEW SLOW [get_ports ddr_ras_n]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_reset_n]
# set_property SLEW FAST [get_ports ddr_reset_n]

# set_property IOSTANDARD SSTL18_I [get_ports ddr_we_n]
# set_property SLEW SLOW [get_ports ddr_we_n]
#current_instance -quiet

# set_property DIRECTION IN [get_ports {hispi_data_n_0[5]}]
# set_property DIRECTION IN [get_ports {hispi_data_n_0[4]}]
# set_property DIRECTION IN [get_ports {hispi_data_n_0[3]}]
# set_property DIRECTION IN [get_ports {hispi_data_n_0[2]}]
# set_property DIRECTION IN [get_ports {hispi_data_n_0[1]}]
# set_property DIRECTION IN [get_ports {hispi_data_n_0[0]}]
# set_property DIRECTION IN [get_ports {user_data_in[3]}]
# set_property DIRECTION IN [get_ports {user_data_in[2]}]
# set_property DIRECTION IN [get_ports {user_data_in[1]}]
# set_property DIRECTION IN [get_ports {user_data_in[0]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[5]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[4]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[3]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[2]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[1]}]
# set_property DIRECTION IN [get_ports {hispi_data_p_0[0]}]
# set_property DIRECTION OUT [get_ports {profinet_led_out[1]}]
# set_property DIRECTION OUT [get_ports {profinet_led_out[0]}]
# set_property DIRECTION IN [get_ports {profinet_led_in[1]}]
# set_property DIRECTION IN [get_ports {profinet_led_in[0]}]
# set_property DIRECTION OUT [get_ports {user_data_out[2]}]
# set_property DIRECTION OUT [get_ports {user_data_out[1]}]
# set_property DIRECTION OUT [get_ports {user_data_out[0]}]
# set_property DIRECTION IN [get_ports {fpga_rsvd[3]}]
# set_property DIRECTION IN [get_ports {fpga_rsvd[2]}]
# set_property DIRECTION IN [get_ports {fpga_rsvd[1]}]
# set_property DIRECTION IN [get_ports {fpga_rsvd[0]}]
# set_property DIRECTION IN [get_ports Vp_Vn_0_v_n]
# set_property DIRECTION IN [get_ports Vp_Vn_0_v_p]
# set_property DIRECTION IN [get_ports sw_diag_n]
# set_property DIRECTION OUT [get_ports fpga_led]
# set_property DIRECTION IN [get_ports host_proc_hot_n]
# set_property DIRECTION IN [get_ports pcie_sys_clk_p]
# set_property DIRECTION IN [get_ports pcie_sys_clk_n]
# set_property DIRECTION IN [get_ports uart_ctsn]
# set_property DIRECTION IN [get_ports uart_dcdn]
# set_property DIRECTION IN [get_ports uart_dsrn]
# set_property DIRECTION OUT [get_ports uart_dtrn]
# set_property DIRECTION IN [get_ports uart_ri]
# set_property DIRECTION OUT [get_ports uart_rtsn]
# set_property DIRECTION IN [get_ports uart_rxd]
# set_property DIRECTION OUT [get_ports uart_txd]
# set_property DIRECTION IN [get_ports pcie_rx_n]
# set_property DIRECTION IN [get_ports pcie_rx_p]
# set_property DIRECTION OUT [get_ports pcie_tx_n]
# set_property DIRECTION OUT [get_ports pcie_tx_p]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[5]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[4]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[3]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[2]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[1]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_p_0[0]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[5]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[4]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[3]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[2]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[1]}]
# set_property DIRECTION IN [get_ports {hispi_serial_clk_n_0[0]}]
# set_property DIRECTION IN [get_ports {profinet_rxd[1]}]
# set_property DIRECTION IN [get_ports {profinet_rxd[0]}]
# set_property DIRECTION OUT [get_ports {profinet_txd[1]}]
# set_property DIRECTION OUT [get_ports {profinet_txd[0]}]
# set_property DIRECTION IN [get_ports profinet_crs_dv]
# set_property DIRECTION OUT [get_ports profinet_tx_en]
# set_property DIRECTION INOUT [get_ports {mio[6]}]
# set_property DIRECTION INOUT [get_ports {mio[5]}]
# set_property DIRECTION INOUT [get_ports {mio[4]}]
# set_property DIRECTION INOUT [get_ports {mio[3]}]
# set_property DIRECTION INOUT [get_ports {mio[2]}]
# set_property DIRECTION INOUT [get_ports {mio[1]}]
# set_property DIRECTION INOUT [get_ports ddr_vrn]
# set_property DIRECTION INOUT [get_ports ddr_vrp]
# set_property DIRECTION INOUT [get_ports ps_clk]
# set_property DIRECTION INOUT [get_ports ps_porb]
# set_property DIRECTION INOUT [get_ports ps_srstb]
# set_property DIRECTION OUT [get_ports profinet_clk]
# set_property DIRECTION IN [get_ports sys_rst_n]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_p[3]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_p[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_p[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_p[0]}]
# set_property DIRECTION INOUT [get_ports {ddr_ba[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_ba[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_ba[0]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[14]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[13]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[12]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[11]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[10]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[9]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[8]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[7]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[6]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[5]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[4]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[3]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_addr[0]}]
# set_property DIRECTION INOUT [get_ports {ddr_dm[3]}]
# set_property DIRECTION INOUT [get_ports {ddr_dm[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_dm[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_dm[0]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[31]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[30]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[29]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[28]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[27]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[26]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[25]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[24]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[23]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[22]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[21]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[20]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[19]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[18]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[17]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[16]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[15]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[14]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[13]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[12]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[11]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[10]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[9]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[8]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[7]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[6]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[5]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[4]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[3]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_dq[0]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_n[3]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_n[2]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_n[1]}]
# set_property DIRECTION INOUT [get_ports {ddr_dqs_n[0]}]
# set_property DIRECTION INOUT [get_ports ddr_cas_n]
# set_property DIRECTION INOUT [get_ports ddr_ck_n]
# set_property DIRECTION INOUT [get_ports ddr_ck_p]
# set_property DIRECTION INOUT [get_ports ddr_cke]
# set_property DIRECTION INOUT [get_ports ddr_cs_n]
# set_property DIRECTION INOUT [get_ports ddr_odt]
# set_property DIRECTION INOUT [get_ports ddr_ras_n]
# set_property DIRECTION INOUT [get_ports ddr_reset_n]
# set_property DIRECTION INOUT [get_ports ddr_we_n]




