/// Auto-generated bit field definitions for DMAMUX
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::dmamux {

using namespace alloy::hal::bitfields;

// ============================================================================
// DMAMUX Bit Field Definitions
// ============================================================================

/// DMAMUX_C0CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c0cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c0cr

/// DMAMUX_C1CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c1cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c1cr

/// DMAMUX_C2CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c2cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c2cr

/// DMAMUX_C3CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c3cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c3cr

/// DMAMUX_C4CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c4cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c4cr

/// DMAMUX_C5CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c5cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c5cr

/// DMAMUX_C6CR - DMAMUX request line multiplexer channel x configuration register
namespace dmamux_c6cr {
    /// DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
    /// Position: 0, Width: 6
    /// Access: read-write
    using DMAREQ_ID = BitField<0, 6>;
    constexpr uint32_t DMAREQ_ID_Pos = 0;
    constexpr uint32_t DMAREQ_ID_Msk = DMAREQ_ID::mask;

    /// Synchronization overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOIE = BitField<8, 1>;
    constexpr uint32_t SOIE_Pos = 8;
    constexpr uint32_t SOIE_Msk = SOIE::mask;
    /// Enumerated values for SOIE
    namespace soie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Event generation enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using EGE = BitField<9, 1>;
    constexpr uint32_t EGE_Pos = 9;
    constexpr uint32_t EGE_Msk = EGE::mask;
    /// Enumerated values for EGE
    namespace ege {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SE = BitField<16, 1>;
    constexpr uint32_t SE_Pos = 16;
    constexpr uint32_t SE_Msk = SE::mask;
    /// Enumerated values for SE
    namespace se {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Synchronization polarity Defines the edge polarity of the selected synchronization input:
    /// Position: 17, Width: 2
    /// Access: read-write
    using SPOL = BitField<17, 2>;
    constexpr uint32_t SPOL_Pos = 17;
    constexpr uint32_t SPOL_Msk = SPOL::mask;
    /// Enumerated values for SPOL
    namespace spol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
    /// Position: 19, Width: 5
    /// Access: read-write
    using NBREQ = BitField<19, 5>;
    constexpr uint32_t NBREQ_Pos = 19;
    constexpr uint32_t NBREQ_Msk = NBREQ::mask;

    /// Synchronization identification Selects the synchronization input (see inputs to resources STM32G0).
    /// Position: 24, Width: 5
    /// Access: read-write
    using SYNC_ID = BitField<24, 5>;
    constexpr uint32_t SYNC_ID_Pos = 24;
    constexpr uint32_t SYNC_ID_Msk = SYNC_ID::mask;

}  // namespace dmamux_c6cr

/// DMAMUX_CSR - DMAMUX request line multiplexer interrupt channel status register
namespace dmamux_csr {
    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 0, Width: 1
    /// Access: read-only
    using SOF0 = BitField<0, 1>;
    constexpr uint32_t SOF0_Pos = 0;
    constexpr uint32_t SOF0_Msk = SOF0::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 1, Width: 1
    /// Access: read-only
    using SOF1 = BitField<1, 1>;
    constexpr uint32_t SOF1_Pos = 1;
    constexpr uint32_t SOF1_Msk = SOF1::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 2, Width: 1
    /// Access: read-only
    using SOF2 = BitField<2, 1>;
    constexpr uint32_t SOF2_Pos = 2;
    constexpr uint32_t SOF2_Msk = SOF2::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 3, Width: 1
    /// Access: read-only
    using SOF3 = BitField<3, 1>;
    constexpr uint32_t SOF3_Pos = 3;
    constexpr uint32_t SOF3_Msk = SOF3::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 4, Width: 1
    /// Access: read-only
    using SOF4 = BitField<4, 1>;
    constexpr uint32_t SOF4_Pos = 4;
    constexpr uint32_t SOF4_Msk = SOF4::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 5, Width: 1
    /// Access: read-only
    using SOF5 = BitField<5, 1>;
    constexpr uint32_t SOF5_Pos = 5;
    constexpr uint32_t SOF5_Msk = SOF5::mask;

    /// Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.
    /// Position: 6, Width: 1
    /// Access: read-only
    using SOF6 = BitField<6, 1>;
    constexpr uint32_t SOF6_Pos = 6;
    constexpr uint32_t SOF6_Msk = SOF6::mask;

}  // namespace dmamux_csr

/// DMAMUX_CFR - DMAMUX request line multiplexer interrupt clear flag register
namespace dmamux_cfr {
    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 0, Width: 1
    /// Access: write-only
    using CSOF0 = BitField<0, 1>;
    constexpr uint32_t CSOF0_Pos = 0;
    constexpr uint32_t CSOF0_Msk = CSOF0::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 1, Width: 1
    /// Access: write-only
    using CSOF1 = BitField<1, 1>;
    constexpr uint32_t CSOF1_Pos = 1;
    constexpr uint32_t CSOF1_Msk = CSOF1::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 2, Width: 1
    /// Access: write-only
    using CSOF2 = BitField<2, 1>;
    constexpr uint32_t CSOF2_Pos = 2;
    constexpr uint32_t CSOF2_Msk = CSOF2::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 3, Width: 1
    /// Access: write-only
    using CSOF3 = BitField<3, 1>;
    constexpr uint32_t CSOF3_Pos = 3;
    constexpr uint32_t CSOF3_Msk = CSOF3::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 4, Width: 1
    /// Access: write-only
    using CSOF4 = BitField<4, 1>;
    constexpr uint32_t CSOF4_Pos = 4;
    constexpr uint32_t CSOF4_Msk = CSOF4::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 5, Width: 1
    /// Access: write-only
    using CSOF5 = BitField<5, 1>;
    constexpr uint32_t CSOF5_Pos = 5;
    constexpr uint32_t CSOF5_Msk = CSOF5::mask;

    /// Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
    /// Position: 6, Width: 1
    /// Access: write-only
    using CSOF6 = BitField<6, 1>;
    constexpr uint32_t CSOF6_Pos = 6;
    constexpr uint32_t CSOF6_Msk = CSOF6::mask;

}  // namespace dmamux_cfr

/// DMAMUX_RG0CR - DMAMUX request generator channel x configuration register
namespace dmamux_rg0cr {
    /// Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator
    /// Position: 0, Width: 5
    /// Access: read-write
    using SIG_ID = BitField<0, 5>;
    constexpr uint32_t SIG_ID_Pos = 0;
    constexpr uint32_t SIG_ID_Msk = SIG_ID::mask;

    /// Trigger overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using OIE = BitField<8, 1>;
    constexpr uint32_t OIE_Pos = 8;
    constexpr uint32_t OIE_Msk = OIE::mask;
    /// Enumerated values for OIE
    namespace oie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator channel x enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using GE = BitField<16, 1>;
    constexpr uint32_t GE_Pos = 16;
    constexpr uint32_t GE_Msk = GE::mask;
    /// Enumerated values for GE
    namespace ge {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator trigger polarity Defines the edge polarity of the selected trigger input
    /// Position: 17, Width: 2
    /// Access: read-write
    using GPOL = BitField<17, 2>;
    constexpr uint32_t GPOL_Pos = 17;
    constexpr uint32_t GPOL_Msk = GPOL::mask;
    /// Enumerated values for GPOL
    namespace gpol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field shall only be written when GE bit is disabled.
    /// Position: 19, Width: 5
    /// Access: read-write
    using GNBREQ = BitField<19, 5>;
    constexpr uint32_t GNBREQ_Pos = 19;
    constexpr uint32_t GNBREQ_Msk = GNBREQ::mask;

}  // namespace dmamux_rg0cr

/// DMAMUX_RG1CR - DMAMUX request generator channel x configuration register
namespace dmamux_rg1cr {
    /// Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator
    /// Position: 0, Width: 5
    /// Access: read-write
    using SIG_ID = BitField<0, 5>;
    constexpr uint32_t SIG_ID_Pos = 0;
    constexpr uint32_t SIG_ID_Msk = SIG_ID::mask;

    /// Trigger overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using OIE = BitField<8, 1>;
    constexpr uint32_t OIE_Pos = 8;
    constexpr uint32_t OIE_Msk = OIE::mask;
    /// Enumerated values for OIE
    namespace oie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator channel x enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using GE = BitField<16, 1>;
    constexpr uint32_t GE_Pos = 16;
    constexpr uint32_t GE_Msk = GE::mask;
    /// Enumerated values for GE
    namespace ge {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator trigger polarity Defines the edge polarity of the selected trigger input
    /// Position: 17, Width: 2
    /// Access: read-write
    using GPOL = BitField<17, 2>;
    constexpr uint32_t GPOL_Pos = 17;
    constexpr uint32_t GPOL_Msk = GPOL::mask;
    /// Enumerated values for GPOL
    namespace gpol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field shall only be written when GE bit is disabled.
    /// Position: 19, Width: 5
    /// Access: read-write
    using GNBREQ = BitField<19, 5>;
    constexpr uint32_t GNBREQ_Pos = 19;
    constexpr uint32_t GNBREQ_Msk = GNBREQ::mask;

}  // namespace dmamux_rg1cr

/// DMAMUX_RG2CR - DMAMUX request generator channel x configuration register
namespace dmamux_rg2cr {
    /// Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator
    /// Position: 0, Width: 5
    /// Access: read-write
    using SIG_ID = BitField<0, 5>;
    constexpr uint32_t SIG_ID_Pos = 0;
    constexpr uint32_t SIG_ID_Msk = SIG_ID::mask;

    /// Trigger overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using OIE = BitField<8, 1>;
    constexpr uint32_t OIE_Pos = 8;
    constexpr uint32_t OIE_Msk = OIE::mask;
    /// Enumerated values for OIE
    namespace oie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator channel x enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using GE = BitField<16, 1>;
    constexpr uint32_t GE_Pos = 16;
    constexpr uint32_t GE_Msk = GE::mask;
    /// Enumerated values for GE
    namespace ge {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator trigger polarity Defines the edge polarity of the selected trigger input
    /// Position: 17, Width: 2
    /// Access: read-write
    using GPOL = BitField<17, 2>;
    constexpr uint32_t GPOL_Pos = 17;
    constexpr uint32_t GPOL_Msk = GPOL::mask;
    /// Enumerated values for GPOL
    namespace gpol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field shall only be written when GE bit is disabled.
    /// Position: 19, Width: 5
    /// Access: read-write
    using GNBREQ = BitField<19, 5>;
    constexpr uint32_t GNBREQ_Pos = 19;
    constexpr uint32_t GNBREQ_Msk = GNBREQ::mask;

}  // namespace dmamux_rg2cr

/// DMAMUX_RG3CR - DMAMUX request generator channel x configuration register
namespace dmamux_rg3cr {
    /// Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator
    /// Position: 0, Width: 5
    /// Access: read-write
    using SIG_ID = BitField<0, 5>;
    constexpr uint32_t SIG_ID_Pos = 0;
    constexpr uint32_t SIG_ID_Msk = SIG_ID::mask;

    /// Trigger overrun interrupt enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using OIE = BitField<8, 1>;
    constexpr uint32_t OIE_Pos = 8;
    constexpr uint32_t OIE_Msk = OIE::mask;
    /// Enumerated values for OIE
    namespace oie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator channel x enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using GE = BitField<16, 1>;
    constexpr uint32_t GE_Pos = 16;
    constexpr uint32_t GE_Msk = GE::mask;
    /// Enumerated values for GE
    namespace ge {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// DMA request generator trigger polarity Defines the edge polarity of the selected trigger input
    /// Position: 17, Width: 2
    /// Access: read-write
    using GPOL = BitField<17, 2>;
    constexpr uint32_t GPOL_Pos = 17;
    constexpr uint32_t GPOL_Msk = GPOL::mask;
    /// Enumerated values for GPOL
    namespace gpol {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field shall only be written when GE bit is disabled.
    /// Position: 19, Width: 5
    /// Access: read-write
    using GNBREQ = BitField<19, 5>;
    constexpr uint32_t GNBREQ_Pos = 19;
    constexpr uint32_t GNBREQ_Msk = GNBREQ::mask;

}  // namespace dmamux_rg3cr

/// DMAMUX_RGSR - DMAMUX request generator interrupt status register
namespace dmamux_rgsr {
    /// Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
    /// Position: 0, Width: 1
    /// Access: read-only
    using OF0 = BitField<0, 1>;
    constexpr uint32_t OF0_Pos = 0;
    constexpr uint32_t OF0_Msk = OF0::mask;

    /// Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
    /// Position: 1, Width: 1
    /// Access: read-only
    using OF1 = BitField<1, 1>;
    constexpr uint32_t OF1_Pos = 1;
    constexpr uint32_t OF1_Msk = OF1::mask;

    /// Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
    /// Position: 2, Width: 1
    /// Access: read-only
    using OF2 = BitField<2, 1>;
    constexpr uint32_t OF2_Pos = 2;
    constexpr uint32_t OF2_Msk = OF2::mask;

    /// Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
    /// Position: 3, Width: 1
    /// Access: read-only
    using OF3 = BitField<3, 1>;
    constexpr uint32_t OF3_Pos = 3;
    constexpr uint32_t OF3_Msk = OF3::mask;

}  // namespace dmamux_rgsr

/// DMAMUX_RGCFR - DMAMUX request generator interrupt clear flag register
namespace dmamux_rgcfr {
    /// Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register.
    /// Position: 0, Width: 1
    /// Access: write-only
    using COF0 = BitField<0, 1>;
    constexpr uint32_t COF0_Pos = 0;
    constexpr uint32_t COF0_Msk = COF0::mask;

    /// Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register.
    /// Position: 1, Width: 1
    /// Access: write-only
    using COF1 = BitField<1, 1>;
    constexpr uint32_t COF1_Pos = 1;
    constexpr uint32_t COF1_Msk = COF1::mask;

    /// Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register.
    /// Position: 2, Width: 1
    /// Access: write-only
    using COF2 = BitField<2, 1>;
    constexpr uint32_t COF2_Pos = 2;
    constexpr uint32_t COF2_Msk = COF2::mask;

    /// Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register.
    /// Position: 3, Width: 1
    /// Access: write-only
    using COF3 = BitField<3, 1>;
    constexpr uint32_t COF3_Pos = 3;
    constexpr uint32_t COF3_Msk = COF3::mask;

}  // namespace dmamux_rgcfr

}  // namespace alloy::hal::st::stm32g0::dmamux
