<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - slicer_block1.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../slicer_block1.vhd" target="rtwreport_document_frame" id="linkToText_plain">slicer_block1.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\sobelFilter2024a\slicer_block1.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2025-04-15 15:58:44</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: slicer_block1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: sobelFilter2024a/conv_core/sobel_horz_conv_core_alt/Subsystem1/slicer</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Model version: 8.65</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> slicer_block1 <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        channel_in                        :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="28">   28   </a>        out_1                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="29">   29   </a>        out_2                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="30">   30   </a>        out_3                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="31">   31   </a>        out_4                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="32">   32   </a>        out_5                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="33">   33   </a>        out_6                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="34">   34   </a>        out_7                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="35">   35   </a>        out_8                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="36">   36   </a>        out_9                             :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="37">   37   </a>        );
</span><span><a class="LN" id="38">   38   </a><span class="KW">END</span> slicer_block1;
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> slicer_block1 <span class="KW">IS</span>
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">COMPONENT</span> SimpleDualPortRAM_generic
</span><span><a class="LN" id="45">   45   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="46">   46   </a>             DataWidth                    : integer
</span><span><a class="LN" id="47">   47   </a>             );
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="51">   51   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="52">   52   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="54">   54   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="55">   55   </a>          );
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : SimpleDualPortRAM_generic
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="61">   61   </a>
</span><span><a class="LN" id="62">   62   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> channel_in_unsigned              : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> Line_buffer_out1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> slicedInput                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> Line_buffer1_out1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83">   83   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="84" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   84   </a>  u_ShiftRegisterRAM : SimpleDualPortRAM_generic
</span><span><a  class="LN" id="85" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   85   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 10,
</span><span><a  class="LN" id="86" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   86   </a>                 DataWidth =&gt; 16
</span><span><a  class="LN" id="87" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   87   </a>                 )
</span><span><a  class="LN" id="88" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   88   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="89" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   89   </a>              enb =&gt; enb,
</span><span><a  class="LN" id="90" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   90   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a  class="LN" id="91" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   91   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a  class="LN" id="92" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   92   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a  class="LN" id="93" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   93   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a  class="LN" id="94" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   94   </a>              dout =&gt; mergedDelay_regout
</span><span><a  class="LN" id="95" href="matlab:coder.internal.code2model({'sobelFilter2024a:15433','sobelFilter2024a:15434'})" name="code2model">   95   </a>              );
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  channel_in_unsigned &lt;= unsigned(channel_in);
</span><span><a class="LN" id="98">   98   </a>
</span><span><a  class="LN" id="99" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">   99   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="100" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  100   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="101" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  101   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="102" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  102   </a>      Delay1_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="103" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  103   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="104" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  104   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="105" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  105   </a>        Delay1_out1 &lt;= channel_in_unsigned;
</span><span><a  class="LN" id="106" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  106   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="107" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  107   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="108" href="matlab:coder.internal.code2model('sobelFilter2024a:15427')" name="code2model">  108   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  out_2 &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" id="112">  112   </a>
</span><span><a  class="LN" id="113" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  113   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="114" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  114   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="115" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  115   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="116" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  116   </a>      Delay4_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="117" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  117   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="118" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  118   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="119" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  119   </a>        Delay4_out1 &lt;= Delay1_out1;
</span><span><a  class="LN" id="120" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  120   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="121" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  121   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="122" href="matlab:coder.internal.code2model('sobelFilter2024a:15430')" name="code2model">  122   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a>  out_3 &lt;= std_logic_vector(Delay4_out1);
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="CT">--  count to value  = 747</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="132">  132   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="134">  134   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="135">  135   </a>      mergedDelay_waddr &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" id="136">  136   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="137">  137   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="138">  138   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#2EB#, 10) <span class="KW">THEN</span>
</span><span><a class="LN" id="139">  139   </a>          mergedDelay_waddr &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" id="140">  140   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="141">  141   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#001#, 10);
</span><span><a class="LN" id="142">  142   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="143">  143   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="144">  144   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>
</span><span><a class="LN" id="148">  148   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" id="149">  149   </a>
</span><span><a class="LN" id="150">  150   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="CT">--  count to value  = 747</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="155">  155   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="157">  157   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="158">  158   </a>      mergedDelay_raddr &lt;= to_unsigned(16#001#, 10);
</span><span><a class="LN" id="159">  159   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="160">  160   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="161">  161   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#2EB#, 10) <span class="KW">THEN</span>
</span><span><a class="LN" id="162">  162   </a>          mergedDelay_raddr &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" id="163">  163   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="164">  164   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#001#, 10);
</span><span><a class="LN" id="165">  165   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="166">  166   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="167">  167   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170">  170   </a>
</span><span><a  class="LN" id="171" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  171   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="172" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  172   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="173" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  173   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="174" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  174   </a>      Delay2_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="175" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  175   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="176" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  176   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="177" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  177   </a>        Delay2_out1 &lt;= Line_buffer_out1;
</span><span><a  class="LN" id="178" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  178   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="179" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  179   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="180" href="matlab:coder.internal.code2model('sobelFilter2024a:15428')" name="code2model">  180   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182">  182   </a>
</span><span><a  class="LN" id="183" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  183   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="184" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  184   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="185" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  185   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="186" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  186   </a>      Delay5_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="187" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  187   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="188" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  188   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="189" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  189   </a>        Delay5_out1 &lt;= Delay2_out1;
</span><span><a  class="LN" id="190" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  190   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="191" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  191   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="192" href="matlab:coder.internal.code2model('sobelFilter2024a:15431')" name="code2model">  192   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195">  195   </a>  mergedInput &lt;= Delay4_out1 &amp; Delay5_out1;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="198">  198   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="200">  200   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="201">  201   </a>      mergedDelay_regin &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="202">  202   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="203">  203   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="204">  204   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="205">  205   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="206">  206   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212">  212   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="213">  213   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="215">  215   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="216">  216   </a>      mergedOutput &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="217">  217   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="218">  218   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="219">  219   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" id="220">  220   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="221">  221   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a>  slicedInput &lt;= mergedOutput(15 <span class="KW">DOWNTO</span> 8);
</span><span><a class="LN" id="226">  226   </a>
</span><span><a class="LN" id="227">  227   </a>  Line_buffer_out1 &lt;= slicedInput;
</span><span><a class="LN" id="228">  228   </a>
</span><span><a class="LN" id="229">  229   </a>  out_4 &lt;= std_logic_vector(Line_buffer_out1);
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>  out_5 &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" id="232">  232   </a>
</span><span><a class="LN" id="233">  233   </a>  out_6 &lt;= std_logic_vector(Delay5_out1);
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235">  235   </a>  slicedInput_1 &lt;= mergedOutput(7 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>  Line_buffer1_out1 &lt;= slicedInput_1;
</span><span><a class="LN" id="238">  238   </a>
</span><span><a class="LN" id="239">  239   </a>  out_7 &lt;= std_logic_vector(Line_buffer1_out1);
</span><span><a class="LN" id="240">  240   </a>
</span><span><a  class="LN" id="241" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  241   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="242" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  242   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="243" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  243   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="244" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  244   </a>      Delay3_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="245" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  245   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="246" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  246   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="247" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  247   </a>        Delay3_out1 &lt;= Line_buffer1_out1;
</span><span><a  class="LN" id="248" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  248   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="249" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  249   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="250" href="matlab:coder.internal.code2model('sobelFilter2024a:15429')" name="code2model">  250   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>  out_8 &lt;= std_logic_vector(Delay3_out1);
</span><span><a class="LN" id="254">  254   </a>
</span><span><a  class="LN" id="255" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  255   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="256" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  256   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="257" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  257   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="258" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  258   </a>      Delay6_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a  class="LN" id="259" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  259   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="260" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  260   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="261" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  261   </a>        Delay6_out1 &lt;= Delay3_out1;
</span><span><a  class="LN" id="262" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  262   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="263" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  263   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="264" href="matlab:coder.internal.code2model('sobelFilter2024a:15432')" name="code2model">  264   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>
</span><span><a class="LN" id="267">  267   </a>  out_9 &lt;= std_logic_vector(Delay6_out1);
</span><span><a class="LN" id="268">  268   </a>
</span><span><a class="LN" id="269">  269   </a>  out_1 &lt;= channel_in;
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271">  271   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273">  273   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
