# Reading D:/Softwares/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do cache_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Softwares/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/cache_controller_v2 {D:/Software projects/Quartus/cache_controller_v2/L1_cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Aug 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/cache_controller_v2" D:/Software projects/Quartus/cache_controller_v2/L1_cache.v 
# -- Compiling module L1_cache
# 
# Top level modules:
# 	L1_cache
# End time: 14:16:59 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/cache_controller_v2 {D:/Software projects/Quartus/cache_controller_v2/L2_cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Aug 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/cache_controller_v2" D:/Software projects/Quartus/cache_controller_v2/L2_cache.v 
# -- Compiling module L2_cache
# 
# Top level modules:
# 	L2_cache
# End time: 14:16:59 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/cache_controller_v2 {D:/Software projects/Quartus/cache_controller_v2/cache_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Aug 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/cache_controller_v2" D:/Software projects/Quartus/cache_controller_v2/cache_controller.v 
# -- Compiling module cache_controller
# 
# Top level modules:
# 	cache_controller
# End time: 14:16:59 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/cache_controller_v2 {D:/Software projects/Quartus/cache_controller_v2/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Aug 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/cache_controller_v2" D:/Software projects/Quartus/cache_controller_v2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:16:59 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:17:00 on Aug 07,2024
# Loading work.testbench
# Loading work.cache_controller
# Loading work.L1_cache
# Loading work.L2_cache
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: prath  Hostname: PRATHAM0438  ProcessID: 304
#           Attempting to use alternate WLF file "./wlft0s0xxq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0s0xxq
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Software projects/Quartus/cache_controller_v2/testbench.v(16)
#    Time: 50 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/Software projects/Quartus/cache_controller_v2/testbench.v line 16
add wave -position insertpoint  \
{sim:/testbench/test/L1_instance/LRU[0][0]}
restart
run
# ** Note: $stop    : D:/Software projects/Quartus/cache_controller_v2/testbench.v(16)
#    Time: 50 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/Software projects/Quartus/cache_controller_v2/testbench.v line 16
add wave -position insertpoint  \
{sim:/testbench/test/L1_instance/LRU[1][0]}
# End time: 14:18:49 on Aug 07,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 2
