<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="logibone_camera.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blob_detection_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blob_detection_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_manager_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blobs_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blobs_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="line_counter_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logibone_camera.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logibone_camera.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="logibone_camera.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="logibone_camera.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logibone_camera.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="logibone_camera.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_camera.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="logibone_camera.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="logibone_camera.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="logibone_camera.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="logibone_camera.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="logibone_camera.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="logibone_camera.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logibone_camera.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="logibone_camera.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="logibone_camera.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="logibone_camera.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="logibone_camera.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="logibone_camera.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="logibone_camera.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logibone_camera.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="logibone_camera.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="logibone_camera.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logibone_camera_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="logibone_camera_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_camera_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logibone_camera_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logibone_camera_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_camera_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="logibone_camera_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_camera_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_camera_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="logibone_camera_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="logibone_camera_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_camera_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logibone_camera_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logibone_camera_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="logibone_camera_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_camera_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1363182351" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1363182351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363482674" xil_pn:in_ck="-1126057336740159480" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1363482674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/bus_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/fifo_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/interrupt_manager_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/peripheral_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/conf_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/i2c_conf.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_manager.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_sender.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blobs.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/conv3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/filter_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/sobel3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/image_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/line_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/matNxM_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel2fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/interface_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/muxed_addr_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/MAC16.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/dpram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/primitive_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/dp_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/edge_triggered_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_delay.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/reset_generator.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/simple_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/up_down_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/utils_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/blob_detection_tb.vhd"/>
      <outfile xil_pn:name="logibone_camera.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363360001" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9038420105678284648" xil_pn:start_ts="1363360001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363360001" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3237436699065512986" xil_pn:start_ts="1363360001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363183095" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5868335493402065945" xil_pn:start_ts="1363183095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363482674" xil_pn:in_ck="-1126057336740159480" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1363482674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/bus_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/fifo_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/interrupt_manager_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/peripheral_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/conf_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/i2c_conf.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_manager.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_sender.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blobs.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/conv3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/filter_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/sobel3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/image_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/line_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/matNxM_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel2fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/interface_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/muxed_addr_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/MAC16.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/dpram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/primitive_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/dp_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/edge_triggered_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_delay.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/reset_generator.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/simple_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/up_down_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/utils_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/blob_detection_tb.vhd"/>
      <outfile xil_pn:name="logibone_camera.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363482678" xil_pn:in_ck="7818014050712080592" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4313580237744140304" xil_pn:start_ts="1363482674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_beh.prj"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1363482678" xil_pn:in_ck="-5518327303897253884" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3242375774910632163" xil_pn:start_ts="1363482678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5067632604979749192" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5868335493402065945" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-703894786362223110" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357290870" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7997032462676421105" xil_pn:start_ts="1357290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363359786" xil_pn:in_ck="-2248896829607247715" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5091840959650810240" xil_pn:start_ts="1363359764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.lso"/>
      <outfile xil_pn:name="logibone_camera.ngc"/>
      <outfile xil_pn:name="logibone_camera.ngr"/>
      <outfile xil_pn:name="logibone_camera.prj"/>
      <outfile xil_pn:name="logibone_camera.stx"/>
      <outfile xil_pn:name="logibone_camera.syr"/>
      <outfile xil_pn:name="logibone_camera.xst"/>
      <outfile xil_pn:name="logibone_camera_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1363009080" xil_pn:in_ck="6761049645652539331" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4529280899360645359" xil_pn:start_ts="1363009080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363359793" xil_pn:in_ck="199269817288413024" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1047859635436390478" xil_pn:start_ts="1363359786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.bld"/>
      <outfile xil_pn:name="logibone_camera.ngd"/>
      <outfile xil_pn:name="logibone_camera_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1363359804" xil_pn:in_ck="-5515587575712711231" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1363359793">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.pcf"/>
      <outfile xil_pn:name="logibone_camera_map.map"/>
      <outfile xil_pn:name="logibone_camera_map.mrp"/>
      <outfile xil_pn:name="logibone_camera_map.ncd"/>
      <outfile xil_pn:name="logibone_camera_map.ngm"/>
      <outfile xil_pn:name="logibone_camera_map.xrpt"/>
      <outfile xil_pn:name="logibone_camera_summary.xml"/>
      <outfile xil_pn:name="logibone_camera_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1363024036" xil_pn:in_ck="-9046718294307695302" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1363024021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.ncd"/>
      <outfile xil_pn:name="logibone_camera.pad"/>
      <outfile xil_pn:name="logibone_camera.par"/>
      <outfile xil_pn:name="logibone_camera.ptwx"/>
      <outfile xil_pn:name="logibone_camera.unroutes"/>
      <outfile xil_pn:name="logibone_camera.xpi"/>
      <outfile xil_pn:name="logibone_camera_pad.csv"/>
      <outfile xil_pn:name="logibone_camera_pad.txt"/>
      <outfile xil_pn:name="logibone_camera_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1363024046" xil_pn:in_ck="-6038391580115230694" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1363024036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.bgn"/>
      <outfile xil_pn:name="logibone_camera.bit"/>
      <outfile xil_pn:name="logibone_camera.drc"/>
      <outfile xil_pn:name="logibone_camera.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357507397" xil_pn:in_ck="-6038391580115243548" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1357507396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1362997216" xil_pn:in_ck="-7470918721655925827" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1362997216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1363024036" xil_pn:in_ck="-7470918721655925827" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1363024031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="logibone_camera.twr"/>
      <outfile xil_pn:name="logibone_camera.twx"/>
    </transform>
    <transform xil_pn:end_ts="1362997413" xil_pn:in_ck="-5515587575712711231" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1362997412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
