<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Physical Design Blog - VLSI PD Flow</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <h1> Physical Design Blog Series</h1>
        <p>From Netlist to GDSII - Complete PD Flow</p>
        <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
        <div class="view-counter">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 4.5C7 4.5 2.73 7.61 1 12c1.73 4.39 6 7.5 11 7.5s9.27-3.11 11-7.5c-1.73-4.39-6-7.5-11-7.5zM12 17c-2.76 0-5-2.24-5-5s2.24-5 5-5 5 2.24 5 5-2.24 5-5 5zm0-8c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3z"/></svg>
            <span class="view-count">1,356</span> views
        </div>
    </div>

    <div class="container">
        <div class="intro">
            <h2>Welcome!</h2>
            <p>This 10-part blog series covers the complete VLSI physical design flow.
               From floorplanning to signoff - each post is self-contained
               and written in simple language. Start anywhere or read them all!</p>
        </div>

        <h2>Blog Series - 10 Parts</h2>
        
        <div class="blog-grid">
            <a href="01_PD_Introduction.html" class="blog-card">
                <span class="card-number">Part 1</span>
                <h3>Introduction to Physical Design</h3>
                <p>Overview of PD flow, inputs/outputs, and key concepts</p>
            </a>
            
            <a href="02_Floorplanning.html" class="blog-card">
                <span class="card-number">Part 2</span>
                <h3>Floorplanning</h3>
                <p>Die size, core area, macro placement, pin assignment</p>
            </a>
            
            <a href="03_Power_Planning.html" class="blog-card">
                <span class="card-number">Part 3</span>
                <h3>Power Planning</h3>
                <p>Power grid, rings, straps, and IR drop basics</p>
            </a>
            
            <a href="04_Placement.html" class="blog-card">
                <span class="card-number">Part 4</span>
                <h3>Placement</h3>
                <p>Global placement, legalization, optimization</p>
            </a>
            
            <a href="05_Clock_Tree_Synthesis.html" class="blog-card">
                <span class="card-number">Part 5</span>
                <h3>Clock Tree Synthesis (CTS)</h3>
                <p>Clock distribution, skew, latency, buffers</p>
            </a>
            
            <a href="06_Routing.html" class="blog-card">
                <span class="card-number">Part 6</span>
                <h3>Routing</h3>
                <p>Global routing, detail routing, DRC fixing</p>
            </a>
            
            <a href="07_Timing_Closure.html" class="blog-card">
                <span class="card-number">Part 7</span>
                <h3>Timing Closure</h3>
                <p>Setup/hold fixing, optimization techniques</p>
            </a>
            
            <a href="08_Physical_Verification.html" class="blog-card">
                <span class="card-number">Part 8</span>
                <h3>Physical Verification</h3>
                <p>DRC, LVS, antenna checks, ERC</p>
            </a>
            
            <a href="09_Power_Analysis.html" class="blog-card">
                <span class="card-number">Part 9</span>
                <h3>Power Analysis</h3>
                <p>IR drop, EM analysis, power optimization</p>
            </a>
            
            <a href="10_Signoff_Tapeout.html" class="blog-card">
                <span class="card-number">Part 10</span>
                <h3>Signoff & Tapeout</h3>
                <p>Final checks, GDSII generation, tapeout checklist</p>
            </a>
        </div>
        </div>

        <div class="promo-section">
            <h2>Explore More Blog Series</h2>
            <div class="promo-grid">
                <a href="https://vlsi-praveen.github.io/dft-blog" class="promo-card">
                    <div class="promo-icon"></div>
                    <h3>DFT Engineering</h3>
                    <p>Design for Testability - scan chains, ATPG, compression, BIST, JTAG, and production test flows.</p>
                    <span class="promo-count">11 Part Series</span>
                </a>
                <a href="https://vlsi-praveen.github.io/digital-blog" class="promo-card">
                    <div class="promo-icon"></div>
                    <h3>Digital Design</h3>
                    <p>Master digital logic, combinational & sequential circuits, FSMs, timing analysis, and RTL coding.</p>
                    <span class="promo-count">10 Part Series</span>
                </a>
                <a href="https://vlsi-praveen.github.io/dv-blog" class="promo-card">
                    <div class="promo-icon"></div>
                    <h3>All VLSI Blogs</h3>
                    <p>Explore all blog series - Design Verification and more VLSI topics.</p>
                    <span class="promo-count">Complete Collection</span>
                </a>
            </div>
        </div>
    </div>

    <div class="footer">
        <p>Physical Design Blog Series | By Praveen Kumar Vagala</p>
    </div>
</body>
</html>
