Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 24 22:06:52 2025
| Host         : abhi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_gaussian_da_timing_summary_routed.rpt -pb top_gaussian_da_timing_summary_routed.pb -rpx top_gaussian_da_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gaussian_da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.733        0.000                      0                  569        0.171        0.000                      0                  569        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.733        0.000                      0                  569        0.171        0.000                      0                  569        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 4.644ns (50.120%)  route 4.622ns (49.880%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.661    12.373    C[9]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124    12.497 r  bram_addr[11]_i_2/O
                         net (fo=2, routed)           0.550    13.047    bram_addr[11]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    13.171 r  bram_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    13.171    bram_addr[11]_i_6_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.572 r  bram_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    bram_addr_reg[11]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.906 r  bram_addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000    13.906    p_5_out[13]
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.513    14.277    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[13]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.062    14.639    bram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 4.623ns (50.007%)  route 4.622ns (49.993%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.661    12.373    C[9]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124    12.497 r  bram_addr[11]_i_2/O
                         net (fo=2, routed)           0.550    13.047    bram_addr[11]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    13.171 r  bram_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    13.171    bram_addr[11]_i_6_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.572 r  bram_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    bram_addr_reg[11]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.885 r  bram_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.000    13.885    p_5_out[15]
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.513    14.277    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[15]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.062    14.639    bram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 4.549ns (49.603%)  route 4.622ns (50.397%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.661    12.373    C[9]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124    12.497 r  bram_addr[11]_i_2/O
                         net (fo=2, routed)           0.550    13.047    bram_addr[11]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    13.171 r  bram_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    13.171    bram_addr[11]_i_6_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.572 r  bram_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    bram_addr_reg[11]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.811 r  bram_addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000    13.811    p_5_out[14]
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.513    14.277    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[14]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.062    14.639    bram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 4.533ns (49.515%)  route 4.622ns (50.485%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.661    12.373    C[9]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124    12.497 r  bram_addr[11]_i_2/O
                         net (fo=2, routed)           0.550    13.047    bram_addr[11]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    13.171 r  bram_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    13.171    bram_addr[11]_i_6_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.572 r  bram_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    bram_addr_reg[11]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.795 r  bram_addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.000    13.795    p_5_out[12]
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.513    14.277    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  bram_addr_reg[12]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.062    14.639    bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 4.783ns (54.188%)  route 4.044ns (45.812%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  bram_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.133    bram_addr_reg[7]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  bram_addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.467    p_5_out[9]
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.514    14.278    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[9]/C
                         clock pessimism              0.335    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.062    14.640    bram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 4.762ns (54.079%)  route 4.044ns (45.921%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  bram_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.133    bram_addr_reg[7]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.446 r  bram_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.446    p_5_out[11]
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.514    14.278    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[11]/C
                         clock pessimism              0.335    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.062    14.640    bram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.688ns (53.690%)  route 4.044ns (46.310%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  bram_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.133    bram_addr_reg[7]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.372 r  bram_addr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.372    p_5_out[10]
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.514    14.278    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[10]/C
                         clock pessimism              0.335    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.062    14.640    bram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 4.672ns (53.605%)  route 4.044ns (46.395%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  bram_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.133    bram_addr_reg[7]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.356 r  bram_addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.356    p_5_out[8]
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.514    14.278    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[8]/C
                         clock pessimism              0.335    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.062    14.640    bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 4.669ns (53.589%)  route 4.044ns (46.411%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  bram_addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.353    p_5_out[5]
    SLICE_X4Y10          FDRE                                         r  bram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.515    14.279    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  bram_addr_reg[5]/C
                         clock pessimism              0.335    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.062    14.641    bram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 4.648ns (53.477%)  route 4.044ns (46.523%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.634     4.640    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.059 r  c_reg[1]/Q
                         net (fo=7, routed)           0.520     5.579    c_reg_n_0_[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     6.426 r  c_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.426    c_reg[3]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  c_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.540    c_reg[7]_i_2_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 f  c_reg[11]_i_2/O[1]
                         net (fo=6, routed)           0.754     7.628    c_reg[11]_i_2_n_6
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.303     7.931 r  bram_addr[3]_i_28/O
                         net (fo=1, routed)           0.000     7.931    bram_addr[3]_i_28_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.464 r  bram_addr_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.464    bram_addr_reg[3]_i_12_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.581 r  bram_addr_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.581    bram_addr_reg[3]_i_9_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.698 r  bram_addr_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.698    bram_addr_reg[3]_i_8_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.021 f  bram_addr_reg[11]_i_30/O[1]
                         net (fo=1, routed)           0.781     9.802    bram_addr_reg[11]_i_30_n_6
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.306    10.108 r  bram_addr[11]_i_19/O
                         net (fo=1, routed)           0.658    10.766    bram_addr[11]_i_19_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.890 r  bram_addr[11]_i_10/O
                         net (fo=3, routed)           0.697    11.588    bram_addr[11]_i_10_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  bram_addr[11]_i_5/O
                         net (fo=29, routed)          0.633    12.345    C[9]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.124    12.469 r  bram_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    12.469    bram_addr[3]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.019 r  bram_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.019    bram_addr_reg[3]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.332 r  bram_addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.332    p_5_out[7]
    SLICE_X4Y10          FDRE                                         r  bram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.515    14.279    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  bram_addr_reg[7]/C
                         clock pessimism              0.335    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.062    14.641    bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  1.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 da_inst/y_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.413    da_inst/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  da_inst/y_reg[21]/Q
                         net (fo=1, routed)           0.118     1.672    da_inst_n_7
    SLICE_X0Y20          FDRE                                         r  y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.855     1.928    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[21]/C
                         clock pessimism             -0.502     1.426    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.075     1.501    y_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 da_inst/y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.588     1.415    da_inst/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  da_inst/y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  da_inst/y_reg[17]/Q
                         net (fo=1, routed)           0.112     1.668    da_inst_n_11
    SLICE_X1Y17          FDRE                                         r  y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[17]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.066     1.496    y_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 da_inst/bit_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_inst/bit_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.587     1.414    da_inst/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  da_inst/bit_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  da_inst/bit_pos_reg[1]/Q
                         net (fo=8, routed)           0.121     1.676    da_inst/bit_pos_reg[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.721 r  da_inst/bit_pos[4]_i_2/O
                         net (fo=1, routed)           0.000     1.721    da_inst/p_0_in[4]
    SLICE_X2Y19          FDCE                                         r  da_inst/bit_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.856     1.929    da_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  da_inst/bit_pos_reg[4]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121     1.549    da_inst/bit_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 da_inst/accum_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_inst/y_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.587     1.414    da_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  da_inst/accum_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  da_inst/accum_reg[29]/Q
                         net (fo=3, routed)           0.121     1.676    da_inst/accum[29]
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.855     1.928    da_inst/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[22]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.075     1.502    da_inst/y_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 da_inst/accum_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_inst/y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.587     1.414    da_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  da_inst/accum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  da_inst/accum_reg[31]/Q
                         net (fo=2, routed)           0.124     1.679    da_inst/accum[31]
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.855     1.928    da_inst/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[31]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.076     1.503    da_inst/y_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.014%)  route 0.274ns (65.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  bram_addr_reg[11]/Q
                         net (fo=16, routed)          0.274     1.832    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.873     1.947    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.480     1.466    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.649    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 da_inst/accum_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_inst/y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.853%)  route 0.131ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.587     1.414    da_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  da_inst/accum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  da_inst/accum_reg[28]/Q
                         net (fo=3, routed)           0.131     1.686    da_inst/accum[28]
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.855     1.928    da_inst/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  da_inst/y_reg[21]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.072     1.499    da_inst/y_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 da_inst/accum_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_inst/y_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.588     1.415    da_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  da_inst/accum_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  da_inst/accum_reg[26]/Q
                         net (fo=3, routed)           0.130     1.686    da_inst/accum[26]
    SLICE_X1Y18          FDCE                                         r  da_inst/y_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.857     1.930    da_inst/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  da_inst/y_reg[19]/C
                         clock pessimism             -0.502     1.428    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.066     1.494    da_inst/y_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 da_inst/y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    da_inst/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  da_inst/y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  da_inst/y_reg[16]/Q
                         net (fo=1, routed)           0.161     1.718    da_inst_n_12
    SLICE_X1Y17          FDRE                                         r  y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[16]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.070     1.500    y_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.244%)  route 0.310ns (68.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  bram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  bram_addr_reg[9]/Q
                         net (fo=16, routed)          0.310     1.869    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.873     1.947    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.480     1.466    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.649    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9  <hidden>
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y9   bram_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y9   bram_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y9   bram_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y9   bram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y11  bram_addr_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 3.198ns (63.726%)  route 1.820ns (36.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.637     4.643    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     5.062 r  y_reg[6]/Q
                         net (fo=1, routed)           1.820     6.882    y_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.779     9.661 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.661    y[6]
    W13                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.022ns  (logic 3.198ns (63.683%)  route 1.824ns (36.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.625     4.631    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     5.050 r  y_reg[22]/Q
                         net (fo=1, routed)           1.824     6.874    y_OBUF[22]
    P18                  OBUF (Prop_obuf_I_O)         2.779     9.653 r  y_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.653    y[22]
    P18                                                               r  y[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.005ns  (logic 3.192ns (63.763%)  route 1.814ns (36.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.637     4.643    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     5.062 r  y_reg[5]/Q
                         net (fo=1, routed)           1.814     6.876    y_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.773     9.648 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.648    y[5]
    W14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.987ns  (logic 3.125ns (62.675%)  route 1.861ns (37.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.636     4.642    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.160 r  y_reg[4]/Q
                         net (fo=1, routed)           1.861     7.021    y_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.629 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.629    y[4]
    U15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 3.116ns (62.530%)  route 1.867ns (37.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.636     4.642    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.160 r  y_reg[3]/Q
                         net (fo=1, routed)           1.867     7.027    y_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     9.625 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.625    y[3]
    U16                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 3.057ns (61.631%)  route 1.903ns (38.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.630     4.636    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.092 r  y_reg[11]/Q
                         net (fo=1, routed)           1.903     6.995    y_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.596 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.596    y[11]
    V17                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.052ns (61.717%)  route 1.893ns (38.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.630     4.636    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.092 r  y_reg[9]/Q
                         net (fo=1, routed)           1.893     6.985    y_OBUF[9]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.582 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.582    y[9]
    W17                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.937ns  (logic 3.055ns (61.886%)  route 1.882ns (38.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.637     4.643    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.099 r  y_reg[0]/Q
                         net (fo=1, routed)           1.882     6.980    y_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     9.580 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.580    y[0]
    U14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 3.058ns (61.788%)  route 1.891ns (38.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.625     4.631    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.087 r  y_reg[15]/Q
                         net (fo=1, routed)           1.891     6.978    y_OBUF[15]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.579 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.579    y[15]
    T18                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 3.053ns (61.911%)  route 1.878ns (38.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.637     4.643    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.099 r  y_reg[2]/Q
                         net (fo=1, routed)           1.878     6.977    y_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     9.574 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.574    y[2]
    V13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[31]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  y_reg[31]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  y_reg[31]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286     1.839    y_reg[31]_lopt_replica_4_1
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  y_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.968    y[27]
    M19                                                               r  y[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.567ns  (logic 1.244ns (79.384%)  route 0.323ns (20.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.583     1.410    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  y_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  y_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.874    y_reg[31]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.976 r  y_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.976    y[24]
    N17                                                               r  y[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 1.288ns (81.820%)  route 0.286ns (18.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.582     1.409    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  y_reg[31]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  y_reg[31]_lopt_replica_2/Q
                         net (fo=1, routed)           0.286     1.836    y_reg[31]_lopt_replica_2_1
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.983 r  y_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.983    y[25]
    K17                                                               r  y[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.578ns  (logic 1.258ns (79.755%)  route 0.319ns (20.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  y_reg[14]/Q
                         net (fo=1, routed)           0.319     1.878    y_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         1.117     2.996 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.996    y[14]
    U17                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.588ns  (logic 1.260ns (79.354%)  route 0.328ns (20.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  y_reg[19]/Q
                         net (fo=1, routed)           0.328     1.882    y_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.001 r  y_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.001    y[19]
    V19                                                               r  y[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.252ns (78.567%)  route 0.342ns (21.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  y_reg[20]/Q
                         net (fo=1, routed)           0.342     1.895    y_OBUF[20]
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.007 r  y_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.007    y[20]
    U19                                                               r  y[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.595ns  (logic 1.248ns (78.234%)  route 0.347ns (21.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  y_reg[31]_lopt_replica_6/Q
                         net (fo=1, routed)           0.347     1.901    y_reg[31]_lopt_replica_6_1
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.008 r  y_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.008    y[29]
    P19                                                               r  y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.270ns (79.595%)  route 0.326ns (20.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.418    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  y_reg[13]/Q
                         net (fo=1, routed)           0.326     1.907    y_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         1.106     3.014 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.014    y[13]
    U18                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.260ns (78.509%)  route 0.345ns (21.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  y_reg[18]/Q
                         net (fo=1, routed)           0.345     1.899    y_OBUF[18]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.017 r  y_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.017    y[18]
    W18                                                               r  y[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.282ns (79.683%)  route 0.327ns (20.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.582     1.409    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  y_reg[31]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  y_reg[31]_lopt_replica_3/Q
                         net (fo=1, routed)           0.327     1.877    y_reg[31]_lopt_replica_3_1
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.017 r  y_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.017    y[26]
    L17                                                               r  y[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            c_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.058ns (17.876%)  route 4.859ns (82.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.875     2.808    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.932 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          2.984     5.916    da_inst_n_0
    SLICE_X7Y7           FDCE                                         f  c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.516     4.280    clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  c_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            c_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.058ns (17.876%)  route 4.859ns (82.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.875     2.808    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.932 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          2.984     5.916    da_inst_n_0
    SLICE_X7Y7           FDCE                                         f  c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.516     4.280    clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  c_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            y_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.058ns (18.335%)  route 4.711ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.532     3.466    da_inst/rst_n_IBUF
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  da_inst/y[31]_i_1__0/O
                         net (fo=32, routed)          2.178     5.768    da_inst_n_3
    SLICE_X0Y29          FDRE                                         r  y_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  y_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            y_reg[31]_lopt_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.058ns (18.335%)  route 4.711ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.532     3.466    da_inst/rst_n_IBUF
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  da_inst/y[31]_i_1__0/O
                         net (fo=32, routed)          2.178     5.768    da_inst_n_3
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_5/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            y_reg[31]_lopt_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.058ns (18.335%)  route 4.711ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.532     3.466    da_inst/rst_n_IBUF
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  da_inst/y[31]_i_1__0/O
                         net (fo=32, routed)          2.178     5.768    da_inst_n_3
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_6/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            y_reg[31]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.058ns (18.335%)  route 4.711ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.532     3.466    da_inst/rst_n_IBUF
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  da_inst/y[31]_i_1__0/O
                         net (fo=32, routed)          2.178     5.768    da_inst_n_3
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  y_reg[31]_lopt_replica_7/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            y_reg[31]_lopt_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.058ns (18.797%)  route 4.569ns (81.203%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.532     3.466    da_inst/rst_n_IBUF
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.124     3.590 r  da_inst/y[31]_i_1__0/O
                         net (fo=32, routed)          2.036     5.626    da_inst_n_3
    SLICE_X0Y27          FDRE                                         r  y_reg[31]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.505     4.269    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  y_reg[31]_lopt_replica_4/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            c_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.058ns (18.847%)  route 4.554ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.875     2.808    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.932 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          2.679     5.611    da_inst_n_0
    SLICE_X4Y7           FDCE                                         f  c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.516     4.280    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            c_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.058ns (18.847%)  route 4.554ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.875     2.808    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.932 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          2.679     5.611    da_inst_n_0
    SLICE_X4Y7           FDCE                                         f  c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.516     4.280    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            c_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.058ns (18.847%)  route 4.554ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.875     2.808    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.932 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          2.679     5.611    da_inst_n_0
    SLICE_X4Y7           FDCE                                         f  c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.516     4.280    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  c_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            da_inst/y_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst/rst_n
    SLICE_X3Y17          FDCE                                         f  da_inst/y_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    da_inst/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  da_inst/y_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            r_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.208ns (17.827%)  route 0.957ns (82.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.196     1.165    da_inst_n_0
    SLICE_X2Y17          FDCE                                         f  r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  r_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            da_inst/y_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.208ns (17.691%)  route 0.966ns (82.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.205     1.174    da_inst/rst_n
    SLICE_X1Y18          FDCE                                         f  da_inst/y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.857     1.930    da_inst/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  da_inst/y_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            da_inst/y_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.208ns (17.691%)  route 0.966ns (82.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.205     1.174    da_inst/rst_n
    SLICE_X1Y18          FDCE                                         f  da_inst/y_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.857     1.930    da_inst/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  da_inst/y_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            da_inst/accum_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.208ns (17.625%)  route 0.971ns (82.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.762     0.925    da_inst/rst_n_IBUF
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  da_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=99, routed)          0.209     1.178    da_inst/rst_n
    SLICE_X0Y18          FDCE                                         f  da_inst/accum_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.857     1.930    da_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  da_inst/accum_reg[24]/C





