--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf Test.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock P45
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Slide_SW    |   -0.410(R)|      FAST  |    2.887(R)|      SLOW  |P45_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock P47
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Slide_SW    |    1.361(R)|      SLOW  |    0.540(R)|      SLOW  |XLXI_29/Add       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock P45 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
com0        |        11.548(R)|      SLOW  |         6.406(R)|      FAST  |P45_BUFGP         |   0.000|
com1        |        12.224(R)|      SLOW  |         6.890(R)|      FAST  |P45_BUFGP         |   0.000|
com2        |        11.544(R)|      SLOW  |         6.330(R)|      FAST  |P45_BUFGP         |   0.000|
com3        |        12.148(R)|      SLOW  |         6.789(R)|      FAST  |P45_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock P47 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
P27         |        10.988(R)|      SLOW  |         5.650(R)|      FAST  |XLXI_29/Add       |   0.000|
P29         |        10.523(R)|      SLOW  |         5.238(R)|      FAST  |XLXI_29/Add       |   0.000|
P32         |        10.124(R)|      SLOW  |         5.068(R)|      FAST  |XLXI_29/Add       |   0.000|
P34         |        10.648(R)|      SLOW  |         5.205(R)|      FAST  |XLXI_29/Add       |   0.000|
P35         |        10.400(R)|      SLOW  |         5.253(R)|      FAST  |XLXI_29/Add       |   0.000|
P40         |        10.411(R)|      SLOW  |         5.289(R)|      FAST  |XLXI_29/Add       |   0.000|
P41         |        10.853(R)|      SLOW  |         5.357(R)|      FAST  |XLXI_29/Add       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P45            |    1.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P45            |    6.763|         |         |         |
P47            |    1.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P123           |    1.660|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Slide_SW       |com0           |    7.590|
Slide_SW       |com1           |    8.266|
Slide_SW       |com2           |    8.582|
Slide_SW       |com3           |    9.186|
---------------+---------------+---------+


Analysis completed Sat Dec 14 01:52:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



