ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Baron' on host 'laptop-nr37e6di' (Windows NT_amd64 version 6.2) on Tue Nov 26 14:55:40 -0800 2024
INFO: [HLS 200-10] In directory 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj'
Sourcing Tcl script 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/csim.tcl
INFO: [HLS 200-1510] Running: open_project lenet_proj 
INFO: [HLS 200-10] Opening project 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj'.
INFO: [HLS 200-1510] Running: set_top lenet_predict 
INFO: [HLS 200-1510] Running: add_files lenet_main.cpp 
INFO: [HLS 200-10] Adding design file 'lenet_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lenet_support.cpp 
INFO: [HLS 200-10] Adding design file 'lenet_support.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lenet_support.h 
INFO: [HLS 200-10] Adding design file 'lenet_support.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb lenet_testbench.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'lenet_testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution lenet_predict -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../lenet_testbench.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_math.h:41,
                 from ../../../../lenet_support.h:4,
                 from ../../../../lenet_testbench.cpp:3:
C:/Xilinx/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from C:/Xilinx/Vitis_HLS/2023.1/include/hls_math.h:41,
                 from ../../../../lenet_support.h:4,
                 from ../../../../lenet_testbench.cpp:3:
C:/Xilinx/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Conv1 output (first 10 values): 0 0 0 0 0 0.00113771 0 0 0 0.00330163 
Conv1 output (filter 0, first row): 0 0 0 0 0 0.00113771 0 0 0 0.00330163 0.00316622 0.00179808 0.00224399 0.00225152 0.00105086 0.00383479 0.00486048 0.00843639 0.00291973 0 0.00233862 0.00884894 0 0 0.00264358 0.00719266 0.00393475 0.000689693 
Predicted class: 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.409 seconds; current allocated memory: 0.523 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.609 seconds; peak allocated memory: 113.723 MB.
