-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=16;
DEPTH=128;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN
	00 : 21B0;   -- load			D[1b] -> R[00]
	01 : 22A1;   -- load			D[2A] -> R[01]
	02 : 23C2;   -- load			D[3C] -> R[02]
	03 : 27E3;   -- load			D[7E] -> R[03]
	04 : 401A;   -- subtract 	R[0A] = R[00] - R[01]
	05 : 3A2A;   -- add			R[0A] = R[0A] + R[02]
	06 : 4A3A;   -- subtract 	R[0A] = R[0A] - R[03]
	07 : 1A6A;   -- store		R[0A] -> D[6A]
	08 : 5000;   -- HALT			HALT
	[09..7F] : 0000;  -- Fill remaining with NOOPs
END;
