
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030452                       # Number of seconds simulated
sim_ticks                                 30452422000                       # Number of ticks simulated
final_tick                                30452422000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273350                       # Simulator instruction rate (inst/s)
host_op_rate                                   295611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               96260049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676592                       # Number of bytes of host memory used
host_seconds                                   316.36                       # Real time elapsed on the host
sim_insts                                    86475947                       # Number of instructions simulated
sim_ops                                      93518108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            44096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            22912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             7360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             8896                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        44096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4544                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           53504                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               689                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               358                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                76                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               115                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                71                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               139                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1448                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1448029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              752387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              159725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              241688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              149216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              292128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3043173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1448029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         159725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         149216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1756970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1448029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             752387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             159725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             241688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             149216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             292128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3043173                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                9614759                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          9248351                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            25427                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9151816                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8991448                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.247692                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 135483                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              6561                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          50013                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             46099                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            3914                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2911                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  22                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        30452423                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1282451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      48265105                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    9614759                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           9173030                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     29124051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  51355                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          166                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   924099                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 8011                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          30432354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.615742                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.568046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1309687      4.30%      4.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9074489     29.82%     34.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20048178     65.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            30432354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.315731                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.584935                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1202984                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               190278                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 28922308                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                92182                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 24602                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              202662                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1098                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              49030917                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 2014                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 24602                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1252242                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  46093                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         70289                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 28961389                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                77739                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              48996315                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                 44039                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   221                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           49304161                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            225133230                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        50302081                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             48694768                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  609393                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              4902                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          1960                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   107239                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            18188613                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9413662                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8585063                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8524465                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  48924440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               3863                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 48646402                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            57354                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         431778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1550228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     30432354                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.598509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.528514                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             593897      1.95%      1.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           11030512     36.25%     38.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18807945     61.80%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       30432354                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2575343     29.15%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3159005     35.76%     64.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              3099675     35.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20999380     43.17%     43.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               36396      0.07%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          2700      0.01%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18210106     37.43%     80.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9397804     19.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              48646402                       # Type of FU issued
system.cpu0.iq.rate                          1.597456                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    8834023                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.181597                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         136616503                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         49360318                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     48584992                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              57480409                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8569328                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        43071                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        37577                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        36974                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 24602                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  40489                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 4628                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           48928334                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             9398                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             18188613                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9413662                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              1947                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           253                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         12891                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        11526                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               24417                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             48627751                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             18204988                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            18651                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           31                       # number of nop insts executed
system.cpu0.iew.exec_refs                    27598824                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 9528295                       # Number of branches executed
system.cpu0.iew.exec_stores                   9393836                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.596843                       # Inst execution rate
system.cpu0.iew.wb_sent                      48585837                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     48585008                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 29067584                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 32127662                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.595440                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.904753                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         431787                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           3849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            24352                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     30367304                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.596998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.319954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      3830832     12.61%     12.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16858718     55.52%     68.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3562710     11.73%     79.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       214830      0.71%     80.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5782120     19.04%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        46855      0.15%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        20561      0.07%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        23648      0.08%     99.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        27030      0.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     30367304                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            47658284                       # Number of instructions committed
system.cpu0.commit.committedOps              48496525                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      27521627                       # Number of memory references committed
system.cpu0.commit.loads                     18145542                       # Number of loads committed
system.cpu0.commit.membars                       1916                       # Number of memory barriers committed
system.cpu0.commit.branches                   9518579                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 39306311                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              129513                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        20935891     43.17%     43.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          36307      0.07%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     43.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         2700      0.01%     43.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     43.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18145542     37.42%     80.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9376069     19.33%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         48496525                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                27030                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    79268339                       # The number of ROB reads
system.cpu0.rob.rob_writes                   97921681                       # The number of ROB writes
system.cpu0.timesIdled                            522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          20069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   47658284                       # Number of Instructions Simulated
system.cpu0.committedOps                     48496525                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.638974                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.638974                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.565008                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.565008                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                49466152                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20761991                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                200298844                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                27913439                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               27625356                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3831                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              374                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          182.266577                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18903430                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              792                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         23867.967172                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   182.266577                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.355989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.355989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         37810747                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        37810747                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      9557512                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9557512                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      9342079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9342079                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1913                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1913                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1915                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1915                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     18899591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18899591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     18899591                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18899591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          702                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1553                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1553                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1553                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1553                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     23044000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     23044000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     39851000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39851000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data        11000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total        11000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     62895000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     62895000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     62895000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     62895000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      9558363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9558363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      9342781                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9342781                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     18901144                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18901144                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     18901144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18901144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000089                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000075                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.001044                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001044                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 27078.730905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27078.730905                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56767.806268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56767.806268                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data         5500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total         5500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 40499.034127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40499.034127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 40499.034127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40499.034127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.dcache.writebacks::total               86                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          270                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          479                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          479                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          749                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          749                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          581                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          804                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     13900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     13619500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13619500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     27519500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     27519500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     27519500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     27519500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000043                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000043                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 23924.268503                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23924.268503                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61073.991031                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61073.991031                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 34228.233831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34228.233831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 34228.233831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34228.233831                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            26226                       # number of replacements
system.cpu0.icache.tags.tagsinuse          300.009995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             896275                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26692                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.578413                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   300.009995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.585957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.585957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1874890                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1874890                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       896275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         896275                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       896275                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          896275                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       896275                       # number of overall hits
system.cpu0.icache.overall_hits::total         896275                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        27824                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        27824                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        27824                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         27824                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        27824                       # number of overall misses
system.cpu0.icache.overall_misses::total        27824                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    453360499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    453360499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    453360499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    453360499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    453360499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    453360499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       924099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       924099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       924099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       924099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       924099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       924099                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.030109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030109                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.030109                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030109                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.030109                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030109                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16293.864973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16293.864973                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16293.864973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16293.864973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16293.864973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16293.864973                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        26226                       # number of writebacks
system.cpu0.icache.writebacks::total            26226                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1131                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1131                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1131                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        26693                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        26693                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        26693                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        26693                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        26693                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        26693                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    387568999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    387568999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    387568999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    387568999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    387568999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    387568999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.028885                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028885                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.028885                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028885                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.028885                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028885                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14519.499457                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14519.499457                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14519.499457                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14519.499457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14519.499457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14519.499457                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                4002844                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2808042                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           227633                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1682580                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1573274                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.503667                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 519736                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             21581                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          35516                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             34400                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1116                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2190                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        19939182                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3903995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      24006719                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4002844                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2127410                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     15797681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 460791                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  3208086                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                43508                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          19932087                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.400507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.858939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4959844     24.88%     24.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2029458     10.18%     35.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12942785     64.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            19932087                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.200753                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.203997                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3742481                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1836592                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 12403101                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1737143                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                212760                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              709999                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                18002                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              26912967                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                29357                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                212760                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4026404                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 667138                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        190144                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 13844381                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               991250                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              26605007                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                874441                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    84                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           39005748                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            125268309                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        37370352                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             29028029                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 9977719                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             14142                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3120                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1031110                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1711346                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1741675                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            56260                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          477950                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  25988449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               4018                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20730478                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           843641                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        6180823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     24998366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     19932087                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.040056                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.528968                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2405361     12.07%     12.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14322974     71.86%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3203752     16.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       19932087                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               13220588     97.14%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                209613      1.54%     98.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               179091      1.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             17334324     83.62%     83.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              399793      1.93%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         13236      0.06%     85.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1507927      7.27%     92.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475198      7.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20730478                       # Type of FU issued
system.cpu1.iq.rate                          1.039685                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   13609292                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.656487                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          75845976                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         32173488                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     20575668                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              34339770                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           10290                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       489037                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       350963                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        65697                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                212760                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 662639                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 8459                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           25992468                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            26494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1711346                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1741675                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              3117                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           198                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        123639                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        95728                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              219367                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             20673304                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1485214                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            57174                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            1                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2952368                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2847578                       # Number of branches executed
system.cpu1.iew.exec_stores                   1467154                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.036818                       # Inst execution rate
system.cpu1.iew.wb_sent                      20580897                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     20575668                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14695793                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 39559963                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.031921                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.371481                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        6180823                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           4000                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           209998                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     19057388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.039578                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.838156                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2943375     15.44%     15.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14111347     74.05%     89.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1188297      6.24%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       358397      1.88%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       262901      1.38%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        74438      0.39%     99.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        49432      0.26%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        25482      0.13%     99.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        43719      0.23%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     19057388                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            17067163                       # Number of instructions committed
system.cpu1.commit.committedOps              19811644                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2613021                       # Number of memory references committed
system.cpu1.commit.loads                      1222309                       # Number of loads committed
system.cpu1.commit.membars                        900                       # Number of memory barriers committed
system.cpu1.commit.branches                   2765992                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 18033412                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              498444                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16802742     84.81%     84.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         382645      1.93%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        13236      0.07%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1222309      6.17%     92.98% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1390712      7.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19811644                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                43719                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    45003476                       # The number of ROB reads
system.cpu1.rob.rob_writes                   52860328                       # The number of ROB writes
system.cpu1.timesIdled                           2210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           7095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   17067163                       # Number of Instructions Simulated
system.cpu1.committedOps                     19811644                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.168277                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.168277                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.855961                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.855961                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                27311210                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16160143                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 66700222                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13707420                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2774708                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  3869                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              221                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          145.728122                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2628595                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              386                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          6809.831606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   145.728122                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.284625                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.284625                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5303248                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5303248                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1264261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1264261                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1385697                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1385697                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          294                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          294                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          292                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2649958                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2649958                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2649958                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2649958                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          205                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          158                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          489                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           489                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          489                       # number of overall misses
system.cpu1.dcache.overall_misses::total          489                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5263000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5263000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     10712000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10712000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1106000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1106000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1107000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1107000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     15975000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     15975000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     15975000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     15975000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1264545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1264545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1385902                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1385902                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2650447                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2650447                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2650447                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2650447                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000148                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000148                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.349558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.349558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.351111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.351111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000184                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000184                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18531.690141                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18531.690141                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 52253.658537                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52253.658537                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7006.329114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7006.329114                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32668.711656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32668.711656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32668.711656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32668.711656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           33                       # number of writebacks
system.cpu1.dcache.writebacks::total               33                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           32                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           89                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           89                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          158                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3732000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3732000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      7028500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7028500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       791000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       791000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     10760500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     10760500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     10760500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     10760500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.349558                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.349558                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.351111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.351111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14809.523810                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14809.523810                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47489.864865                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47489.864865                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5006.329114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5006.329114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 26901.250000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26901.250000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 26901.250000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26901.250000                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            39959                       # number of replacements
system.cpu1.icache.tags.tagsinuse          160.442447                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3167723                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40122                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.952271                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   160.442447                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.313364                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.313364                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6456294                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6456294                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3167723                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3167723                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3167723                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3167723                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3167723                       # number of overall hits
system.cpu1.icache.overall_hits::total        3167723                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        40363                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40363                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        40363                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40363                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        40363                       # number of overall misses
system.cpu1.icache.overall_misses::total        40363                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    662463000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    662463000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    662463000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    662463000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    662463000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    662463000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3208086                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3208086                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3208086                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3208086                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3208086                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3208086                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012582                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012582                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012582                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012582                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012582                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012582                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16412.630379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16412.630379                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16412.630379                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16412.630379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16412.630379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16412.630379                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        39959                       # number of writebacks
system.cpu1.icache.writebacks::total            39959                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          241                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        40122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        40122                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        40122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        40122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        40122                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        40122                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    579811500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    579811500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    579811500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    579811500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    579811500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    579811500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.012507                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012507                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.012507                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012507                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.012507                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012507                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14451.211306                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14451.211306                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14451.211306                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14451.211306                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14451.211306                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14451.211306                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                5119508                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          3596072                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           297432                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2142382                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2005116                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.592833                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 662934                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             28193                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          43853                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             42388                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            1465                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2848                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        25507000                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           5010820                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      30744269                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5119508                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2710438                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     20187736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 602233                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  4101128                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                56268                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          25499688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.400536                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.859094                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6348596     24.90%     24.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2588950     10.15%     35.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16562142     64.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            25499688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.200710                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.205327                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4801981                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2324688                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 15919168                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              2176098                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                277743                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              905191                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                23895                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              34429234                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                38986                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                277743                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5163659                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 863826                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        248091                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 17718842                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1227517                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              34024954                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               1086028                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                    15                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           49969422                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            160156314                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        47810815                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             37019405                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                12950017                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             18581                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          4010                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1276786                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2173930                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2201908                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            67960                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          608442                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  33218646                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               4908                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 26399755                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1097970                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        8013615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     32399517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     25499688                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.035297                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.529412                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            3139334     12.31%     12.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           18320953     71.85%     84.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4039401     15.84%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       25499688                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               16811210     97.14%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     97.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                267334      1.54%     98.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               227787      1.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             22107440     83.74%     83.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              507923      1.92%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         17741      0.07%     85.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1908691      7.23%     92.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1857960      7.04%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              26399755                       # Type of FU issued
system.cpu2.iq.rate                          1.035000                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   17306331                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.655549                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          96703499                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         41237400                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     26203142                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              43706086                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           13178                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       631517                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       452473                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        79910                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                277743                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 857185                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                11156                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           33223557                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            34599                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2173930                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2201908                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              4008                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        160370                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       125988                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              286358                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             26324390                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1879261                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            75365                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3726577                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3620017                       # Number of branches executed
system.cpu2.iew.exec_stores                   1847316                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.032046                       # Inst execution rate
system.cpu2.iew.wb_sent                      26210088                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     26203142                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 18698087                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 50254425                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.027292                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.372068                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        8013617                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           4900                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           274059                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     24365391                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.034662                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.832622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      3812492     15.65%     15.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     18016984     73.94%     89.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1513051      6.21%     95.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       450296      1.85%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       333361      1.37%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        92517      0.38%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        61181      0.25%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        31222      0.13%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        54287      0.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     24365391                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            21750500                       # Number of instructions committed
system.cpu2.commit.committedOps              25209939                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3291848                       # Number of memory references committed
system.cpu2.commit.loads                      1542413                       # Number of loads committed
system.cpu2.commit.membars                        900                       # Number of memory barriers committed
system.cpu2.commit.branches                   3515306                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 22943891                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              629565                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        21413785     84.94%     84.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         486565      1.93%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     86.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        17741      0.07%     86.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     86.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1542413      6.12%     93.06% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1749435      6.94%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25209939                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                54287                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    57531099                       # The number of ROB reads
system.cpu2.rob.rob_writes                   67581576                       # The number of ROB writes
system.cpu2.timesIdled                           2643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           7312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   21750500                       # Number of Instructions Simulated
system.cpu2.committedOps                     25209939                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.172709                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.172709                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.852727                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.852727                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                34793150                       # number of integer regfile reads
system.cpu2.int_regfile_writes               20599725                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 84886957                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                17531300                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                3507681                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  4764                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              461                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          124.476011                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3310597                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              623                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          5313.959872                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   124.476011                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.243117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.243117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          162                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.316406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6675630                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6675630                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1591975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1591975                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1743805                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1743805                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          292                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          292                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          292                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          292                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3335780                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3335780                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3335780                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3335780                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          562                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          562                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          173                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          158                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          735                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           735                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          735                       # number of overall misses
system.cpu2.dcache.overall_misses::total          735                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      9379000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      9379000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     10789000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10789000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      1107000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1107000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1106000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1106000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     20168000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     20168000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     20168000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     20168000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1592537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1592537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1743978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1743978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3336515                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3336515                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3336515                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3336515                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000353                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.351111                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.351111                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.351111                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.351111                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000220                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000220                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16688.612100                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16688.612100                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 62364.161850                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62364.161850                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7006.329114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7006.329114                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27439.455782                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27439.455782                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27439.455782                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27439.455782                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           33                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           57                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           90                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          529                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          116                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          158                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          645                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      7385000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      7385000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      7226500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7226500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       790000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       790000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     14611500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     14611500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     14611500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     14611500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.351111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.351111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.351111                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.351111                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13960.302457                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13960.302457                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 62297.413793                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62297.413793                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5006.329114                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5006.329114                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22653.488372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22653.488372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22653.488372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22653.488372                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            52109                       # number of replacements
system.cpu2.icache.tags.tagsinuse          162.650242                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4048556                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52276                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            77.445788                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   162.650242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.317676                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.317676                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8254532                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8254532                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      4048556                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4048556                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4048556                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4048556                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4048556                       # number of overall hits
system.cpu2.icache.overall_hits::total        4048556                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        52572                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        52572                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        52572                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         52572                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        52572                       # number of overall misses
system.cpu2.icache.overall_misses::total        52572                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    861158000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    861158000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    861158000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    861158000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    861158000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    861158000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      4101128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4101128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      4101128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4101128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      4101128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4101128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.012819                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012819                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.012819                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012819                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.012819                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012819                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16380.544777                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16380.544777                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16380.544777                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16380.544777                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16380.544777                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16380.544777                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        52109                       # number of writebacks
system.cpu2.icache.writebacks::total            52109                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          296                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          296                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          296                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        52276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52276                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        52276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        52276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52276                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    753778000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    753778000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    753778000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    753778000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    753778000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    753778000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.012747                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.012747                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.012747                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.012747                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.012747                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.012747                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14419.198102                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14419.198102                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14419.198102                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14419.198102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14419.198102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14419.198102                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   840.935720                       # Cycle average of tags in use
system.l2.tags.total_refs                      174465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    120.486878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       333.371318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       171.963338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        75.240558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        97.868535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        69.472512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        93.019459                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.010174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.005248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025663                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          805                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044189                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    177459                       # Number of tag accesses
system.l2.tags.data_accesses                   177459                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              119                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        55065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            55065                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          26001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          40015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          52164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             118180                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               659                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                26001                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  245                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                40015                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                52164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  299                       # number of demand (read+write) hits
system.l2.demand_hits::total                   118874                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               26001                       # number of overall hits
system.l2.overall_hits::cpu0.data                 245                       # number of overall hits
system.l2.overall_hits::cpu1.inst               40015                       # number of overall hits
system.l2.overall_hits::cpu1.data                 150                       # number of overall hits
system.l2.overall_hits::cpu2.inst               52164                       # number of overall hits
system.l2.overall_hits::cpu2.data                 299                       # number of overall hits
system.l2.overall_hits::total                  118874                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 427                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst          112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              911                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             208                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                692                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                149                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1546                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               692                       # number of overall misses
system.l2.overall_misses::cpu0.data               361                       # number of overall misses
system.l2.overall_misses::cpu1.inst               107                       # number of overall misses
system.l2.overall_misses::cpu1.data               125                       # number of overall misses
system.l2.overall_misses::cpu2.inst               112                       # number of overall misses
system.l2.overall_misses::cpu2.data               149                       # number of overall misses
system.l2.overall_misses::total                  1546                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     12994500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      6262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      6918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26175000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     42417500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      6461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      6627500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55506000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data      9202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1407500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      2160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12770000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     22196500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      6461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      7669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      9079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42417500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     22196500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      6461000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      7669500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6627500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      9079000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94451000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        55065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        55065                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        26693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        40122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        52276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            26693                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            40122                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              275                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            52276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120420                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           26693                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           40122                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             275                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           52276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120420                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.968037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.784615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924242                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.025924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.002667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.002142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007650                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.385013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.158621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.107463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239908                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.025924                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.595710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.002667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.454545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.002142                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.332589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012838                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.025924                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.595710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.002667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.454545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.002142                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.332589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012838                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61294.811321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61392.156863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61225.663717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61299.765808                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61296.965318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 60383.177570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 59174.107143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60928.649835                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61758.389262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61195.652174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 60013.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61394.230769                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61296.965318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61486.149584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 60383.177570                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        61356                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 59174.107143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 60932.885906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61093.790427                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61296.965318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61486.149584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 60383.177570                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        61356                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 59174.107143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 60932.885906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61093.790427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            74                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  97                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 97                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            427                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          185                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1449                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     10874500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      5788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     35408000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      3883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      3624500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      7577000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data       669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      1333000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     18451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      5911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      7121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74399500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     18451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      5911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      7121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74399500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.968037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.784615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.025849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.001894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.001358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.377261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.089655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.077612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.213379                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.025849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.590759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.001894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.418182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.001358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.310268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.025849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.590759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.001894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.418182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.001358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.310268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012033                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51294.811321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51392.156863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51225.663717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51299.765808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51315.942029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51092.105263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51049.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51272.998805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51897.260274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51461.538462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51269.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51778.378378                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51315.942029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51540.502793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51092.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        51400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51049.295775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51233.812950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51345.410628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51315.942029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51540.502793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51092.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        51400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51049.295775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51233.812950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51345.410628                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            316                       # Transaction distribution
system.membus.trans_dist::ReadExReq               427                       # Transaction distribution
system.membus.trans_dist::ReadExResp              427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        92672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   92672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              322                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1929                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1929    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1929                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2386932                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7240000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       240922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       111202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        73014                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30452422000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            120767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       118294                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           316                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119091                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        79611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       120203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       156661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                361351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3386752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5125184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6680640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15285248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1142                       # Total snoops (count)
system.tol2bus.snoopTraffic                     52480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.637597                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.707559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56706     46.64%     46.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55955     46.03%     92.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5175      4.26%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3735      3.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          238874499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          40038998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1202997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          60222419                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            913484                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          78456914                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1285987                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
