Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 26 01:48:12 2023
| Host         : Zenbook14_YI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_7segemnt_control_sets_placed.rpt
| Design       : FPGA_7segemnt
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | C1/out[3]_i_1_n_0 |                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                   |                                  |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG |                   | d1/d2/pb_one_pulse               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                   | C1/one_second_counter[0]_i_1_n_0 |                7 |             27 |         3.86 |
+----------------+-------------------+----------------------------------+------------------+----------------+--------------+


