\doxysection{stm32g474xx.\+h}
\hypertarget{stm32g474xx_8h_source}{}\label{stm32g474xx_8h_source}\index{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h@{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G474xx\_H}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ \_\_STM32G474xx\_H}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00037\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ \_\_CM4\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ }}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00065\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00066\ \{}
\DoxyCodeLine{00067\ \textcolor{comment}{/******\ \ Cortex-\/M4\ Processor\ Exceptions\ Numbers\ *********************************************************************************/}}
\DoxyCodeLine{00068\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{00069\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{00070\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}\ \ \ \ \ \ \ =\ -\/12,\ \ \ \ }
\DoxyCodeLine{00071\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/11,\ \ \ \ }
\DoxyCodeLine{00072\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/10,\ \ \ \ }
\DoxyCodeLine{00073\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{00074\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ -\/4,\ \ \ \ \ }
\DoxyCodeLine{00075\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{00077\ \textcolor{comment}{/******\ \ STM32\ specific\ Interrupt\ Numbers\ ***************************************************************************************/}}
\DoxyCodeLine{00078\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9}{RTC\_TAMP\_LSECSS\_IRQn}}\ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{00081\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{00087\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{00088\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{00090\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{00091\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{00094\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{00095\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\_Channel7\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\_2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{00097\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\_HP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{00098\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\_LP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\_IT0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{00100\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\_IT1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{00101\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{00102\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\_BRK\_TIM15\_IRQn}}\ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{00103\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\_UP\_TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{00104\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\_TRG\_COM\_TIM17\_IRQn}}\ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{00105\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{00107\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{00108\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{00109\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{00110\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 32,\ \ \ \ \ }
\DoxyCodeLine{00111\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 33,\ \ \ \ \ }
\DoxyCodeLine{00112\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 34,\ \ \ \ \ }
\DoxyCodeLine{00113\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 35,\ \ \ \ \ }
\DoxyCodeLine{00114\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 36,\ \ \ \ \ }
\DoxyCodeLine{00115\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 37,\ \ \ \ \ }
\DoxyCodeLine{00116\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 38,\ \ \ \ \ }
\DoxyCodeLine{00117\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 39,\ \ \ \ \ }
\DoxyCodeLine{00118\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 40,\ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 41,\ \ \ \ \ }
\DoxyCodeLine{00120\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWakeUp\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 42,\ \ \ \ \ }
\DoxyCodeLine{00121\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\_BRK\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 43,\ \ \ \ \ }
\DoxyCodeLine{00122\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\_UP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 44,\ \ \ \ \ }
\DoxyCodeLine{00123\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\_TRG\_COM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 45,\ \ \ \ \ }
\DoxyCodeLine{00124\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 46,\ \ \ \ \ }
\DoxyCodeLine{00125\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 47,\ \ \ \ \ }
\DoxyCodeLine{00126\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 48,\ \ \ \ \ }
\DoxyCodeLine{00127\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 49,\ \ \ \ \ }
\DoxyCodeLine{00128\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 50,\ \ \ \ \ }
\DoxyCodeLine{00129\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 51,\ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 52,\ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 53,\ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 54,\ \ \ \ \ }
\DoxyCodeLine{00133\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade18f0342d8d9ddb9ae2d1032a16a155}{TIM7\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 55,\ \ \ \ \ }
\DoxyCodeLine{00134\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 56,\ \ \ \ \ }
\DoxyCodeLine{00135\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 57,\ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 58,\ \ \ \ \ }
\DoxyCodeLine{00137\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 59,\ \ \ \ \ }
\DoxyCodeLine{00138\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 60,\ \ \ \ \ }
\DoxyCodeLine{00139\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10}{ADC4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 61,\ \ \ \ \ }
\DoxyCodeLine{00140\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8ca4b8add78bb6ddb1726e150854ced1}{ADC5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 62,\ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140}{UCPD1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 63,\ \ \ \ \ }
\DoxyCodeLine{00142\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7}{COMP1\_2\_3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 64,\ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b}{COMP4\_5\_6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 65,\ \ \ \ \ }
\DoxyCodeLine{00144\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198}{COMP7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 66,\ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc}{HRTIM1\_Master\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 67,\ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd}{HRTIM1\_TIMA\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 68,\ \ \ \ \ }
\DoxyCodeLine{00147\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817}{HRTIM1\_TIMB\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 69,\ \ \ \ \ }
\DoxyCodeLine{00148\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f}{HRTIM1\_TIMC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 70,\ \ \ \ \ }
\DoxyCodeLine{00149\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd}{HRTIM1\_TIMD\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 71,\ \ \ \ \ }
\DoxyCodeLine{00150\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e}{HRTIM1\_TIME\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 72,\ \ \ \ \ }
\DoxyCodeLine{00151\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519}{HRTIM1\_FLT\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 73,\ \ \ \ \ }
\DoxyCodeLine{00152\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fb79409a5ed1c0c3bb16ac4ccd2132c}{HRTIM1\_TIMF\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 74,\ \ \ \ \ }
\DoxyCodeLine{00153\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 75,\ \ \ \ \ }
\DoxyCodeLine{00154\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 76,\ \ \ \ \ }
\DoxyCodeLine{00155\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a712f9f070e28fed6edf2960f6a190bc3}{TIM20\_BRK\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 77,\ \ \ \ \ }
\DoxyCodeLine{00156\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee261b0c14a6c9d8a2d4fb18ee36fc46}{TIM20\_UP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 78,\ \ \ \ \ }
\DoxyCodeLine{00157\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae03fe038909b316f97b5f08b16820a27}{TIM20\_TRG\_COM\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 79,\ \ \ \ \ }
\DoxyCodeLine{00158\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa87b34bde53728c6769a4f531a2ff61d}{TIM20\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 80,\ \ \ \ \ }
\DoxyCodeLine{00159\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 81,\ \ \ \ \ }
\DoxyCodeLine{00160\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad201bfb31bf1026b0e560a371ac46219}{I2C4\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 82,\ \ \ \ \ }
\DoxyCodeLine{00161\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c79340696571c920cc8b1c8edc92f4a}{I2C4\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 83,\ \ \ \ \ }
\DoxyCodeLine{00162\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 84,\ \ \ \ \ }
\DoxyCodeLine{00163\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56eb0b5d9b0218deed2744f02504618f}{FDCAN2\_IT0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 86,\ \ \ \ \ }
\DoxyCodeLine{00164\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff78eb89fc6e6c88ad59121e48e4b9c9}{FDCAN2\_IT1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 87,\ \ \ \ \ }
\DoxyCodeLine{00165\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae95e6945b3198f71e2b7f90d1f39bd26}{FDCAN3\_IT0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 88,\ \ \ \ \ }
\DoxyCodeLine{00166\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a07435da3141d3ef7dcd1f8e8ab37c07d}{FDCAN3\_IT1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 89,\ \ \ \ \ }
\DoxyCodeLine{00167\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 90,\ \ \ \ \ }
\DoxyCodeLine{00168\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 91,\ \ \ \ \ }
\DoxyCodeLine{00169\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 92,\ \ \ \ \ }
\DoxyCodeLine{00170\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 93,\ \ \ \ \ }
\DoxyCodeLine{00171\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af}{DMAMUX\_OVR\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 94,\ \ \ \ \ }
\DoxyCodeLine{00172\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{QUADSPI\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 95,\ \ \ \ \ }
\DoxyCodeLine{00173\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d6d47f5af6613b845ca2c266c451b28}{DMA1\_Channel8\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 96,\ \ \ \ \ }
\DoxyCodeLine{00174\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 97,\ \ \ \ \ }
\DoxyCodeLine{00175\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\_Channel7\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 98,\ \ \ \ \ }
\DoxyCodeLine{00176\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a030a2341985f970499c841f57effb5ee}{DMA2\_Channel8\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 99,\ \ \ \ \ }
\DoxyCodeLine{00177\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 100,\ \ \ \ }
\DoxyCodeLine{00178\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 101\ \ \ \ \ }
\DoxyCodeLine{00179\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{00180\ }
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#include\ "{}core\_cm4.h"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M4\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#include\ "{}system\_stm32g4xx.h"{}}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00188\ }
\DoxyCodeLine{00197\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00198\ \{}
\DoxyCodeLine{00199\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00200\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00201\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00202\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00203\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00204\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00205\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{SMPR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00206\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00207\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00208\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af12d65ad51bd7bd8218b247a89e3c1b8}{TR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00209\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_aae8c3abfca538d1846ee561af9ef9f22}{TR3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00210\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{00211\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00212\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{SQR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00213\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{SQR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00214\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}{SQR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00215\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00216\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{00217\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a09db4799beea24a29003049cd0c37c0f}{RESERVED4}};\ \ \ \ }
\DoxyCodeLine{00218\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00219\ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[4];\ }
\DoxyCodeLine{00220\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00221\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ae446fdae782b6dd059e348fc877681a6}{OFR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00222\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a23083f97baee16e0002366547c8cb5ea}{OFR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00223\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a232fcdf46374a9c267c2a6533a777fac}{OFR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00224\ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[4];\ }
\DoxyCodeLine{00225\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00226\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{JDR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00227\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{JDR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00228\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{JDR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ \ \ \ \ \ uint32\_t\ RESERVED7[4];\ }
\DoxyCodeLine{00230\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a02a34c693903ef6ac7326ed02582fdcf}{AWD2CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00231\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3be9b42a9cf52d1b6776c2cfa439592f}{AWD3CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00232\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0ba5631f55ff82a9a375d4b0e6b63467}{RESERVED8}};\ \ \ \ }
\DoxyCodeLine{00233\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a35454801a099515a661b1fee41e4736b}{RESERVED9}};\ \ \ \ }
\DoxyCodeLine{00234\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00235\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}};\ \ \ \ \ \ }
\DoxyCodeLine{00236\ \ \ \ \ \ \ \ uint32\_t\ RESERVED10[2];}
\DoxyCodeLine{00237\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00238\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{00239\ }
\DoxyCodeLine{00240\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00241\ \{}
\DoxyCodeLine{00242\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00243\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_a_d_c___common___type_def_ab5c1bdc4e0e9d66c211ff742104d9da3}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00244\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00245\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00246\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{00247\ }
\DoxyCodeLine{00252\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00253\ \{}
\DoxyCodeLine{00254\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac6cd9a2f83d747130d137d6374f4f042}{CREL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00255\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abe9d455f734fda875bcd466fe235e5e4}{ENDN}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a27aadc37b78ce9949bb5d3881971c8c3}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00257\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae39c6168dd1b16e3373b53933a4f24b4}{DBTP}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00258\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a221802e63d742c338e91b8077aacd421}{TEST}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00259\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a998975de089bad3f6d820ffed2c148af}{RWD}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00260\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a52cdc2ea561e6195e42f131707140184}{CCCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00261\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6fb859d1f16239065a6efcbab7f3d8a4}{NBTP}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00262\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a59152fa59730dfbdc504805e14ab0c79}{TSCC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00263\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9e278c7376a84664eb660097e57868f0}{TSCV}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00264\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_afab33bd6bf87946be6d026df9fb73ef0}{TOCC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00265\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a85fa95cb37c099b1e118aa20c705cdc3}{TOCV}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[4];\ }
\DoxyCodeLine{00267\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a70b9d4714ab131e61f919cef149f8124}{ECR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00268\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac875095053b5d818673784ac306b55fa}{PSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00269\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abd91ca3e99ae54229398bc8f9b8947ae}{TDCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00270\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a21b134defce162636b34622d4dc010ef}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{00271\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a087eb0616e14f4330a0d4cb4e0c7083f}{IR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7bdb5ede002ecbb541fef1cd6e8f7012}{IE}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a782e3e505755274c1981f0831cdf78d2}{ILS}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00274\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a53110f56fb1a5b93f18940fac9369173}{ILE}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00275\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[8];\ }
\DoxyCodeLine{00276\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae986f9e59d452c7472786519d615de39}{RXGFC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00277\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac451b6b4afbdfb2e112ca4268272daeb}{XIDAM}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00278\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d681359356edd5684bf7f65e190f23b}{HPMS}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00279\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7377100772be4f7293597a90a6c8f43b}{RESERVED5}};\ \ \ \ }
\DoxyCodeLine{00280\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a0c51f1d9e17f5ba34d0ef7d9dca22af3}{RXF0S}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00281\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c67f73b76779be22e8d20c288d7ea74}{RXF0A}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00282\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a77d6226de6828ae4c4bd6af528052def}{RXF1S}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6ce0534c5b649f248f22fcefb5e9dc1c}{RXF1A}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00284\ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[8];\ }
\DoxyCodeLine{00285\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a29786b69bf1d6519144883e697aa1be3}{TXBC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00286\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1d4f3707770a7b2a27d61578fd3f06ae}{TXFQS}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00287\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a588021967f1e25565a7cef7aec0d75c4}{TXBRP}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00288\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a34b5d802b558e451e4fe71da26ea1d3c}{TXBAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00289\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa1bd2b0ce1862018f7d4735c562db844}{TXBCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a2d82ba31a847db02fefd1288029fe024}{TXBTO}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00291\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aec8b978b9c7e76429375e59f069e8d27}{TXBCF}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00292\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7a96da4d1bce45e602d28b5dbfe40b4f}{TXBTIE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acca93ac5db3164043e9c412eb819f6e7}{TXBCIE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a8445a3b2ed50d35bbb8859c10127f5be}{TXEFS}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00295\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a546d35b0f4d6504df920da7c32852915}{TXEFA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ \}\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}};}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00302\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00303\ \{}
\DoxyCodeLine{00304\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def_a387af92c05682a93bb9893d0e71b3928}{CKDIV}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00305\ \}\ \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\_Config\_TypeDef}};}
\DoxyCodeLine{00306\ }
\DoxyCodeLine{00311\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00312\ \{}
\DoxyCodeLine{00313\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_o_m_p___type_def_ab894a4f70da24aa3c39b2c9a3790cbf8}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00314\ \}\ \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{00315\ }
\DoxyCodeLine{00320\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00321\ \{}
\DoxyCodeLine{00322\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00323\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a9a70f5f2fbebcdd774297de50c6e52bd}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00324\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00325\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_a345cc3865484c3453afbcef579e01f95}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00326\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a13639f272f5093e184d726ed5a8945a3}{INIT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00327\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a0a6a8675609cee77ff162e575cfc74e8}{POL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00328\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{00329\ }
\DoxyCodeLine{00333\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00334\ \{}
\DoxyCodeLine{00335\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a8f1000451ee16f2da1ba6cc3411dd36a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00336\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_ad51dab454cab135414e565504d776a30}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00337\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a20a87b708e338746006cdaa103116293}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00338\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a7caf1bbdc605d9bbd79577470c2f531b}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00339\ \}\ \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00345\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00346\ \{}
\DoxyCodeLine{00347\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00348\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{SWTRIGR}};\ \ \ \ \ }
\DoxyCodeLine{00349\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{DHR12R1}};\ \ \ \ \ }
\DoxyCodeLine{00350\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{DHR12L1}};\ \ \ \ \ }
\DoxyCodeLine{00351\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{DHR8R1}};\ \ \ \ \ \ }
\DoxyCodeLine{00352\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{DHR12R2}};\ \ \ \ \ }
\DoxyCodeLine{00353\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{DHR12L2}};\ \ \ \ \ }
\DoxyCodeLine{00354\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{DHR8R2}};\ \ \ \ \ \ }
\DoxyCodeLine{00355\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{DHR12RD}};\ \ \ \ \ }
\DoxyCodeLine{00356\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{DHR12LD}};\ \ \ \ \ }
\DoxyCodeLine{00357\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{DHR8RD}};\ \ \ \ \ \ }
\DoxyCodeLine{00358\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{DOR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00359\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{DOR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00360\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00361\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a9394949a84c836614c6010809e8fe52f}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00362\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a43da320382d2256a2d3f13c70fa1f356}{MCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00363\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ab0a6020e38c6ea1bf6c23311cd24b1ea}{SHSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a7d16719e4c287e32872eb5fec7bed27c}{SHSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00365\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a7c409f086ada3e148621979f7a0267ac}{SHHR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00366\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ad2cd6f3c7ab07ff01b38155f94830c06}{SHRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00367\ \ \ \_\_IO\ uint32\_t\ RESERVED[2];}
\DoxyCodeLine{00368\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ac03d24bc4e3e52bb27f2ca610742c7b4}{STR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00369\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aafc8c9e7f4ac0af02452d24e9758f9b5}{STR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00370\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a93501c3daf884d40863dd511e22d2523}{STMODR}};\ \ \ \ \ \ }
\DoxyCodeLine{00371\ \}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{00372\ }
\DoxyCodeLine{00377\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00378\ \{}
\DoxyCodeLine{00379\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{IDCODE}};\ \ \ \ \ \ }
\DoxyCodeLine{00380\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00381\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a89cab8f054945171c2294b6388b322d3}{APB1FZR1}};\ \ \ \ }
\DoxyCodeLine{00382\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0ae12b32b2bc1d8d6213d8683b8203fa}{APB1FZR2}};\ \ \ \ }
\DoxyCodeLine{00383\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{APB2FZ}};\ \ \ \ \ \ }
\DoxyCodeLine{00384\ \}\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{00385\ }
\DoxyCodeLine{00390\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00391\ \{}
\DoxyCodeLine{00392\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00393\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{CNDTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00394\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{CPAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{CMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00396\ \}\ \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{00397\ }
\DoxyCodeLine{00398\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00399\ \{}
\DoxyCodeLine{00400\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00401\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{00403\ }
\DoxyCodeLine{00408\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00409\ \{}
\DoxyCodeLine{00410\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_ac780e241416beffb638e61756049fffc}{CCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00411\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{00412\ }
\DoxyCodeLine{00413\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00414\ \{}
\DoxyCodeLine{00415\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}{CSR}};\ \ \ \ \ \ }
\DoxyCodeLine{00416\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}{CFR}};\ \ \ \ \ \ }
\DoxyCodeLine{00417\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{00418\ }
\DoxyCodeLine{00419\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00420\ \{}
\DoxyCodeLine{00421\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_ac264f8ae7180fa714712c34bdf7b9b9c}{RGCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00422\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00424\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00425\ \{}
\DoxyCodeLine{00426\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a6451c43c3472b5a08ef28ca7c0e776ad}{RGSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00427\ \ \ \_\_IO\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a2d08934dd7fb76d45cd0e6db6327f669}{RGCFR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00428\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00434\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00435\ \{}
\DoxyCodeLine{00436\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a6cf1565b24de1454ab65ed4fe87ca5aa}{IMR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00437\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a44c50101751493e6620e2bc91d98d183}{EMR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00438\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af99061804746af139249d9d85b513cbb}{RTSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00439\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a3f716a769d6f26f1c31197671829026c}{FTSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00440\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af56898c09c0706ab0b5c19348396f5dd}{SWIER1}};\ \ \ \ \ \ }
\DoxyCodeLine{00441\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a4f3ada5d312a15ad5faa8d47f7834b50}{PR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00442\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00443\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00444\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}{IMR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00445\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}{EMR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00446\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}{RTSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00447\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}{FTSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00448\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}{SWIER2}};\ \ \ \ \ \ }
\DoxyCodeLine{00449\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}{PR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00450\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{00451\ }
\DoxyCodeLine{00456\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00457\ \{}
\DoxyCodeLine{00458\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00459\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{PDKEYR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00460\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00461\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00462\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00463\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00464\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}{ECCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00465\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4d89e8d1cfbb7fbf9420d583dbf982f8}{RESERVED1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00466\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}{OPTR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00467\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}{PCROP1SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00468\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}{PCROP1ER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00469\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}{WRP1AR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00470\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}{WRP1BR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00471\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[4];\ \ \ \ \ }
\DoxyCodeLine{00472\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0d2862dd067fc279e6c0f4e9027d1001}{PCROP2SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00473\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8dcf1b8b7d546af5c53ad1cec5accf7e}{PCROP2ER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00474\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_affcb3601d06737dfff1ab1e8179bb3a6}{WRP2AR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00475\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a45f6c92d6d1e4be6cac6651db4d5c72e}{WRP2BR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00476\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[7];\ \ \ \ \ }
\DoxyCodeLine{00477\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6717067882166c7aff545978728acaf8}{SEC1R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00478\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa99ff192a22f6de4ddee66b67971b116}{SEC2R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00479\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{00480\ }
\DoxyCodeLine{00484\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00485\ \{}
\DoxyCodeLine{00486\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_ab627e4d4444b56ff92ea717c4f4935ef}{X1BUFCFG}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00487\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a25a1aceaea1cd286f8d70861e9449b84}{X2BUFCFG}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a5cfb4951153e279dc138fc485e8e894b}{YBUFCFG}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00489\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a0fc51e98084ab6e4d25776f3687b532d}{PARAM}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00490\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_afe75a3c4c2d474f995660f69e8885075}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00491\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a4db0532c8e24b84f1c7501a5374a40d6}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_adf3bcc3b2485455631fc486806eaa2f8}{WDATA}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00493\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a8fe14a79ed2d4e19969ecee98df7ef24}{RDATA}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00494\ \}\ \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\_TypeDef}};}
\DoxyCodeLine{00495\ }
\DoxyCodeLine{00500\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00501\ \{}
\DoxyCodeLine{00502\ \ \ \_\_IO\ uint32\_t\ BTCR[8];\ \ \ \ \ }
\DoxyCodeLine{00503\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank1___type_def_aa0701158a9d65df29628839619b8dc1b}{PCSCNTR}};\ \ \ \ \ }
\DoxyCodeLine{00504\ \}\ \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\_Bank1\_TypeDef}};}
\DoxyCodeLine{00505\ }
\DoxyCodeLine{00510\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00511\ \{}
\DoxyCodeLine{00512\ \ \ \_\_IO\ uint32\_t\ BWTR[7];\ \ \ \ \ }
\DoxyCodeLine{00513\ \}\ \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{00514\ }
\DoxyCodeLine{00519\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00520\ \{}
\DoxyCodeLine{00521\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}{PCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00522\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}{SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00523\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}{PMEM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00524\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}{PATT}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00525\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a0d8de7951a4d20a659b4d3abe76bd78f}{RESERVED0}};\ \ }
\DoxyCodeLine{00526\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}{ECCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00527\ \}\ \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\_Bank3\_TypeDef}};}
\DoxyCodeLine{00528\ }
\DoxyCodeLine{00533\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00534\ \{}
\DoxyCodeLine{00535\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00536\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}};\ \ \ \ \ \ }
\DoxyCodeLine{00537\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}};\ \ \ \ \ }
\DoxyCodeLine{00538\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00539\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00540\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00541\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{BSRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00542\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00543\ \ \ \_\_IO\ uint32\_t\ AFR[2];\ \ \ \ \ \ }
\DoxyCodeLine{00544\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00545\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{00546\ }
\DoxyCodeLine{00551\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00552\ \{}
\DoxyCodeLine{00553\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00554\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00555\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{OAR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00556\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{OAR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00557\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a92514ade6721d7c8e35d95c5b5810852}{TIMINGR}};\ \ \ \ \ }
\DoxyCodeLine{00558\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a95f1607b6254092066a3b6e35146e28a}{TIMEOUTR}};\ \ \ \ }
\DoxyCodeLine{00559\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a0f73f2b049d95841c54313f0cc949afe}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00560\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a790a1957ec69244915a9637f7d925cf7}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00561\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a64c9036c1b58778cda97efa2e8a4be97}{PECR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00562\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a43d30d8efd8e4606663c7cb8d2565e12}{RXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00563\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ad243ba45c86b31cb271ccfc09c920628}{TXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00564\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{00565\ }
\DoxyCodeLine{00570\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00571\ \{}
\DoxyCodeLine{00572\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00573\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00574\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{RLR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00575\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00576\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a88aff7f1de0043ecf1667bd40b8c99d1}{WINR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00577\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{00578\ }
\DoxyCodeLine{00583\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00584\ \{}
\DoxyCodeLine{00585\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}{ISR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00586\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}{ICR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00587\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00588\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}{CFGR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00589\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00590\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}{CMP}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00591\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}{ARR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00592\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}{CNT}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00593\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a4aa9c39c3cecccb9a1a3aab50fb0fb45}{OR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00594\ \}\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{00595\ }
\DoxyCodeLine{00600\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00601\ \{}
\DoxyCodeLine{00602\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{CSR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00603\ \ \ \_\_IO\ uint32\_t\ RESERVED[5];\ \ \ }
\DoxyCodeLine{00604\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}{TCMR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00605\ \}\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\_TypeDef}};}
\DoxyCodeLine{00606\ }
\DoxyCodeLine{00611\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00612\ \{}
\DoxyCodeLine{00613\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}{CR1}};\ \ \ \ \ \ }
\DoxyCodeLine{00614\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}{CR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00615\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a5b7c92606919491fb50de53447078fd4}{CR3}};\ \ \ \ \ \ }
\DoxyCodeLine{00616\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a1e953148044545201ad42b637655b739}{CR4}};\ \ \ \ \ \ }
\DoxyCodeLine{00617\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a1b6a0f927216321901e0fd96bd0d053c}{SR1}};\ \ \ \ \ \ }
\DoxyCodeLine{00618\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a10aa60ae5119b8a731191ab312d550c5}{SR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00619\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a0f32696a6981f09e0720a053f122557f}{SCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00620\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_abecdc00053f0a15de5e518c7c6e0837b}{RESERVED}};\ \ \ \ \ \ }
\DoxyCodeLine{00621\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af0fa4103c9b4c7b55f3775225a8d24f8}{PUCRA}};\ \ \ \ }
\DoxyCodeLine{00622\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af081bc7024bf9552e2bda58b97a173c6}{PDCRA}};\ \ \ \ }
\DoxyCodeLine{00623\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a2d7fb645ff17949ed789dbc7174db6e3}{PUCRB}};\ \ \ \ }
\DoxyCodeLine{00624\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab58044f731913c93d65ca217415a8381}{PDCRB}};\ \ \ \ }
\DoxyCodeLine{00625\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a2a0ce64a3fb03bc80dcabb0895ed9427}{PUCRC}};\ \ \ \ }
\DoxyCodeLine{00626\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af14719783f7be734f6a0b32c612d963f}{PDCRC}};\ \ \ \ }
\DoxyCodeLine{00627\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ad6050b6f0e29b03dcae10cfb67f88bc1}{PUCRD}};\ \ \ \ }
\DoxyCodeLine{00628\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af311ef0d0b914f8f43cc32c71b068ac5}{PDCRD}};\ \ \ \ }
\DoxyCodeLine{00629\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a6b30c2c88bfb37e8da29fd8154aa03fb}{PUCRE}};\ \ \ \ }
\DoxyCodeLine{00630\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aef9b6a80407d3825234bfb183869b679}{PDCRE}};\ \ \ \ }
\DoxyCodeLine{00631\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a1860c58aa270be6b5573135d81c670b9}{PUCRF}};\ \ \ \ }
\DoxyCodeLine{00632\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a406b63ed5af6764351b83086d12a59c8}{PDCRF}};\ \ \ \ }
\DoxyCodeLine{00633\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a03a67373339c062c7033d3acd3f41160}{PUCRG}};\ \ \ \ }
\DoxyCodeLine{00634\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a7a9b449059b423cd0435b951a7e34b84}{PDCRG}};\ \ \ \ }
\DoxyCodeLine{00635\ \ \ uint32\_t\ RESERVED1[10];\ }
\DoxyCodeLine{00636\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a12b134a537b538e291daf1d12712a5bd}{CR5}};\ \ \ \ \ \ }
\DoxyCodeLine{00637\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{00638\ }
\DoxyCodeLine{00643\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00644\ \{}
\DoxyCodeLine{00645\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ad6a1c5cd7b36de02e3969fb9c469beea}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00646\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a8901a4df6a4d50b741c4544290cbee04}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00647\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_acbabc913eb6a81051e7a73297d1b0756}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00648\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ace4b7e4af14eec39dec9575d43d28d84}{FCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00649\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a3993f6897eafcd53b3d9246f970da991}{DLR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00650\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aa2e69474978a87b7a24b4b0e4da3c673}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00651\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_abf9f879cef8fff9883f1654f3cd14125}{AR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00652\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af989aa29f188fdda929cd5f350ff27c5}{ABR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00653\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ae38590143dc85226183510790dda3475}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00654\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a834e5dc7b51e2ab38570f6fcc6343b16}{PSMKR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00655\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a380877fcd114e30bba84898c139ca540}{PSMAR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00656\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a75e800640a43256743699e865edcea91}{PIR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00657\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aaa464abb172a98c828d889240bde0fc9}{LPTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00658\ \}\ \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\_TypeDef}};}
\DoxyCodeLine{00659\ }
\DoxyCodeLine{00664\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00665\ \{}
\DoxyCodeLine{00666\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00667\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{ICSCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00668\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00669\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}};\ \ \ \ \ }
\DoxyCodeLine{00670\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00671\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_aa121f96a873fb9ff4f651c9e636efec3}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00672\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a6d0c293e1198ffec4802a19328ba73bb}{CIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00673\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_afee6ba7ba2583577492d14f08a1a5e74}{CIFR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00674\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a28e7b1071afa5b6c98f8050890159b05}{CICR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00675\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00676\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1RSTR}};\ \ \ \ }
\DoxyCodeLine{00677\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{AHB2RSTR}};\ \ \ \ }
\DoxyCodeLine{00678\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{AHB3RSTR}};\ \ \ \ }
\DoxyCodeLine{00679\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a13aa031d83f9d927683781577eb153a2}{RESERVED3}};\ \ \ }
\DoxyCodeLine{00680\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad8b043215a791f3635ecf5199cb2b32c}{APB1RSTR1}};\ \ \ }
\DoxyCodeLine{00681\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0115b128341f19f766f4ef218037bae5}{APB1RSTR2}};\ \ \ }
\DoxyCodeLine{00682\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2RSTR}};\ \ \ \ }
\DoxyCodeLine{00683\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}};\ \ \ }
\DoxyCodeLine{00684\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{AHB1ENR}};\ \ \ \ \ }
\DoxyCodeLine{00685\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{AHB2ENR}};\ \ \ \ \ }
\DoxyCodeLine{00686\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{AHB3ENR}};\ \ \ \ \ }
\DoxyCodeLine{00687\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_aa564eba028e76a5ed58ac578d1842bd2}{RESERVED5}};\ \ \ }
\DoxyCodeLine{00688\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aef6369d7ba8f3badb5a138679b18a497}{APB1ENR1}};\ \ \ \ }
\DoxyCodeLine{00689\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab2e288dacdea78e737a1ee0f1ed57f5b}{APB1ENR2}};\ \ \ \ }
\DoxyCodeLine{00690\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2ENR}};\ \ \ \ \ }
\DoxyCodeLine{00691\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_acc8c36a4234b8fbc9d68f52a2e22e69e}{RESERVED6}};\ \ \ }
\DoxyCodeLine{00692\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a33057d92c7efdad7067cfb3395246fec}{AHB1SMENR}};\ \ \ }
\DoxyCodeLine{00693\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af0e3fcaac0cc87874f6e727285077053}{AHB2SMENR}};\ \ \ }
\DoxyCodeLine{00694\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a117eabf855ed8350278b8ee97dde6c64}{AHB3SMENR}};\ \ \ }
\DoxyCodeLine{00695\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a37622e53d8a755188d8754e5edcc093f}{RESERVED7}};\ \ \ }
\DoxyCodeLine{00696\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aebc6dace6f926ccb5cd4d212044b8f64}{APB1SMENR1}};\ \ }
\DoxyCodeLine{00697\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a6edd1522fbe7aaf436af3037543c926e}{APB1SMENR2}};\ \ }
\DoxyCodeLine{00698\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2c075e9cbf8cb3ee0bd66f5a5cac75c8}{APB2SMENR}};\ \ \ }
\DoxyCodeLine{00699\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_af64a7560ef9f8315e17c5a622773a7f8}{RESERVED8}};\ \ \ }
\DoxyCodeLine{00700\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aba4f1c7b7160f5e1364e2a5603204bb6}{CCIPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00701\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_ae9b8c14a790d34b095bd4810b41eb3b7}{RESERVED9}};\ \ \ }
\DoxyCodeLine{00702\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00703\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00704\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a1694a01e1a23db1694288fb3a86e9f18}{CRRCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00705\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a333a61ed486b1ade69d20e9c2b5cde60}{CCIPR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00706\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00711\ \textcolor{comment}{/*}}
\DoxyCodeLine{00712\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions}}
\DoxyCodeLine{00713\ \textcolor{comment}{*/}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_INT\_6\_SUPPORT}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_INT\_NB\ \ \ \ \ \ \ \ 4u}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_NB\ \ \ \ \ \ \ \ \ \ \ \ 3u}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ RTC\_BACKUP\_NB\ \ \ \ \ \ \ \ \ \ 32u}}
\DoxyCodeLine{00719\ }
\DoxyCodeLine{00720\ }
\DoxyCodeLine{00721\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00722\ \{}
\DoxyCodeLine{00723\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00724\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00725\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{SSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00726\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af43f7546896a819802a0fcab1f639e57}{ICSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00727\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{PRER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00728\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{WUTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00729\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00730\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a150d3ec74c7a8884d87bc15b9e878055}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00731\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00732\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{WPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00733\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{CALR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00734\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{SHIFTR}};\ \ \ \ \ \ }
\DoxyCodeLine{00735\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{TSTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00736\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{TSDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00737\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{TSSSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00738\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00739\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{ALRMAR}};\ \ \ \ \ \ }
\DoxyCodeLine{00740\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{ALRMASSR}};\ \ \ \ }
\DoxyCodeLine{00741\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{ALRMBR}};\ \ \ \ \ \ }
\DoxyCodeLine{00742\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{ALRMBSSR}};\ \ \ \ }
\DoxyCodeLine{00743\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a30ffddf472908515fc4a9fbaa50f0002}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00744\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a878bd9d2b218adcfc300048196fa5826}{MISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00745\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}{RESERVED3}};\ \ \ }
\DoxyCodeLine{00746\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a016959db2999d047a83d66aa225bc876}{SCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00747\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{00748\ }
\DoxyCodeLine{00753\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00754\ \{}
\DoxyCodeLine{00755\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_abdb9c846a3fd28867168069e64de8c8c}{CR1}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00756\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aa0c506c0925ceb400c9d129d8b828f40}{CR2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00757\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a16d6d71224422dac9351e0ebb341411a}{RESERVED0}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00758\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1decb5c06b90aeca2e9e45892460f684}{FLTCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00759\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[6];\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00760\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1aab8d82d931b72c1ea9d651d5dcdb5c}{RESERVED2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00761\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a9fd5d7eb6f3f72fc8743290c7e99c72e}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00762\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1ddd9bccad9c9991a134233d85e4256f}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00763\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1757f6b447bf40f6a0c0e79ffc25358e}{MISR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00764\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_adf92071729ac06e149d3df1690e47526}{RESERVED3}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00765\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a323ee27da9bd75cc40b564b4f696469f}{SCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00766\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[48];\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00767\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aefc3b1e1c96c27aea6b0d3349cfcfb93}{BKP0R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00768\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a0d9d52ab8e4c5deb644422448164de93}{BKP1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00769\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a489d177b291b22f69664d8a3e28030b5}{BKP2R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00770\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a055d0d3a7d246551f3516a2f6866a4a7}{BKP3R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00771\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_afa56ea1075d956f5d9cdd20fb4892a78}{BKP4R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00772\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a82fc7a375815b846b390598832d0cf63}{BKP5R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00773\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aeb48db2004b0ca73a1c811454f394cc9}{BKP6R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00774\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a088bfcc143095a468ce1eede0276c1b1}{BKP7R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00775\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ade3f961389a46df3681047fe3f4928a8}{BKP8R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00776\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1a753f65103cb83d97d2a559911ba875}{BKP9R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00777\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af040bff3b9dadb8de139c81a10fc3023}{BKP10R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00778\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_acf7da6a3ced907e3b2837f0967c5c67e}{BKP11R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00779\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a19eedbf287b4cb0b5ebcb4c070f590ef}{BKP12R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00780\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a741733ccc229c40337bf40cf52cfe3f0}{BKP13R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00781\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b89f60948a114849c18ecb1933876e9}{BKP14R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00782\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1f6f41210c6b94c8889fd2fac33fc66c}{BKP15R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00783\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6a2f891b25ec5a4b9ec4746ef9ad7c74}{BKP16R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00784\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a125d8e37eec802590ae9589a1dbb8e21}{BKP17R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00785\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a9ba1630b1b98b9817e44eccfa70b3999}{BKP18R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00786\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_acf7dc39558e64b772344b768ec62078f}{BKP19R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00787\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4d7f54b344ce44a2ac241fdbff32fa0c}{BKP20R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00788\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ad1a24bc346302c703a2736fa8300da65}{BKP21R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00789\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c52f78f4c0def35df65dae69544b40d}{BKP22R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00790\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a24f52cc097c5d0ba8c444a153e518619}{BKP23R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00791\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a9c7942e6ccec351082c5f3300e9c5905}{BKP24R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00792\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a324a5128d321f8cf39d7f99b81645f32}{BKP25R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00793\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4931be0f162aef8d42493bc4eb038296}{BKP26R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00794\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a057b0bab2b021349f9d3e124caf01945}{BKP27R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00795\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_addfde302f2917c3d26767dd97ab6a266}{BKP28R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00796\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a0dee5354ec72b9441cd29900732056ec}{BKP29R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00797\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a91c66650215fb952f80a0c0ed8844572}{BKP30R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00798\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a14dc814a8b41296bc4783dcdb4dc1c22}{BKP31R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00799\ \}\ \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\_TypeDef}};}
\DoxyCodeLine{00800\ }
\DoxyCodeLine{00805\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00806\ \{}
\DoxyCodeLine{00807\ \ \ uint32\_t\ \ \ \ \ \ RESERVED[17];\ }
\DoxyCodeLine{00808\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___type_def_a1dbd50df83666a4df00ca4cb62f7004e}{PDMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00809\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___type_def_a473871502d2bb7579fc803f9502f7465}{PDMDLY}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00810\ \}\ \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{00811\ }
\DoxyCodeLine{00812\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00813\ \{}
\DoxyCodeLine{00814\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00815\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00816\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}{FRCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00817\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}{SLOTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00818\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}{IMR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00819\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00820\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}{CLRFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00821\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00822\ \}\ \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{00823\ }
\DoxyCodeLine{00828\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00831\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00832\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00833\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00834\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{CRCPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00835\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{RXCRCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00836\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{TXCRCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00837\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2SCFGR}};\ \ \ \ \ }
\DoxyCodeLine{00838\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2SPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00839\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{00840\ }
\DoxyCodeLine{00845\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00846\ \{}
\DoxyCodeLine{00847\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{MEMRMP}};\ \ \ \ \ \ }
\DoxyCodeLine{00848\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{CFGR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00849\ \ \ \_\_IO\ uint32\_t\ EXTICR[4];\ \ \ }
\DoxyCodeLine{00850\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7f8a6a9ee35548c932fdbb25477d2022}{SCSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00851\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{CFGR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00852\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a901a0c6a812dd3fe7c264491e9f404ef}{SWPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00853\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab01c5726111dca0af050e7ad1321457c}{SKR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00854\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{00855\ }
\DoxyCodeLine{00860\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00861\ \{}
\DoxyCodeLine{00862\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00863\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00864\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00865\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00866\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00867\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00868\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00869\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{CCMR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00870\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00871\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00872\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00873\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00874\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00875\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00876\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00877\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00878\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00879\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00880\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{CCR5}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00881\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{CCR6}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00882\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ac0dcd8f9118b07b16cd79d03cb1a0904}{CCMR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00883\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00884\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00885\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a48ce9972eb643ae4f34bd75a0b931ad4}{TISEL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00886\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00887\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a1e2d623b6e3ef17672550a56cb01354f}{AF2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00888\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}}\ ;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00889\ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[220];}
\DoxyCodeLine{00890\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00891\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{DMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00892\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{00893\ }
\DoxyCodeLine{00897\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00898\ \{}
\DoxyCodeLine{00899\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00900\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00901\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00902\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00903\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}{GTPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00904\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}{RTOR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00905\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add7a9e13a3281f6bea133b3693ce68f8}{RQR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00906\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00907\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00908\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8d538b7390289142b70428c5b0af0a18}{RDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00909\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a315ab2fb3869668e7c5c12e8204efe10}{TDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00910\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_abe251663891063ada5a08d269c1d71a2}{PRESC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00911\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00917\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00918\ \{}
\DoxyCodeLine{00919\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac9558c2899f9540e56c8cfbca2fb3ff1}{EP0R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00920\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_abaadc15d64249004eafbed98f8d9236c}{RESERVED0}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00921\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a46ff092e0d02d59a9cccb770944953c4}{EP1R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00922\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a4d2d3515b92eb74072bb91990542dcb3}{RESERVED1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00923\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a4cc338562401a6c35c89bd9ab99156c2}{EP2R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00924\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a5e7bbbb02a304e95db0f47927613aecc}{RESERVED2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00925\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a67c8085fd9ff7b534fb6a09ab6205012}{EP3R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00926\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a0c92b14da7ba0df757ff11ff20e1bc6a}{RESERVED3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00927\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a865d8a496ae0ff076e2d8794796f48ac}{EP4R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00928\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a0fb31d18b68c68b52235c835855cd42b}{RESERVED4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00929\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a7ad4bfc3a492d1cd23aaffc9af72e174}{EP5R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00930\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aad38b822edd9ae72cf99585aad5b8e7e}{RESERVED5}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00931\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a2a8eba97668e6960f5c3836bdecbe210}{EP6R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00932\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a9a81559cab1ddf49b2a028d368ad81c8}{RESERVED6}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00933\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a2b9ef7debd928ed814c6349452a6453b}{EP7R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00934\ \ \ \_\_IO\ uint16\_t\ RESERVED7[17];\ \ \ }
\DoxyCodeLine{00935\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a4498c5c5730133fd8f3d032333df1622}{CNTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00936\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ace8692e7bd4ee1a79268313bed47b4ba}{RESERVED8}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00937\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a345a18bbd483ef44e3c2530a5c7cccfb}{ISTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00938\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aefd02bb2a6dcb3fd77d3bc4c418fcdc4}{RESERVED9}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00939\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aea51e93434766c9507d6a3911a0e7e91}{FNR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00940\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac729616a1792efd2891f8d938692071e}{RESERVEDA}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00941\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a3a8069bbd10ce243a750f5e18346ce2e}{DADDR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00942\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a29a2b0fc48938cd5bc79f892546fadf3}{RESERVEDB}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00943\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a595086949677f98d2cc1900af3f08c1c}{BTABLE}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00944\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a88f013eaee07f62c2138879084332de6}{RESERVEDC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00945\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_adf7c470012f0fff12b497a5a4358da66}{LPMCSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00946\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ae2905274f4e48e109920f4aa9a31bd01}{RESERVEDD}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00947\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ad194a2a46a47f8717de03a470c6c029f}{BCDR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00948\ \ \ \_\_IO\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a282ba03aa55783e70e3cf33ec9702d87}{RESERVEDE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00949\ \}\ \mbox{\hyperlink{struct_u_s_b___type_def}{USB\_TypeDef}};}
\DoxyCodeLine{00950\ }
\DoxyCodeLine{00955\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00956\ \{}
\DoxyCodeLine{00957\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_acd109d8fd241a08ab359a57cb0250fd9}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00958\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a40b3026dad2b763980f552821c21a998}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00959\ \}\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{00960\ }
\DoxyCodeLine{00965\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00966\ \{}
\DoxyCodeLine{00967\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00968\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{CFR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00969\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00970\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{00971\ }
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00976\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00977\ \{}
\DoxyCodeLine{00978\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{CR}};\ \ }
\DoxyCodeLine{00979\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{SR}};\ \ }
\DoxyCodeLine{00980\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{DR}};\ \ }
\DoxyCodeLine{00981\ \}\ \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{00982\ }
\DoxyCodeLine{00987\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00988\ \{}
\DoxyCodeLine{00989\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a60112828255218fbee25d903849dee11}{CSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00990\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a6aee85de788bab17b8235aa67aebdec6}{WDATA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00991\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a8c7994072a36a96856762f4d3394892e}{RDATA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00992\ \}\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\_TypeDef}};}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{00998\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00999\ \{}
\DoxyCodeLine{01000\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ac44fb93db5d36eebfa801874f4fea43a}{CFG1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01001\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a859170b9c6e09a15757a2eae0ecd9c4f}{CFG2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01002\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a32ebb3fc99f01285a451920a90d162ae}{RESERVED0}};\ \ \ \ \ }
\DoxyCodeLine{01003\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a97d07249a7df8c7709b17abd6eb0b967}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01004\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_af9b5bda894e8b19426a81752b1b95ac1}{IMR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01005\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_af8c4ad9b40e790317deaac7b96ab6fc6}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01006\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a92695d71b525fab6922727602eb76b55}{ICR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01007\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bcd3a75d358b59c7396be62557c3857}{TX\_ORDSET}};\ \ \ \ \ }
\DoxyCodeLine{01008\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a6d5cd232432f417df4fd886515080c96}{TX\_PAYSZ}};\ \ \ \ \ \ }
\DoxyCodeLine{01009\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ac5453e4fb882ca63eb80e3b60f498420}{TXDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01010\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ab31d63c60a3a5af13d123cd0f9ead6a3}{RX\_ORDSET}};\ \ \ \ \ }
\DoxyCodeLine{01011\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a045d7546bc5e0dcb76635ae9d911867a}{RX\_PAYSZ}};\ \ \ \ \ \ }
\DoxyCodeLine{01012\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ad959e21d02503d1334ed26a53b675bdc}{RXDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01013\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ab704980ffcdb57a70d3e33132a567580}{RX\_ORDEXT1}};\ \ \ \ }
\DoxyCodeLine{01014\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a6c114878ab3295a1249a3f9f487e81ad}{RX\_ORDEXT2}};\ \ \ \ }
\DoxyCodeLine{01015\ \}\ \mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\_TypeDef}};}
\DoxyCodeLine{01016\ }
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ c7amba\_hrtim1\_v2\_0}}
\DoxyCodeLine{01022\ }
\DoxyCodeLine{01023\ \textcolor{comment}{/*\ HRTIM\ master\ registers\ definition\ */}}
\DoxyCodeLine{01024\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01025\ \{}
\DoxyCodeLine{01026\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a9998b0987b32d9a4357c908b844b5499}{MCR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01027\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ab6f74134bdf610c6d36be93f0ce8929d}{MISR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01028\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad98d31011d5949f78bd7ed04eef4daf3}{MICR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01029\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_adb180fbfd563ae250f243b4c212b78e2}{MDIER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01030\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a8757d4382d0b1e41fb980b96507f59b0}{MCNTR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01031\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a82126cf73ed90dfec65c8dbf7e00f876}{MPER}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01032\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_afd93522e257706f438c3ac0b90bbdad9}{MREP}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01033\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a665ab7f6359138e3ed90c2fef2c8d770}{MCMP1R}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01034\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8164842c14abe920e74cdb3d5118f7d}{RESERVED0}};\ \ \ \ \ }
\DoxyCodeLine{01035\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8372aa15145dc78715585799d0d0e13}{MCMP2R}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01036\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a6ec37e45045f932ac961e6a1d7f164a9}{MCMP3R}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01037\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_aba50b97de51e4600d06fe3e9360f5325}{MCMP4R}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01038\ \ \ uint32\_t\ \ \ \ \ \ RESERVED1[20];\ \ }
\DoxyCodeLine{01039\ \}\mbox{\hyperlink{struct_h_r_t_i_m___master___type_def}{HRTIM\_Master\_TypeDef}};}
\DoxyCodeLine{01040\ }
\DoxyCodeLine{01041\ \textcolor{comment}{/*\ HRTIM\ Timer\ A\ to\ F\ registers\ definition\ */}}
\DoxyCodeLine{01042\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01043\ \{}
\DoxyCodeLine{01044\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9173d3ec7c92223cf50a56603c81badf}{TIMxCR}};\ \ \ \ \ }
\DoxyCodeLine{01045\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2fa9028b493d2d6dcc89bfbb8b5ee966}{TIMxISR}};\ \ \ \ }
\DoxyCodeLine{01046\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad5297297806a11928502dcb425980155}{TIMxICR}};\ \ \ \ }
\DoxyCodeLine{01047\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af006efa59d4c5abf790bd70a3efcf4c0}{TIMxDIER}};\ \ \ }
\DoxyCodeLine{01048\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77e884b308a1a4585d824e0d5409e134}{CNTxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01049\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af0c788126b805e9f93be51becea18c12}{PERxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01050\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ac4df3ee9d5dd2f809b6def3fa76cdc33}{REPxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01051\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a99afb27e2918e21b7e3b21e2f67669de}{CMP1xR}};\ \ \ \ \ }
\DoxyCodeLine{01052\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3487083f99a3af25430c110f4366ec80}{CMP1CxR}};\ \ \ \ }
\DoxyCodeLine{01053\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a0cca425b1c6a0c892cdf8759d43861b0}{CMP2xR}};\ \ \ \ \ }
\DoxyCodeLine{01054\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af076ad5f9041deb329c9c0e92aae6105}{CMP3xR}};\ \ \ \ \ }
\DoxyCodeLine{01055\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3fba4a76e2736a86f44e1f7588cc3e31}{CMP4xR}};\ \ \ \ \ }
\DoxyCodeLine{01056\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a79e2704f413deec31900cdbf751b689e}{CPT1xR}};\ \ \ \ \ }
\DoxyCodeLine{01057\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a41ac0b59a9585af116bbae29dcf76c78}{CPT2xR}};\ \ \ \ \ }
\DoxyCodeLine{01058\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a606bf1818b1a46dcf9b1c5b6332c10f2}{DTxR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{01059\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af66ec58de15ad11e193a131600a8ca79}{SETx1R}};\ \ \ \ \ }
\DoxyCodeLine{01060\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a47efe68443b75c5539907d539ca9c668}{RSTx1R}};\ \ \ \ \ }
\DoxyCodeLine{01061\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3c9bfd9548d77716a2f5258b9aa1b3f9}{SETx2R}};\ \ \ \ \ }
\DoxyCodeLine{01062\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2a32d4e45ee9819ed5f2be2050c28b03}{RSTx2R}};\ \ \ \ \ }
\DoxyCodeLine{01063\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a21f5ec80fdc4b1e67fccfdb18be44962}{EEFxR1}};\ \ \ \ \ }
\DoxyCodeLine{01064\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4b47f7b4dcace4e42968ea4197082f22}{EEFxR2}};\ \ \ \ \ }
\DoxyCodeLine{01065\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a8ac91eb77423dc5391d030c5be66fc5a}{RSTxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01066\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a28e35cbbb5a692c210ac2463c018e4a7}{CHPxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01067\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad17150de9b4e785a92682bf66d8c788a}{CPT1xCR}};\ \ \ \ }
\DoxyCodeLine{01068\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a5d91e254b579bd9e28e5a92b3039b067}{CPT2xCR}};\ \ \ \ }
\DoxyCodeLine{01069\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9f3842853c6157e11aface4a32f35a92}{OUTxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01070\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af6f3963811d99c5adbf763eb411f7647}{FLTxR}};\ \ \ \ \ \ }
\DoxyCodeLine{01071\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4946b237eee0b04ae0ad4c86088f91a0}{TIMxCR2}};\ \ \ \ }
\DoxyCodeLine{01072\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77cef3515bc751c4eb65bd11caccd290}{EEFxR3}};\ \ \ \ \ }
\DoxyCodeLine{01073\ \ \ uint32\_t\ \ \ RESERVED0[3];\ \ }
\DoxyCodeLine{01074\ \}\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\_Timerx\_TypeDef}};}
\DoxyCodeLine{01075\ }
\DoxyCodeLine{01076\ \textcolor{comment}{/*\ HRTIM\ common\ register\ definition\ */}}
\DoxyCodeLine{01077\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01078\ \{}
\DoxyCodeLine{01079\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a89f4359b1525d1f2feefdf8a3ce35d04}{CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01080\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2c6b54d79983f6826c486d803108b3ec}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01081\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6af5256abc4772559db27a907d19fb54}{ISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01082\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad110cb18195f415e8575c76d9795d66b}{ICR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01083\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aaa46777127ca968055809f6939369b07}{IER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01084\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a948696e86ea3388cb8cd94cb924e6adb}{OENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{01085\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_afc0d5fc22ce6426498473ec63be8577c}{ODISR}};\ \ \ \ \ \ }
\DoxyCodeLine{01086\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abf167844da1fea363b0e0cfb2995b1f1}{ODSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{01087\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84677e09b97c210707927b4ee3d32942}{BMCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{01088\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae2c73075443374fe48c5907ae64bda3d}{BMTRGR}};\ \ \ \ \ }
\DoxyCodeLine{01089\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae3cf0c13fecf45c47060f2c0f2232ae8}{BMCMPR}};\ \ \ \ \ }
\DoxyCodeLine{01090\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a94b0b54e3f736f3f945430499aaa8ef3}{BMPER}};\ \ \ \ \ \ }
\DoxyCodeLine{01091\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a65176a38f64ac9fc452595623c3fdfdf}{EECR1}};\ \ \ \ \ \ }
\DoxyCodeLine{01092\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84636e1b7e1f1968569803c24fb7db98}{EECR2}};\ \ \ \ \ \ }
\DoxyCodeLine{01093\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a41f36bdf56cf52b63b06cc8ddd54f235}{EECR3}};\ \ \ \ \ \ }
\DoxyCodeLine{01094\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae6997817a642785a6b7bb6a9224d2663}{ADC1R}};\ \ \ \ \ \ }
\DoxyCodeLine{01095\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aca2a9247ff62e95c5ef837885aedcfa0}{ADC2R}};\ \ \ \ \ \ }
\DoxyCodeLine{01096\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab369f305ef755734780685591352b6d5}{ADC3R}};\ \ \ \ \ \ }
\DoxyCodeLine{01097\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a239081534d01e2a85a7eea45274fcd25}{ADC4R}};\ \ \ \ \ \ }
\DoxyCodeLine{01098\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a165de25f7a95301f28092b8caa9a8375}{DLLCR}};\ \ \ \ \ \ }
\DoxyCodeLine{01099\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6100cd9090828bfdbedb8d274b63983e}{FLTINR1}};\ \ \ \ }
\DoxyCodeLine{01100\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3535a7da497279a07685a59c8efc9169}{FLTINR2}};\ \ \ \ }
\DoxyCodeLine{01101\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a70a17eae2ce7f3305d983fe6048cbc8a}{BDMUPR}};\ \ \ \ \ }
\DoxyCodeLine{01102\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7825b4fb16ed6c26323f3d8e5ecd5e6b}{BDTAUPR}};\ \ \ \ }
\DoxyCodeLine{01103\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abc14aed1de9b5f0e8c82b37e1d757dce}{BDTBUPR}};\ \ \ \ }
\DoxyCodeLine{01104\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a832e17c5a214273063420caa7c02caaa}{BDTCUPR}};\ \ \ \ }
\DoxyCodeLine{01105\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_adf6e95bab456e42a39305cdd89c2d2d6}{BDTDUPR}};\ \ \ \ }
\DoxyCodeLine{01106\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a1112a23e85aca1a05904f35a21ad3d12}{BDTEUPR}};\ \ \ \ }
\DoxyCodeLine{01107\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2f0ce2c57c227823c9878fbf43cf8c8f}{BDMADR}};\ \ \ \ \ }
\DoxyCodeLine{01108\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a9d0df18fc095d3805c3459c83469eddf}{BDTFUPR}};\ \ \ \ }
\DoxyCodeLine{01109\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad7802d73ca0adbbcbd545c08c4cdeff5}{ADCER}};\ \ \ \ \ \ }
\DoxyCodeLine{01110\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a0a96a0dc2845582967a770415c252975}{ADCUR}};\ \ \ \ \ \ }
\DoxyCodeLine{01111\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3ac68e430df484f8f21221f2cbeaccce}{ADCPS1}};\ \ \ \ \ }
\DoxyCodeLine{01112\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a96223311eeef9457a75d1445c3c5cfa2}{ADCPS2}};\ \ \ \ \ }
\DoxyCodeLine{01113\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a802fad159925ae3e269a037c01f073bc}{FLTINR3}};\ \ \ \ }
\DoxyCodeLine{01114\ \ \ \_\_IO\ uint32\_t\ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_af2c1f551234fa6b7ea071d4c5221bb01}{FLTINR4}};\ \ \ \ }
\DoxyCodeLine{01115\ \}\mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\_Common\_TypeDef}};}
\DoxyCodeLine{01116\ }
\DoxyCodeLine{01117\ \textcolor{comment}{/*\ HRTIM\ \ register\ definition\ */}}
\DoxyCodeLine{01118\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01119\ \ \ \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def}{HRTIM\_Master\_TypeDef}}\ sMasterRegs;}
\DoxyCodeLine{01120\ \ \ \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\_Timerx\_TypeDef}}\ sTimerxRegs[6];}
\DoxyCodeLine{01121\ \ \ \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\_Common\_TypeDef}}\ sCommonRegs;}
\DoxyCodeLine{01122\ \}\mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\_TypeDef}};}
\DoxyCodeLine{01123\ }
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000UL)\ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ SRAM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000UL)\ }}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ SRAM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x20014000UL)\ }}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ CCMSRAM\_BASE\ \ \ \ \ \ \ \ \ \ (0x10000000UL)\ }}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ (0x40000000UL)\ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ FMC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x60000000UL)\ }}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ QSPI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x90000000UL)\ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ FMC\_R\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xA0000000UL)\ }}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ QSPI\_R\_BASE\ \ \ \ \ \ \ \ \ \ \ (0xA0001000UL)\ }}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ SRAM1\_BB\_BASE\ \ \ \ \ \ \ \ \ (0x22000000UL)\ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ SRAM2\_BB\_BASE\ \ \ \ \ \ \ \ \ (0x22280000UL)\ }}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ CCMSRAM\_BB\_BASE\ \ \ \ \ \ \ (0x22300000UL)\ }}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ PERIPH\_BB\_BASE\ \ \ \ \ \ \ \ (0x42000000UL)\ }}
\DoxyCodeLine{01146\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ SRAM1\_BASE}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ SRAM\_BB\_BASE\ \ \ \ \ \ \ \ \ \ SRAM1\_BB\_BASE}}
\DoxyCodeLine{01149\ }
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ SRAM1\_SIZE\_MAX\ \ \ \ \ \ \ \ (0x00014000UL)\ }}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ SRAM2\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000UL)\ }}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ CCMSRAM\_SIZE\ \ \ \ \ \ \ \ \ \ (0x00008000UL)\ }}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ APB1PERIPH\_BASE\ \ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ APB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ AHB1PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ AHB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{01159\ }
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ FMC\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BASE}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ FMC\_BANK1\_1\ \ \ \ \ \ \ \ \ \ \ FMC\_BANK1}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ FMC\_BANK1\_2\ \ \ \ \ \ \ \ \ \ \ (FMC\_BANK1\ +\ 0x04000000UL)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ FMC\_BANK1\_3\ \ \ \ \ \ \ \ \ \ \ (FMC\_BANK1\ +\ 0x08000000UL)}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ FMC\_BANK1\_4\ \ \ \ \ \ \ \ \ \ \ (FMC\_BANK1\ +\ 0x0C000000UL)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ FMC\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ (FMC\_BASE\ \ +\ 0x20000000UL)}}
\DoxyCodeLine{01166\ }
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ TIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ TIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ TIM4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ TIM5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ TIM6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ TIM7\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ CRS\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ TAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2400UL)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2800UL)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ SPI3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ USART3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ UART4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4C00UL)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ UART5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5000UL)}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5800UL)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5C00UL)\ \ }}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ USB\_PMAADDR\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6000UL)\ \ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ FDCAN1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6400UL)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ FDCAN\_CONFIG\_BASE\ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6500UL)\ \ }}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ FDCAN2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6800UL)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ FDCAN3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6C00UL)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7000UL)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#define\ I2C3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7800UL)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#define\ LPTIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7C00UL)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\#define\ LPUART1\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x8000UL)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#define\ I2C4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x8400UL)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ UCPD1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0xA000UL)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ SRAMCAN\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0xA400UL)}}
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ VREFBUF\_BASE\ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ COMP1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0200UL)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ COMP2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0204UL)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ COMP3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0208UL)}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#define\ COMP4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x020CUL)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ COMP5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0210UL)}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ COMP6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0214UL)}}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ COMP7\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0218UL)}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ OPAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0300UL)}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ OPAMP1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0300UL)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ OPAMP2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0304UL)}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ OPAMP3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0308UL)}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ OPAMP4\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x030CUL)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ OPAMP5\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0310UL)}}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\#define\ OPAMP6\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0314UL)}}
\DoxyCodeLine{01218\ }
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ TIM8\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3400UL)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ SPI4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ TIM15\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4000UL)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ TIM16\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ TIM17\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ TIM20\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x5000UL)}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ SAI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_A\_BASE\ \ \ \ \ (SAI1\_BASE\ +\ 0x0004UL)}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_B\_BASE\ \ \ \ \ (SAI1\_BASE\ +\ 0x0024UL)}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ HRTIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x6800UL)}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMA\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMB\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0100UL)}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMC\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0180UL)}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMD\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0200UL)}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIME\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0280UL)}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMF\_BASE\ \ \ \ \ \ (HRTIM1\_BASE\ +\ 0x0300UL)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ HRTIM1\_COMMON\_BASE\ \ \ \ (HRTIM1\_BASE\ +\ 0x0380UL)}}
\DoxyCodeLine{01240\ }
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE)}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ DMA2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ DMAMUX1\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ CORDIC\_BASE\ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ FMAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{01250\ }
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x001CUL)}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0044UL)}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0058UL)}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x006CUL)}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ DMA1\_Channel8\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0094UL)}}
\DoxyCodeLine{01259\ }
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x001CUL)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0044UL)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0058UL)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x006CUL)}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ DMA2\_Channel7\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ DMA2\_Channel8\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0094UL)}}
\DoxyCodeLine{01268\ }
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\_BASE\ \ \ \ (DMAMUX1\_BASE)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0004UL)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x000CUL)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0010UL)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0014UL)}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0018UL)}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x001CUL)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0020UL)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0024UL)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0028UL)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x002CUL)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel12\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel13\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0034UL)}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel14\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0038UL)}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel15\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x003CUL)}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0100UL)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0104UL)}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0108UL)}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x010CUL)}}
\DoxyCodeLine{01289\ }
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\_BASE\ \ \ \ \ \ (DMAMUX1\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0140UL)}}
\DoxyCodeLine{01292\ }
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ GPIOD\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ GPIOE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ GPIOF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ GPIOG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1800UL)}}
\DoxyCodeLine{01301\ }
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ ADC2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000100UL)}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ ADC12\_COMMON\_BASE\ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000300UL)}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ ADC3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000400UL)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ ADC4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000500UL)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ ADC5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000600UL)}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ ADC345\_COMMON\_BASE\ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000700UL)}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000800UL)}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ DAC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000800UL)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ DAC2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000C00UL)}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ DAC3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08001000UL)}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ DAC4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08001400UL)}}
\DoxyCodeLine{01315\ }
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ FMC\_Bank1\_R\_BASE\ \ \ \ \ \ (FMC\_R\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ FMC\_Bank1E\_R\_BASE\ \ \ \ \ (FMC\_R\_BASE\ +\ 0x0104UL)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ FMC\_Bank3\_R\_BASE\ \ \ \ \ \ (FMC\_R\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ RNG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08060800UL)}}
\DoxyCodeLine{01321\ \textcolor{comment}{/*\ Debug\ MCU\ registers\ base\ address\ */}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ (0xE0042000UL)}}
\DoxyCodeLine{01323\ }
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ (0x1FFF7500UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFF7590UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ (0x1FFF75E0UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM2\_BASE)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM3\_BASE)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ TIM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM4\_BASE)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ TIM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM5\_BASE)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM6\_BASE)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM7\_BASE)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ CRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRS\_TypeDef\ *)\ CRS\_BASE)}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ TAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TAMP\_TypeDef\ *)\ TAMP\_BASE)}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI3\_BASE)}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ USART3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART3\_BASE)}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ UART4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ UART4\_BASE)}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ UART5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ UART5\_BASE)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#define\ USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USB\_TypeDef\ *)\ USB\_BASE)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#define\ FDCAN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FDCAN\_GlobalTypeDef\ *)\ FDCAN1\_BASE)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ FDCAN\_CONFIG\ \ \ \ \ \ \ \ ((FDCAN\_Config\_TypeDef\ *)\ FDCAN\_CONFIG\_BASE)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ FDCAN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FDCAN\_GlobalTypeDef\ *)\ FDCAN2\_BASE)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#define\ FDCAN3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FDCAN\_GlobalTypeDef\ *)\ FDCAN3\_BASE)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C3\_BASE)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ LPTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM1\_BASE)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ LPUART1\ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ LPUART1\_BASE)}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ I2C4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C4\_BASE)}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ UCPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((UCPD\_TypeDef\ *)\ UCPD1\_BASE)}}
\DoxyCodeLine{01364\ }
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ ((VREFBUF\_TypeDef\ *)\ VREFBUF\_BASE)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP1\_BASE)}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP2\_BASE)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ COMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP3\_BASE)}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ COMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP4\_BASE)}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ COMP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP5\_BASE)}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ COMP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP6\_BASE)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ COMP7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP7\_BASE)}}
\DoxyCodeLine{01374\ }
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ OPAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP\_BASE)}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ OPAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP1\_BASE)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ OPAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP2\_BASE)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ OPAMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP3\_BASE)}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ OPAMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP4\_BASE)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ OPAMP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP5\_BASE)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ OPAMP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP6\_BASE)}}
\DoxyCodeLine{01382\ }
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ TIM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM8\_BASE)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ SPI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI4\_BASE)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ TIM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM15\_BASE)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ TIM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM16\_BASE)}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ TIM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM17\_BASE)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ TIM20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM20\_BASE)}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ SAI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SAI\_TypeDef\ *)\ SAI1\_BASE)}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_A\ \ \ \ \ \ \ \ ((SAI\_Block\_TypeDef\ *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_B\ \ \ \ \ \ \ \ ((SAI\_Block\_TypeDef\ *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ HRTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HRTIM\_TypeDef\ *)\ HRTIM1\_BASE)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMA\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIMA\_BASE)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMB\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIMB\_BASE)}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMC\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIMC\_BASE)}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMD\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIMD\_BASE)}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIME\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIME\_BASE)}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ HRTIM1\_TIMF\ \ \ \ \ \ \ \ \ ((HRTIM\_Timerx\_TypeDef\ *)\ HRTIM1\_TIMF\_BASE)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ HRTIM1\_COMMON\ \ \ \ \ \ \ ((HRTIM\_Common\_TypeDef\ *)\ HRTIM1\_COMMON\_BASE)}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA2\_BASE)}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ DMAMUX1\ \ \ \ \ \ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_BASE)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ CORDIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CORDIC\_TypeDef\ *)\ CORDIC\_BASE)}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ FMAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FMAC\_TypeDef\ *)\ FMAC\_BASE)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{01412\ }
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#define\ GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOD\_BASE)}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\#define\ GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOE\_BASE)}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOF\_BASE)}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ GPIOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOG\_BASE)}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#define\ ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC2\_BASE)}}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ ADC12\_COMMON\ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC12\_COMMON\_BASE)}}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#define\ ADC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC3\_BASE)}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ ADC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC4\_BASE)}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ ADC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC5\_BASE)}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ ADC345\_COMMON\ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC345\_COMMON\_BASE)}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ DAC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC1\_BASE)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ DAC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC2\_BASE)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#define\ DAC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC3\_BASE)}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ DAC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC4\_BASE)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#define\ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RNG\_TypeDef\ *)\ RNG\_BASE)}}
\DoxyCodeLine{01433\ }
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel7\_BASE)}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ DMA1\_Channel8\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel8\_BASE)}}
\DoxyCodeLine{01442\ }
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel1\_BASE)}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel2\_BASE)}}
\DoxyCodeLine{01445\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel3\_BASE)}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel4\_BASE)}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel5\_BASE)}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel6\_BASE)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ DMA2\_Channel7\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel7\_BASE)}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ DMA2\_Channel8\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel8\_BASE)}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel12\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel12\_BASE)}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel13\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel13\_BASE)}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel14\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel14\_BASE)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel15\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel15\_BASE)}}
\DoxyCodeLine{01468\ }
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{01473\ }
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\ \ \ \ \ \ ((DMAMUX\_ChannelStatus\_TypeDef\ *)\ DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\ \ \ ((DMAMUX\_RequestGenStatus\_TypeDef\ *)\ DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{01476\ }
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ FMC\_Bank1\_R\ \ \ \ \ \ \ \ \ ((FMC\_Bank1\_TypeDef\ *)\ FMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ FMC\_Bank1E\_R\ \ \ \ \ \ \ \ ((FMC\_Bank1E\_TypeDef\ *)\ FMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#define\ FMC\_Bank3\_R\ \ \ \ \ \ \ \ \ ((FMC\_Bank3\_TypeDef\ *)\ FMC\_Bank3\_R\_BASE)}}
\DoxyCodeLine{01480\ }
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ \ ((QUADSPI\_TypeDef\ *)\ QSPI\_R\_BASE)}}
\DoxyCodeLine{01482\ }
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ 130U\ }}
\DoxyCodeLine{01506\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01507\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\_Bits\_Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01508\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01509\ }
\DoxyCodeLine{01510\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01511\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01512\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01513\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01514\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01515\ }
\DoxyCodeLine{01516\ \textcolor{comment}{/*}}
\DoxyCodeLine{01517\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{01518\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#define\ ADC\_MULTIMODE\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01521\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_ADRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOSMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JEOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JEOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JQOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01556\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_IER\ register\ \ *******************/}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_ADRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JEOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JEOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JQOVFIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01591\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_JADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_JADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_JADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_JADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADVREGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_DEEPPWD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_DEEPPWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCALDIF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCALDIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01623\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_OVRMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AUTDLY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AUTDLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01663\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JDISCEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JQM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AWD1SGL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AWD1EN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JAWD1EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JAWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JAUTO\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JQDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JQDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01707\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_ROVSE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_JOVSE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_TROVS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_TROVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_ROVSM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_GCOMP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_GCOMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_SWTRIG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_SWTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_BULB\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_BULB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_SMPTRIG\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_SMPTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01751\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR1\ register\ \ *****************/}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01816\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMPPLUS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMPPLUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01826\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR2\ register\ \ *****************/}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01836\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01864\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01890\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR1\ register\ \ *******************/}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01906\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR2\ register\ \ *******************/}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01915\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR3\ register\ \ *******************/}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01924\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR1\ register\ \ ******************/}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL<<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01969\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR2\ register\ \ ******************/}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02015\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR3\ register\ \ ******************/}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02061\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR4\ register\ \ ******************/}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR4\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR4\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02080\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_RDATA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02085\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JSQR\ register\ \ ******************/}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02143\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR1\ register\ \ ******************/}}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR1\_OFFSET1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_OFFSET1\_EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02168\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR2\ register\ \ ******************/}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR2\_OFFSET2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02190\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_OFFSET2\_EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02191\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02193\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR3\ register\ \ ******************/}}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR3\_OFFSET3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_OFFSET3\_EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02218\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR4\ register\ \ ******************/}}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR4\_OFFSET4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_OFFSET4\_EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02243\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR1\ register\ \ ******************/}}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR1\_JDATA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02248\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR2\ register\ \ ******************/}}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR2\_JDATA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02253\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR3\ register\ \ ******************/}}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR3\_JDATA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02258\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR4\ register\ \ ******************/}}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02260\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR4\_JDATA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02263\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD2CR\ register\ \ ****************/}}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02287\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD3CR\ register\ \ ****************/}}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{02311\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DIFSEL\ register\ \ ****************/}}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DIFSEL\_DIFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02325\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{02335\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CALFACT\ register\ \ ***************/}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_Msk\ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02345\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_Msk\ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02349\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_D\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02355\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }}
\DoxyCodeLine{02358\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_GCOMP\ register\ \ *****************/}}
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\_Msk\ \ \ \ \ \ \ (0x3FFFUL\ <<\ ADC\_GCOMP\_GCOMPCOEFF\_Pos)\ \ }}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\ \ \ \ \ \ \ \ \ \ \ ADC\_GCOMP\_GCOMPCOEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02363\ \textcolor{comment}{/*************************\ \ ADC\ Common\ registers\ \ *****************************/}}
\DoxyCodeLine{02364\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_ADRDY\_MST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOSMP\_MST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOS\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC\_MST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOS\_MST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_MST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD2\_MST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02391\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD3\_MST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JQOVF\_MST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_ADRDY\_SLV\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOSMP\_SLV\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOS\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02411\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOS\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD2\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD3\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02429\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JQOVF\_SLV\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02433\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ *******************/}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02456\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02459\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VREFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VSENSESEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02480\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VSENSESEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02485\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CDR\ register\ \ *******************/}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_RDATA\_MST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_RDATA\_SLV\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02495\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02496\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02497\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ Comparators\ (COMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02498\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02499\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02500\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ COMP\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02508\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_POLARITY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BRGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_SCALEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_VALUE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02551\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02552\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02553\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CORDIC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02554\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02555\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02556\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_CSR\ register\ \ *****************/}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_Pos\ (4U)}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_Msk\ (0xFUL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\ \ \ \ \ CORDIC\_CSR\_PRECISION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_0\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_1\ \ \ (0x2UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_2\ \ \ (0x4UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_3\ \ \ (0x8UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_Msk\ \ \ \ \ (0x7UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\ \ \ \ \ \ \ \ \ CORDIC\_CSR\_SCALE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_0\ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_1\ \ \ \ \ \ \ (0x2UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_2\ \ \ \ \ \ \ (0x4UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02578\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_IEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\ \ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_IEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\_Msk\ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_DMAREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\ \ \ \ \ \ \ \ CORDIC\_CSR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\_Msk\ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_DMAWEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02585\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\ \ \ \ \ \ \ \ CORDIC\_CSR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_NRES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_NRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\_Msk\ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_NARGS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\ \ \ \ \ \ \ \ \ CORDIC\_CSR\_NARGS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\_Pos\ \ \ (21U)}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\_Msk\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_RESSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\ \ \ \ \ \ \ CORDIC\_CSR\_RESSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\_Pos\ \ \ (22U)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\_Msk\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_ARGSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\ \ \ \ \ \ \ CORDIC\_CSR\_ARGSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_RRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_RRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02602\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_WDATA\ register\ \ ***************/}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ CORDIC\_WDATA\_ARG\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\ \ \ \ \ \ \ \ \ CORDIC\_WDATA\_ARG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02607\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_RDATA\ register\ \ ***************/}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ CORDIC\_RDATA\_RES\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\ \ \ \ \ \ \ \ \ CORDIC\_RDATA\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02612\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02613\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02614\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02615\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02616\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02617\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02622\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02627\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02633\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\ \ \ \ \ \ \ \ \ \ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02634\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02635\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02641\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02642\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_OUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02645\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_INIT\ register\ \ *******************/}}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_INIT\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\ \ \ \ \ \ \ \ \ \ \ \ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02650\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_POL\ register\ \ ********************/}}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_POL\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02655\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02656\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02657\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\ Clock\ Recovery\ System\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02658\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02659\ }
\DoxyCodeLine{02660\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CR\ register\ \ *********************/}}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCWARNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ESYNCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_AUTOTRIMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\ \ \ \ \ \ \ \ \ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SWSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ CRS\_CR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02686\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CFGR\ register\ \ *********************/}}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_CFGR\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02691\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CRS\_CFGR\_FELIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ (0x7UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02697\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02699\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02711\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCOKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCWARNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02717\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02718\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ESYNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCMISS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_TRIMOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_FEDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_ISR\_FECAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02738\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02740\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCOKC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02745\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCWARNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02746\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02748\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ERRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ESYNCC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02754\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02755\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02756\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02757\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02758\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02759\ \textcolor{comment}{/*}}
\DoxyCodeLine{02760\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{02761\ \textcolor{comment}{\ */}}
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#define\ DAC\_CHANNEL2\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02764\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02786\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02789\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02791\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02796\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_CEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02802\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02804\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02805\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02810\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_CEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_CEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02847\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\_Msk\ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIGB1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIGB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\_Msk\ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIGB2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIGB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02861\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\_Pos\ \ \ (16U)}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHRB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02869\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\_Pos\ \ \ (20U)}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHRB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02877\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\_Msk\ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHRB\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02885\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R2\ register\ \ ******************/}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\_Pos\ \ \ (16U)}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHRB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02893\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L2\ register\ \ ******************/}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\_Pos\ \ \ (20U)}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHRB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02901\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R2\ register\ \ ******************/}}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02903\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\_Msk\ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHRB\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02909\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC2DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02917\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC2DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02923\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02925\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02927\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02933\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DORB\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DORB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02941\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR2\ register\ \ *******************/}}
\DoxyCodeLine{02942\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DOR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DORB\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DORB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02949\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DAC1RDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DAC1RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02954\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DORSTAT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DORSTAT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02957\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02958\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02959\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02960\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_CAL\_FLAG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02962\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02963\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_BWST1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02966\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DAC2RDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DAC2RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02970\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DORSTAT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DORSTAT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_CAL\_FLAG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_CAL\_FLAG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_BWST2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_BWST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02982\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DAC\_CCR\_OTRIM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DAC\_CCR\_OTRIM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CCR\_OTRIM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02990\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_MCR\ register\ \ *******************/}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_DMADOUBLE1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_DMADOUBLE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_SINFORMAT1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03004\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_SINFORMAT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_DMADOUBLE2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_DMADOUBLE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_SINFORMAT2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_SINFORMAT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03027\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHSR1\ register\ \ ******************/}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHSR1\_TSAMPLE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\ \ \ \ \ \ \ \ \ \ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03032\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHSR2\ register\ \ ******************/}}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\_Msk\ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHSR2\_TSAMPLE2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\ \ \ \ \ \ \ \ \ \ DAC\_SHSR2\_TSAMPLE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03037\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHHR\ register\ \ ******************/}}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHHR\_THOLD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03041\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\_Msk\ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHHR\_THOLD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SHHR\_THOLD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03045\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHRR\ register\ \ ******************/}}
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ DAC\_SHRR\_TREFRESH1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\ \ \ \ \ \ \ \ \ \ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ DAC\_SHRR\_TREFRESH2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\ \ \ \ \ \ \ \ \ \ DAC\_SHRR\_TREFRESH2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03053\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STR1\ register\ \ ******************/}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\_Msk\ \ \ \ \ (0xFFFUL\ <<\ DAC\_STR1\_STRSTDATA1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\ \ \ \ \ \ \ \ \ DAC\_STR1\_STRSTDATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_STR1\_STDIR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_STR1\_STDIR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ DAC\_STR1\_STINCDATA1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\ \ \ \ \ \ \ \ \ DAC\_STR1\_STINCDATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03065\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STR2\ register\ \ ******************/}}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\_Msk\ \ \ \ \ (0xFFFUL\ <<\ DAC\_STR2\_STRSTDATA2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\ \ \ \ \ \ \ \ \ DAC\_STR2\_STRSTDATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_STR2\_STDIR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_STR2\_STDIR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ DAC\_STR2\_STINCDATA2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\ \ \ \ \ \ \ \ \ DAC\_STR2\_STINCDATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03077\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STMODR\ register\ \ ****************/}}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos\ (0U)}}
\DoxyCodeLine{03079\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\ \ \ \ \ DAC\_STMODR\_STRSTTRIGSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03083\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_Pos\ (8U)}}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\ \ \ \ \ DAC\_STMODR\_STINCTRIGSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03089\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos\ (16U)}}
\DoxyCodeLine{03095\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\ \ \ \ \ DAC\_STMODR\_STRSTTRIGSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03097\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03099\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_Pos\ (24U)}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\ \ \ \ \ DAC\_STMODR\_STINCTRIGSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03106\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03107\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03108\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }}
\DoxyCodeLine{03110\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03111\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03112\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03113\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03114\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03115\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{03116\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)}}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{03119\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)}}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{03122\ }
\DoxyCodeLine{03123\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *****************/}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_SLEEP\_Pos)}}
\DoxyCodeLine{03126\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_IOEN\_Pos)}}
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{03136\ }
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{03139\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{03143\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1FZR1\ register\ \ ***********/}}
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03145\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos)}}
\DoxyCodeLine{03146\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{03147\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos)}}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{03150\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos)}}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03154\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Pos)}}
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Msk}}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos)}}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03160\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos)}}
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{03162\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03163\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos)}}
\DoxyCodeLine{03164\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{03165\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03166\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos)}}
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos)}}
\DoxyCodeLine{03170\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03172\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos)}}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos)}}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03178\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos)}}
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{03183\ }
\DoxyCodeLine{03184\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1FZR2\ register\ \ **********/}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Pos)}}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Msk}}
\DoxyCodeLine{03188\ }
\DoxyCodeLine{03189\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB2FZ\ register\ \ ************/}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos)}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos)}}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos)}}
\DoxyCodeLine{03198\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk}}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos)}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos)}}
\DoxyCodeLine{03204\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03206\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Pos)}}
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Msk}}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Pos)}}
\DoxyCodeLine{03210\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Msk}}
\DoxyCodeLine{03211\ }
\DoxyCodeLine{03212\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03213\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03214\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ (DMA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03215\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03216\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03217\ }
\DoxyCodeLine{03218\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03231\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03235\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03286\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03290\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03294\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03298\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03302\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF8\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF8\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF8\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF8\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF8\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF8\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF8\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03316\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_IFCR\ register\ \ *******************/}}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{03333\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03343\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03346\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{03348\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03349\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03352\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{03354\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03355\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03356\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03368\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03370\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{03372\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03373\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{03375\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03377\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03379\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03383\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03385\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03394\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03395\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03397\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03398\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{03399\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03400\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF8\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF8\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF8\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF8\_Pos\ \ \ \ (29U)}}
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF8\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF8\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF8\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF8\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03409\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF8\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF8\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{03411\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF8\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF8\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03414\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{03415\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03422\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03425\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03431\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03432\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03437\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03438\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03440\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03441\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03443\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03444\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03447\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03452\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03453\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03454\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03458\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MEM2MEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03460\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03462\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CNDTR\ register\ \ *******************/}}
\DoxyCodeLine{03463\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_CNDTR\_NDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\ \ \ \ \ \ \ \ \ \ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03467\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CPAR\ register\ \ ********************/}}
\DoxyCodeLine{03468\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03470\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03472\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CMAR\ register\ \ ********************/}}
\DoxyCodeLine{03473\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03474\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CMAR\_MA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03477\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03478\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03479\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03480\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03481\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03482\ }
\DoxyCodeLine{03483\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CxCR\ register\ \ **************/}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk}}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03491\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03492\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03493\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{03496\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03497\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SOIE\_Pos)}}
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SOIE\_Msk}}
\DoxyCodeLine{03499\ }
\DoxyCodeLine{03500\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03501\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_EGE\_Pos)}}
\DoxyCodeLine{03502\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_EGE\_Msk}}
\DoxyCodeLine{03503\ }
\DoxyCodeLine{03504\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SE\_Pos)}}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SE\_Msk}}
\DoxyCodeLine{03507\ }
\DoxyCodeLine{03508\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{03510\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SPOL\_Msk}}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03516\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_NBREQ\_Msk}}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03519\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03521\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03524\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03525\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SYNC\_ID\_Msk}}
\DoxyCodeLine{03526\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03528\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03529\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03530\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{03532\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF0\_Pos)}}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF0\_Msk}}
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF1\_Pos)}}
\DoxyCodeLine{03538\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF1\_Msk}}
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF2\_Pos)}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF2\_Msk}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF3\_Pos)}}
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF3\_Msk}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF4\_Pos)}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF4\_Msk}}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF5\_Pos)}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF5\_Msk}}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF6\_Pos)}}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF6\_Msk}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF7\_Pos)}}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF7\_Msk}}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF8\_Pos)}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF8\_Msk}}
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF9\_Pos)}}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF9\_Msk}}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03564\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF10\_Pos)}}
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF10\_Msk}}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03567\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF11\_Pos)}}
\DoxyCodeLine{03568\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF11\_Msk}}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03570\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF12\_Pos)}}
\DoxyCodeLine{03571\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF12\_Msk}}
\DoxyCodeLine{03572\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03573\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF13\_Pos)}}
\DoxyCodeLine{03574\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF13\_Msk}}
\DoxyCodeLine{03575\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03576\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF14\_Pos)}}
\DoxyCodeLine{03577\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF14\_Msk}}
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03579\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF15\_Pos)}}
\DoxyCodeLine{03580\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF15\_Msk}}
\DoxyCodeLine{03581\ }
\DoxyCodeLine{03582\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CFR\ register\ \ ****************/}}
\DoxyCodeLine{03583\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03584\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF0\_Pos)}}
\DoxyCodeLine{03585\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF0\_Msk}}
\DoxyCodeLine{03586\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03587\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF1\_Pos)}}
\DoxyCodeLine{03588\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF1\_Msk}}
\DoxyCodeLine{03589\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF2\_Pos)}}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF2\_Msk}}
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF3\_Pos)}}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF3\_Msk}}
\DoxyCodeLine{03595\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF4\_Pos)}}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF4\_Msk}}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF5\_Pos)}}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF5\_Msk}}
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF6\_Pos)}}
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF6\_Msk}}
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03605\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF7\_Pos)}}
\DoxyCodeLine{03606\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF7\_Msk}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF8\_Pos)}}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF8\_Msk}}
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF9\_Pos)}}
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF9\_Msk}}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF10\_Pos)}}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF10\_Msk}}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF11\_Pos)}}
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF11\_Msk}}
\DoxyCodeLine{03619\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF12\_Pos)}}
\DoxyCodeLine{03621\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF12\_Msk}}
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03623\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF13\_Pos)}}
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF13\_Msk}}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF14\_Pos)}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF14\_Msk}}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF15\_Pos)}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF15\_Msk}}
\DoxyCodeLine{03631\ }
\DoxyCodeLine{03632\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGxCR\ register\ \ ************/}}
\DoxyCodeLine{03633\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_SIG\_ID\_Msk}}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03638\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{03642\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_OIE\_Pos)}}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_OIE\_Msk}}
\DoxyCodeLine{03645\ }
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GE\_Pos)}}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GE\_Msk}}
\DoxyCodeLine{03649\ }
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GPOL\_Msk}}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03657\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GNBREQ\_Msk}}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03661\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03663\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{03665\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGSR\ register\ \ **************/}}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03667\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF0\_Pos)}}
\DoxyCodeLine{03668\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF0\_Msk}}
\DoxyCodeLine{03669\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF1\_Pos)}}
\DoxyCodeLine{03671\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF1\_Msk}}
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03673\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF2\_Pos)}}
\DoxyCodeLine{03674\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF2\_Msk}}
\DoxyCodeLine{03675\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03676\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF3\_Pos)}}
\DoxyCodeLine{03677\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF3\_Msk}}
\DoxyCodeLine{03678\ }
\DoxyCodeLine{03679\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGCFR\ register\ \ ************/}}
\DoxyCodeLine{03680\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF0\_Pos)}}
\DoxyCodeLine{03682\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF0\_Msk}}
\DoxyCodeLine{03683\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF1\_Pos)}}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF1\_Msk}}
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF2\_Pos)}}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF2\_Msk}}
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF3\_Pos)}}
\DoxyCodeLine{03691\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF3\_Msk}}
\DoxyCodeLine{03692\ }
\DoxyCodeLine{03693\ \textcolor{comment}{/********************\ Bits\ definition\ for\ DMAMUX\_IPHW\_CFGR2\ \ ******************/}}
\DoxyCodeLine{03694\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos)}}
\DoxyCodeLine{03696\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk}}
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos)}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk}}
\DoxyCodeLine{03700\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos)}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk}}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos)}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk}}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos)}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk}}
\DoxyCodeLine{03709\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos)}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk}}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos)}}
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk}}
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk}}
\DoxyCodeLine{03718\ }
\DoxyCodeLine{03719\ \textcolor{comment}{/********************\ Bits\ definition\ for\ DMAMUX\_IPHW\_CFGR1\ \ ******************/}}
\DoxyCodeLine{03720\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos)}}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03724\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos)}}
\DoxyCodeLine{03725\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos)}}
\DoxyCodeLine{03728\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk}}
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos)}}
\DoxyCodeLine{03731\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk}}
\DoxyCodeLine{03732\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03733\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos)}}
\DoxyCodeLine{03734\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk}}
\DoxyCodeLine{03735\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03736\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos)}}
\DoxyCodeLine{03737\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk}}
\DoxyCodeLine{03738\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03739\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos)}}
\DoxyCodeLine{03740\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk}}
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos)}}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk}}
\DoxyCodeLine{03744\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos)}}
\DoxyCodeLine{03746\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk}}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos)}}
\DoxyCodeLine{03749\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk}}
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{03751\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos)}}
\DoxyCodeLine{03752\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk}}
\DoxyCodeLine{03753\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{03754\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos)}}
\DoxyCodeLine{03755\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk}}
\DoxyCodeLine{03756\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos)}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk}}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{03760\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos)}}
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk}}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos)}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk}}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos)}}
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk}}
\DoxyCodeLine{03768\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos)}}
\DoxyCodeLine{03770\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk}}
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03772\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos)}}
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk}}
\DoxyCodeLine{03774\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos)}}
\DoxyCodeLine{03776\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk}}
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03778\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos)}}
\DoxyCodeLine{03779\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk}}
\DoxyCodeLine{03780\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03781\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos)}}
\DoxyCodeLine{03782\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk}}
\DoxyCodeLine{03783\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03784\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos)}}
\DoxyCodeLine{03785\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk}}
\DoxyCodeLine{03786\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos)}}
\DoxyCodeLine{03788\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk}}
\DoxyCodeLine{03789\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03790\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos)}}
\DoxyCodeLine{03791\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk}}
\DoxyCodeLine{03792\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03793\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos)}}
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk}}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos)}}
\DoxyCodeLine{03797\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk}}
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03799\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos)}}
\DoxyCodeLine{03800\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk}}
\DoxyCodeLine{03801\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos)}}
\DoxyCodeLine{03803\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk}}
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos)}}
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk}}
\DoxyCodeLine{03807\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos)}}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk}}
\DoxyCodeLine{03810\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03811\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos)}}
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk}}
\DoxyCodeLine{03813\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos)}}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk}}
\DoxyCodeLine{03816\ }
\DoxyCodeLine{03817\ }
\DoxyCodeLine{03818\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03819\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03820\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03821\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03822\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03823\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR1\ register\ \ ******************/}}
\DoxyCodeLine{03824\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03825\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03826\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03827\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03828\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03829\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03830\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03831\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03832\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03834\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03844\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03846\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03847\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03848\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03849\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03850\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03852\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03853\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03854\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03855\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03856\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03860\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03861\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03862\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03863\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03864\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03865\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03866\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03867\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03868\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03871\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03872\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03873\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03875\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03876\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03877\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03879\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03880\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03881\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03882\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03883\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03884\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03885\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03886\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03887\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03890\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03891\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03892\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03893\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03894\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03896\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03897\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03898\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03899\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03900\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03901\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03902\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03903\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03904\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03905\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03906\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03907\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03908\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03909\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03910\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03912\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03913\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03915\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{03918\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03919\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03920\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03921\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ EXTI\_IMR1\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03922\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03924\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR1\ register\ \ ******************/}}
\DoxyCodeLine{03925\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03926\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03927\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03928\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03929\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03930\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03931\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03932\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03933\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03934\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03935\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03936\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03937\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03938\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03940\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03942\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03943\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03944\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03948\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03949\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03950\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03951\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03952\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03953\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03954\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03955\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03956\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03957\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03958\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03959\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03960\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03961\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03962\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03963\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03964\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03965\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03966\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03967\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03968\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03969\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03970\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03971\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03972\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03974\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03976\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03977\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03978\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03979\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03980\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03981\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03982\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03983\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03984\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03985\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03986\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03987\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03988\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03989\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03990\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03991\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03992\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03993\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03994\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03995\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03996\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03997\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03998\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03999\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04000\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04001\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04002\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04003\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{04004\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04005\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04006\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04007\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04008\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04009\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04011\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04012\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04013\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04014\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04015\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04016\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04017\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04018\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04019\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04020\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04022\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR1\ register\ \ ******************/}}
\DoxyCodeLine{04023\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04024\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04025\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04026\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04027\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04028\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04029\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04030\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04031\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04032\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04033\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04034\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04035\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04036\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04037\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04038\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04039\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04040\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04041\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04042\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04043\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04044\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04045\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04046\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04047\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04048\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04049\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04050\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04051\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04052\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04053\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04054\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04055\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04056\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04057\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04058\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04059\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04060\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04061\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04062\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04063\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04064\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04065\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04066\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04067\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04068\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04069\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04070\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04071\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04072\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04073\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04074\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04075\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04076\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04077\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04078\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04079\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04080\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04081\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04082\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04083\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04084\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04085\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04086\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04087\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04088\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04090\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04092\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04093\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04094\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04095\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04096\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04097\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT31\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04099\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR1\ register\ \ ******************/}}
\DoxyCodeLine{04100\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04101\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04102\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04103\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04104\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04105\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04106\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04107\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04108\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04109\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04110\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04111\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04112\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04113\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04114\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04115\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04116\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04117\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04118\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04119\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04120\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04122\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04123\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04124\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04125\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04126\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04127\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04128\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04129\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04130\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04131\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04132\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04133\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04134\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04135\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04136\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04137\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04138\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04139\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04140\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04141\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04142\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04143\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04144\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04145\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04146\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04147\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04148\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04149\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04150\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04151\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04152\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04153\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04154\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04155\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04156\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04157\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04158\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04159\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04160\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04161\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04162\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04163\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04164\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04165\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04166\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04167\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04168\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04169\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04170\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04171\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04172\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04173\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04174\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT31\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04176\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER1\ register\ \ *****************/}}
\DoxyCodeLine{04177\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04178\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04179\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04180\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{04181\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04182\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04183\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{04184\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04185\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04186\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{04187\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04188\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04189\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{04190\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04191\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04192\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{04193\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04194\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04195\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{04196\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04197\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04198\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{04199\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04200\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04201\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{04202\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04203\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04204\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{04205\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04206\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04207\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{04208\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04209\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04210\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{04211\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04212\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04213\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{04214\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04215\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04216\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{04217\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04218\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04219\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{04220\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04221\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04222\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{04223\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04224\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04225\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{04226\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04227\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04228\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{04229\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04230\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04231\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{04232\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04233\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04234\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{04235\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04236\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04237\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{04238\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04239\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04240\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{04241\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04242\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04243\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\_Pos\ \ \ \ (29U)}}
\DoxyCodeLine{04244\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04245\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04246\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{04247\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04248\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04249\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI31\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{04250\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI31\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04251\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI31\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04253\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR1\ register\ \ *******************/}}
\DoxyCodeLine{04254\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04255\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04256\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04257\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04258\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04259\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04260\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04261\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04262\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04263\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04264\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04265\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04266\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04267\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04268\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04269\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04270\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04271\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04272\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04273\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04274\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04275\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04276\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04277\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04278\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04279\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04280\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04281\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04282\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04283\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04284\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04285\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04286\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04287\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04288\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04289\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04290\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04291\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04292\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04293\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04294\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04295\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04296\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04297\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04298\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04299\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04300\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04301\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04302\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04303\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04304\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04305\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04306\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04307\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04308\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04313\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04314\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04315\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04316\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04317\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04318\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04319\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04320\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04321\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04322\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04323\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04324\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04325\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04326\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF31\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04327\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF31\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04328\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF31\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04330\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR2\ register\ \ ******************/}}
\DoxyCodeLine{04331\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM32\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04332\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM32\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04333\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM32\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04334\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM33\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04335\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM33\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04336\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM33\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04337\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04338\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04339\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04340\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM35\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04341\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM35\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM35\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04342\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM35\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM35\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04343\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04344\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04345\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04346\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04347\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04348\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04349\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04350\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04351\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04352\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04353\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04354\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04355\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04356\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04357\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04358\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04359\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04360\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04361\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04362\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM42\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04363\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM42\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04364\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04365\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\_Msk\ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ EXTI\_IMR2\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04366\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04368\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR2\ register\ \ ******************/}}
\DoxyCodeLine{04369\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM32\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04370\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM32\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04371\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM32\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04372\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM33\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04373\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM33\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04374\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM33\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04375\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04376\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04377\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04378\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM35\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04379\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM35\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM35\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04380\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM35\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM35\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04381\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04382\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04383\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04384\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04385\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04386\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04387\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04388\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04389\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04390\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04391\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04392\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04393\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04394\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04395\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04397\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04398\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04399\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM42\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04400\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM42\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM42\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04401\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM42\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM42\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04402\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04403\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\_Msk\ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ EXTI\_EMR2\_EM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04404\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04406\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR2\ register\ \ ******************/}}
\DoxyCodeLine{04407\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT32\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04408\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT32\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04409\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT32\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04410\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT33\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04411\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT33\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04412\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT33\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04413\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04414\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04415\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04416\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04418\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04419\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04420\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04421\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04422\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04424\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04426\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR2\ register\ \ ******************/}}
\DoxyCodeLine{04427\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT32\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04428\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT32\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04429\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT32\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04430\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT33\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04431\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT33\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04432\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT33\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04433\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04434\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04435\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04436\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04437\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04438\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04439\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04440\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04441\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04442\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04443\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04444\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04446\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER2\ register\ \ *****************/}}
\DoxyCodeLine{04447\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI32\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{04448\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI32\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04449\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI32\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04450\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI33\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{04451\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI33\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04452\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI33\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04453\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{04454\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04455\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04456\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{04457\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04458\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04459\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{04460\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04461\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04462\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{04463\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04464\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04466\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR2\ register\ \ *******************/}}
\DoxyCodeLine{04467\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF32\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04468\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF32\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF32\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04469\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF32\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF32\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04470\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF33\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04471\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF33\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF33\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04472\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF33\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF33\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04473\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04474\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04475\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04476\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04477\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04478\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04479\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04480\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04481\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04482\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04483\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04484\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04486\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04487\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04488\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Flexible\ Datarate\ Controller\ Area\ Network\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04489\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04490\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04492\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CREL\ register\ \ *******************/}}
\DoxyCodeLine{04493\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04494\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_CREL\_DAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04495\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_DAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04496\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04497\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_CREL\_MON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04498\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_MON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04499\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04500\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_YEAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04501\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_YEAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04502\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{04503\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\_Msk\ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_SUBSTEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04504\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\ \ \ \ \ \ \ \ FDCAN\_CREL\_SUBSTEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04505\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04506\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04507\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_STEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04508\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04509\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_REL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04510\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_REL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04512\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ENDN\ register\ \ *******************/}}
\DoxyCodeLine{04513\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04514\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FDCAN\_ENDN\_ETV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04515\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ENDN\_ETV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04517\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_DBTP\ register\ \ *******************/}}
\DoxyCodeLine{04518\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04519\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_DBTP\_DSJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04520\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DSJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04521\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{04522\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\_Msk\ \ \ \ \ (0xFUL\ <<\ FDCAN\_DBTP\_DTSEG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04523\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DTSEG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04524\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\_Msk\ \ \ \ \ (0x1FUL\ <<\ FDCAN\_DBTP\_DTSEG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04526\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DTSEG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04527\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04528\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_DBTP\_DBRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04529\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DBRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04530\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04531\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_DBTP\_TDC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04532\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_TDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04534\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TEST\ register\ \ *******************/}}
\DoxyCodeLine{04535\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04536\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TEST\_LBCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04537\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_LBCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04538\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04539\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TEST\_TX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04540\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04541\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04542\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TEST\_RX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04543\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04545\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RWD\ register\ \ ********************/}}
\DoxyCodeLine{04546\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04547\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_RWD\_WDC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04548\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_RWD\_WDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04549\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04550\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_RWD\_WDV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04551\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_RWD\_WDV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04553\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CCCR\ register\ \ ********************/}}
\DoxyCodeLine{04554\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04555\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04556\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04557\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04558\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04559\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04560\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04561\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_ASM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04562\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_ASM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04563\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04564\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CSA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04565\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04566\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04567\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04568\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04569\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04570\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_MON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04571\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_MON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04572\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04573\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_DAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04574\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_DAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04575\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04576\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_TEST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04577\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_TEST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04578\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04579\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_FDOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04580\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_FDOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04581\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04582\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_BRSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04583\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_BRSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04584\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04585\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_PXHD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04586\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_PXHD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04587\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04588\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_EFBI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04589\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_EFBI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04590\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04591\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_TXP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04592\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_TXP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04593\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04594\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_NISO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04595\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_NISO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04597\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_NBTP\ register\ \ ********************/}}
\DoxyCodeLine{04598\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04599\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\_Msk\ \ \ \ \ (0x7FUL\ <<\ FDCAN\_NBTP\_NTSEG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04600\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NTSEG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04601\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{04602\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\_Msk\ \ \ \ \ (0xFFUL\ <<\ FDCAN\_NBTP\_NTSEG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04603\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NTSEG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04604\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04605\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\_Msk\ \ \ \ \ \ \ (0x1FFUL\ <<\ FDCAN\_NBTP\_NBRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04606\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NBRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04607\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04608\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_NBTP\_NSJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04609\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\ \ \ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NSJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04611\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TSCC\ register\ \ ********************/}}
\DoxyCodeLine{04612\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04613\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TSCC\_TSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04614\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCC\_TSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04615\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04616\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_TSCC\_TCP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04617\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCC\_TCP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04619\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TSCV\ register\ \ ********************/}}
\DoxyCodeLine{04620\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04621\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TSCV\_TSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04622\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCV\_TSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04624\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TOCC\ register\ \ ********************/}}
\DoxyCodeLine{04625\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04626\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TOCC\_ETOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04627\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_ETOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04628\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04629\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TOCC\_TOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04630\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_TOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04631\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04632\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TOCC\_TOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04633\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_TOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04635\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TOCV\ register\ \ ********************/}}
\DoxyCodeLine{04636\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04637\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TOCV\_TOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04638\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCV\_TOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04640\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ECR\ register\ \ *********************/}}
\DoxyCodeLine{04641\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_ECR\_TEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04643\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_TEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04644\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04645\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_ECR\_REC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04646\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_REC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04647\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04648\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ECR\_RP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04649\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_RP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04650\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04651\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_ECR\_CEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04652\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_CEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04654\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_PSR\ register\ \ *********************/}}
\DoxyCodeLine{04655\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04656\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_PSR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04657\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_LEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04658\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04659\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_PSR\_ACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04660\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_ACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04661\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04662\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_EP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04664\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04665\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_EW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04666\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04668\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_BO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04669\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04670\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04671\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_PSR\_DLEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04672\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_DLEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04673\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04674\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_RESI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04675\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_RESI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04676\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04677\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_RBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04678\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_RBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04679\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04680\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_REDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04681\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_REDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04682\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04683\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_PXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04684\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_PXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04685\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04686\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_PSR\_TDCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04687\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_TDCV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04689\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TDCR\ register\ \ ********************/}}
\DoxyCodeLine{04690\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04691\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_TDCR\_TDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04692\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TDCR\_TDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04693\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04694\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_TDCR\_TDCO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04695\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TDCR\_TDCO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04697\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_IR\ register\ \ **********************/}}
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04700\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04701\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04702\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04703\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04704\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04705\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04706\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04707\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04708\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04709\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04710\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04711\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04712\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04713\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04714\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04715\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04716\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04717\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_HPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04718\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_HPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04719\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04720\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04721\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04722\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04723\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04725\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04727\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04728\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04729\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04730\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04731\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04733\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04735\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04736\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04737\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04738\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TSW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04739\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TSW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04740\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_MRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04742\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_MRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04743\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04744\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TOO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04745\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TOO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04746\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04747\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_ELO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04748\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_ELO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04749\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04750\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_EP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04751\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04752\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04753\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_EW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04754\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04755\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04756\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_BO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04757\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04758\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04759\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_WDI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04760\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_WDI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04762\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_PEA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04763\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_PEA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04764\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04765\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_PED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04766\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_PED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04767\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04768\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_ARA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04769\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_ARA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04771\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_IE\ register\ \ **********************/}}
\DoxyCodeLine{04772\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04773\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04774\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04775\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04776\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04777\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04778\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0LE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04780\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0LE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04782\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04783\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04784\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04785\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04786\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04787\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04788\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1LE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04789\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1LE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04790\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04791\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_HPME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04792\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_HPME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04793\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04794\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04795\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04796\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04797\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TCFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04798\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TCFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04799\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04800\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TFEE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04801\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TFEE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04802\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04803\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04804\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04805\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04806\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04807\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04808\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04809\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04810\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04811\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04812\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TSWE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TSWE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04814\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04815\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_MRAFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04816\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_MRAFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04817\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04818\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TOOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04819\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TOOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04820\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04821\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_ELOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04822\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_ELOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04823\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04824\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_EPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04825\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_EPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04826\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04827\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_EWE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04828\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_EWE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04829\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04830\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_BOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_BOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04832\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04833\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_WDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04834\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_WDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04836\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_PEAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04837\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_PEAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04838\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04839\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_PEDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04840\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_PEDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04841\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04842\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_ARAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04843\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_ARAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04845\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ILS\ register\ \ **********************/}}
\DoxyCodeLine{04846\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04847\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\_Msk\ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_RXFIFO0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04848\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\ \ \ \ \ \ \ \ \ FDCAN\_ILS\_RXFIFO0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04851\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{04852\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\_Msk\ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_RXFIFO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04853\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\ \ \ \ \ \ \ \ \ FDCAN\_ILS\_RXFIFO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04856\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04857\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_SMSG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04858\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_SMSG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04861\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04862\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_TFERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04863\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_TFERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04867\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04868\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_MISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04869\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_MISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04872\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04873\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04874\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04876\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04877\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_PERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04878\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_PERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04885\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ILE\ register\ \ **********************/}}
\DoxyCodeLine{04886\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04887\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILE\_EINT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04888\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILE\_EINT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04889\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04890\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILE\_EINT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04891\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILE\_EINT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04893\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXGFC\ register\ \ ********************/}}
\DoxyCodeLine{04894\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04895\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_RRFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04896\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_RRFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04897\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04898\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_RRFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04899\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_RRFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04900\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04901\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXGFC\_ANFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04902\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_ANFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04903\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04904\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXGFC\_ANFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04905\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_ANFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04906\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04907\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_F1OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04908\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_F1OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04909\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04910\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_F0OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04911\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_F0OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04912\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04913\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_RXGFC\_LSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04914\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_LSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04915\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04916\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXGFC\_LSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04917\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_LSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04919\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_XIDAM\ register\ \ ********************/}}
\DoxyCodeLine{04920\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04921\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\_Msk\ \ \ \ \ \ (0x1FFFFFFFUL\ <<\ FDCAN\_XIDAM\_EIDM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04922\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\ \ \ \ \ \ \ \ \ \ FDCAN\_XIDAM\_EIDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04924\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_HPMS\ register\ \ *********************/}}
\DoxyCodeLine{04925\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04926\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_HPMS\_BIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04927\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_BIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04928\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04929\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_HPMS\_MSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04930\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_MSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04932\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_HPMS\_FIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04933\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_FIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04934\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04935\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_HPMS\_FLST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04936\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_FLST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04938\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF0S\ register\ \ ********************/}}
\DoxyCodeLine{04939\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04940\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXF0S\_F0FL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04941\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0FL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04942\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04943\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF0S\_F0GI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04944\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0GI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04945\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04946\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF0S\_F0PI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04947\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0PI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04948\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04949\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF0S\_F0F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04950\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04951\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04952\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF0S\_RF0L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04953\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_RF0L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04955\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF0A\ register\ \ ********************/}}
\DoxyCodeLine{04956\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04957\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_RXF0A\_F0AI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04958\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0A\_F0AI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04960\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF1S\ register\ \ ********************/}}
\DoxyCodeLine{04961\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04962\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXF1S\_F1FL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04963\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1FL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04964\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04965\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF1S\_F1GI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04966\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1GI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04967\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04968\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF1S\_F1PI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04969\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1PI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04970\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04971\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF1S\_F1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04972\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04973\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04974\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF1S\_RF1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04975\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_RF1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04977\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF1A\ register\ \ ********************/}}
\DoxyCodeLine{04978\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04979\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_RXF1A\_F1AI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04980\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1A\_F1AI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04982\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBC\ register\ \ *********************/}}
\DoxyCodeLine{04983\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04984\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXBC\_TFQM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04985\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBC\_TFQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04987\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXFQS\ register\ \ *********************/}}
\DoxyCodeLine{04988\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04989\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXFQS\_TFFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04990\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04991\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04992\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXFQS\_TFGI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04993\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFGI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04994\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{04995\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\_Msk\ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXFQS\_TFQPI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04996\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFQPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04997\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04998\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXFQS\_TFQF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04999\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFQF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05001\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBRP\ register\ \ *********************/}}
\DoxyCodeLine{05002\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05003\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBRP\_TRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05004\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBRP\_TRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05006\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBAR\ register\ \ *********************/}}
\DoxyCodeLine{05007\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05008\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBAR\_AR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05009\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBAR\_AR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05011\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBCR\ register\ \ *********************/}}
\DoxyCodeLine{05012\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05013\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCR\_CR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05014\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBCR\_CR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05016\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBTO\ register\ \ *********************/}}
\DoxyCodeLine{05017\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05018\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBTO\_TO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05019\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBTO\_TO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05021\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBCF\ register\ \ *********************/}}
\DoxyCodeLine{05022\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05023\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCF\_CF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05024\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBCF\_CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05026\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBTIE\ register\ \ ********************/}}
\DoxyCodeLine{05027\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05028\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBTIE\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05029\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\ \ \ \ \ \ \ \ \ \ FDCAN\_TXBTIE\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05031\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_\ TXBCIE\ register\ \ *******************/}}
\DoxyCodeLine{05032\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05033\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\_Msk\ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCIE\_CFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05034\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\ \ \ \ \ \ \ \ \ FDCAN\_TXBCIE\_CFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05036\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXEFS\ register\ \ *********************/}}
\DoxyCodeLine{05037\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05038\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXEFS\_EFFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05039\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05040\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05041\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFS\_EFGI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05042\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFGI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05043\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05044\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFS\_EFPI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05045\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05046\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05047\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXEFS\_EFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05048\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05049\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{05050\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXEFS\_TEFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05051\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_TEFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05053\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXEFA\ register\ \ *********************/}}
\DoxyCodeLine{05054\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05055\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFA\_EFAI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05056\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFA\_EFAI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05060\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CKDIV\ register\ \ *********************/}}
\DoxyCodeLine{05061\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05062\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CKDIV\_PDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05063\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\ \ \ \ \ \ \ \ \ \ FDCAN\_CKDIV\_PDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05065\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05066\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05067\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05068\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05069\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05070\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{05071\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05072\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05073\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{05074\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{05075\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{05076\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_2WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{05077\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_3WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{05078\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_4WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{05079\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_5WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)}}
\DoxyCodeLine{05080\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_6WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}}
\DoxyCodeLine{05081\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_7WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000007U)}}
\DoxyCodeLine{05082\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_8WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{05083\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_9WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000009U)}}
\DoxyCodeLine{05084\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_10WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000AU)}}
\DoxyCodeLine{05085\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_11WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000BU)}}
\DoxyCodeLine{05086\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_12WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)}}
\DoxyCodeLine{05087\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_13WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000DU)}}
\DoxyCodeLine{05088\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_14WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000EU)}}
\DoxyCodeLine{05089\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_15WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000FU)}}
\DoxyCodeLine{05090\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05091\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05092\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{05093\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05094\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05095\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{05096\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05097\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05098\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{05099\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05100\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05101\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{05102\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05103\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCRST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05104\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{05105\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05106\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_RUN\_PD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05107\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_RUN\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05108\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05109\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_SLEEP\_PD\_Pos)\ \ \ \ }}
\DoxyCodeLine{05110\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_SLEEP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05111\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05112\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DBG\_SWEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{05113\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DBG\_SWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05115\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{05116\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05117\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05118\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{05119\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05120\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPERR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05121\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{05122\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05123\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PROGERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05124\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PROGERR\_Msk}}
\DoxyCodeLine{05125\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05126\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05127\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{05128\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05129\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05130\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{05131\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05132\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_SIZERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05133\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_SIZERR\_Msk}}
\DoxyCodeLine{05134\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05135\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05136\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{05137\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05138\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_MISERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05139\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_MISERR\_Msk}}
\DoxyCodeLine{05140\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05141\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_FASTERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05142\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_FASTERR\_Msk}}
\DoxyCodeLine{05143\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05144\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_RDERR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05145\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{05146\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05147\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPTVERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05148\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPTVERR\_Msk}}
\DoxyCodeLine{05149\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05150\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05151\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{05152\ }
\DoxyCodeLine{05153\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{05154\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05155\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05156\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{05157\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05158\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05159\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PER\_Msk}}
\DoxyCodeLine{05160\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05161\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05162\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER1\_Msk}}
\DoxyCodeLine{05163\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05164\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_CR\_PNB\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05165\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PNB\_Msk}}
\DoxyCodeLine{05166\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_BKER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05167\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_BKER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_BKER\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05168\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_BKER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_BKER\_Msk}}
\DoxyCodeLine{05169\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05170\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05171\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER2\_Msk}}
\DoxyCodeLine{05172\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05173\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05174\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{05175\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05176\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTSTRT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05177\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTSTRT\_Msk}}
\DoxyCodeLine{05178\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05179\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_FSTPG\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05180\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_FSTPG\_Msk}}
\DoxyCodeLine{05181\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05182\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05183\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{05184\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{05185\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05186\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{05187\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05188\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_RDERRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05189\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_RDERRIE\_Msk}}
\DoxyCodeLine{05190\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{05191\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OBL\_LAUNCH\_Pos)\ \ \ }}
\DoxyCodeLine{05192\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OBL\_LAUNCH\_Msk}}
\DoxyCodeLine{05193\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05194\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_SEC\_PROT1\_Pos)\ \ \ \ }}
\DoxyCodeLine{05195\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SEC\_PROT1\_Msk}}
\DoxyCodeLine{05196\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{05197\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_SEC\_PROT2\_Pos)\ \ \ \ }}
\DoxyCodeLine{05198\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SEC\_PROT2\_Msk}}
\DoxyCodeLine{05199\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05200\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTLOCK\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05201\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTLOCK\_Msk}}
\DoxyCodeLine{05202\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{05203\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05204\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{05205\ }
\DoxyCodeLine{05206\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ECCR\ register\ \ ***************/}}
\DoxyCodeLine{05207\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05208\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ FLASH\_ECCR\_ADDR\_ECC\_Pos)}}
\DoxyCodeLine{05209\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ADDR\_ECC\_Msk}}
\DoxyCodeLine{05210\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_BK\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05211\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_BK\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_BK\_ECC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05212\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_BK\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_BK\_ECC\_Msk}}
\DoxyCodeLine{05213\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05214\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_SYSF\_ECC\_Pos)\ \ \ }}
\DoxyCodeLine{05215\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_SYSF\_ECC\_Msk}}
\DoxyCodeLine{05216\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05217\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05218\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCIE\_Msk}}
\DoxyCodeLine{05219\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05220\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCC2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05221\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCC2\_Msk}}
\DoxyCodeLine{05222\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{05223\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCD2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05224\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCD2\_Msk}}
\DoxyCodeLine{05225\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05226\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05227\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCC\_Msk}}
\DoxyCodeLine{05228\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{05229\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05230\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCD\_Msk}}
\DoxyCodeLine{05231\ }
\DoxyCodeLine{05232\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTR\ register\ \ ***************/}}
\DoxyCodeLine{05233\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05234\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTR\_RDP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05235\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_RDP\_Msk}}
\DoxyCodeLine{05236\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05237\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05238\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{05239\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05240\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05241\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05242\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05243\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }}
\DoxyCodeLine{05244\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05245\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STOP\_Pos)\ \ }}
\DoxyCodeLine{05246\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{05247\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05248\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STDBY\_Pos)\ }}
\DoxyCodeLine{05249\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{05250\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05251\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_SHDW\_Pos)\ \ }}
\DoxyCodeLine{05252\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_SHDW\_Msk}}
\DoxyCodeLine{05253\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05254\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_SW\_Pos)\ \ \ \ }}
\DoxyCodeLine{05255\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{05256\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05257\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STOP\_Pos)\ \ }}
\DoxyCodeLine{05258\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{05259\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05260\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STDBY\_Pos)\ }}
\DoxyCodeLine{05261\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{05262\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05263\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_WWDG\_SW\_Pos)\ \ \ \ }}
\DoxyCodeLine{05264\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{05265\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BFB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05266\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BFB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_BFB2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05267\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BFB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_BFB2\_Msk}}
\DoxyCodeLine{05268\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_DBANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05269\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_DBANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_DBANK\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05270\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_DBANK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_DBANK\_Msk}}
\DoxyCodeLine{05271\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{05272\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05273\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT1\_Msk}}
\DoxyCodeLine{05274\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05275\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_SRAM\_PE\_Pos)\ \ \ \ }}
\DoxyCodeLine{05276\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_SRAM\_PE\_Msk}}
\DoxyCodeLine{05277\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{05278\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_CCMSRAM\_RST\_Pos)}}
\DoxyCodeLine{05279\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_CCMSRAM\_RST\_Msk}}
\DoxyCodeLine{05280\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05281\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nSWBOOT0\_Pos)\ \ \ }}
\DoxyCodeLine{05282\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nSWBOOT0\_Msk}}
\DoxyCodeLine{05283\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{05284\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05285\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT0\_Msk}}
\DoxyCodeLine{05286\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05287\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }}
\DoxyCodeLine{05288\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_NRST\_MODE\_Msk}}
\DoxyCodeLine{05289\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }}
\DoxyCodeLine{05290\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }}
\DoxyCodeLine{05291\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05292\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IRHEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05293\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IRHEN\_Msk}}
\DoxyCodeLine{05294\ }
\DoxyCodeLine{05295\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1SR\ register\ \ **********/}}
\DoxyCodeLine{05296\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{05297\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk\ \ \ \ (0x7FFFUL\ <<\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos)}}
\DoxyCodeLine{05298\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\ \ \ \ \ \ \ \ FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk}}
\DoxyCodeLine{05299\ }
\DoxyCodeLine{05300\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1ER\ register\ \ ***********/}}
\DoxyCodeLine{05301\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05302\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\_Msk\ \ \ \ \ (0x7FFFUL\ <<\ FLASH\_PCROP1ER\_PCROP1\_END\_Pos)}}
\DoxyCodeLine{05303\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\ \ \ \ \ \ \ \ \ FLASH\_PCROP1ER\_PCROP1\_END\_Msk}}
\DoxyCodeLine{05304\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{05305\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FLASH\_PCROP1ER\_PCROP\_RDP\_Pos)}}
\DoxyCodeLine{05306\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\ \ \ \ \ \ \ \ \ \ FLASH\_PCROP1ER\_PCROP\_RDP\_Msk}}
\DoxyCodeLine{05307\ }
\DoxyCodeLine{05308\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1AR\ register\ \ ***************/}}
\DoxyCodeLine{05309\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05310\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)}}
\DoxyCodeLine{05311\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk}}
\DoxyCodeLine{05312\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05313\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_END\_Pos)}}
\DoxyCodeLine{05314\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_END\_Msk}}
\DoxyCodeLine{05315\ }
\DoxyCodeLine{05316\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRPB1R\ register\ \ ***************/}}
\DoxyCodeLine{05317\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05318\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)}}
\DoxyCodeLine{05319\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk}}
\DoxyCodeLine{05320\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05321\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_END\_Pos)}}
\DoxyCodeLine{05322\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_END\_Msk}}
\DoxyCodeLine{05323\ }
\DoxyCodeLine{05324\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP2SR\ register\ \ **********/}}
\DoxyCodeLine{05325\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2SR\_PCROP2\_STRT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{05326\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2SR\_PCROP2\_STRT\_Msk\ \ \ \ (0x07FFFUL\ <<\ FLASH\_PCROP2SR\_PCROP2\_STRT\_Pos)}}
\DoxyCodeLine{05327\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2SR\_PCROP2\_STRT\ \ \ \ \ \ \ \ FLASH\_PCROP2SR\_PCROP2\_STRT\_Msk}}
\DoxyCodeLine{05328\ }
\DoxyCodeLine{05329\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP2ER\ register\ \ ***********/}}
\DoxyCodeLine{05330\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2ER\_PCROP2\_END\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05331\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2ER\_PCROP2\_END\_Msk\ \ \ \ \ (0x07FFFUL\ <<\ FLASH\_PCROP2ER\_PCROP2\_END\_Pos)}}
\DoxyCodeLine{05332\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP2ER\_PCROP2\_END\ \ \ \ \ \ \ \ \ FLASH\_PCROP2ER\_PCROP2\_END\_Msk}}
\DoxyCodeLine{05333\ }
\DoxyCodeLine{05334\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP2AR\ register\ \ ***************/}}
\DoxyCodeLine{05335\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05336\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_STRT\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP2AR\_WRP2A\_STRT\_Pos)}}
\DoxyCodeLine{05337\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP2AR\_WRP2A\_STRT\_Msk}}
\DoxyCodeLine{05338\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05339\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_END\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP2AR\_WRP2A\_END\_Pos)}}
\DoxyCodeLine{05340\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2AR\_WRP2A\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP2AR\_WRP2A\_END\_Msk}}
\DoxyCodeLine{05341\ }
\DoxyCodeLine{05342\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP2BR\ register\ \ ***************/}}
\DoxyCodeLine{05343\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05344\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_STRT\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP2BR\_WRP2B\_STRT\_Pos)}}
\DoxyCodeLine{05345\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP2BR\_WRP2B\_STRT\_Msk}}
\DoxyCodeLine{05346\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05347\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_END\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP2BR\_WRP2B\_END\_Pos)}}
\DoxyCodeLine{05348\ \textcolor{preprocessor}{\#define\ FLASH\_WRP2BR\_WRP2B\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP2BR\_WRP2B\_END\_Msk}}
\DoxyCodeLine{05349\ }
\DoxyCodeLine{05350\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_SEC1R\ register\ \ **************/}}
\DoxyCodeLine{05351\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05352\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_SEC1R\_SEC\_SIZE1\_Pos)}}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SEC1R\_SEC\_SIZE1\_Msk}}
\DoxyCodeLine{05354\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05355\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SEC1R\_BOOT\_LOCK\_Pos)}}
\DoxyCodeLine{05356\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SEC1R\_BOOT\_LOCK\_Msk}}
\DoxyCodeLine{05357\ }
\DoxyCodeLine{05358\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_SEC2R\ register\ \ **************/}}
\DoxyCodeLine{05359\ \textcolor{preprocessor}{\#define\ FLASH\_SEC2R\_SEC\_SIZE2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05360\ \textcolor{preprocessor}{\#define\ FLASH\_SEC2R\_SEC\_SIZE2\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_SEC2R\_SEC\_SIZE2\_Pos)}}
\DoxyCodeLine{05361\ \textcolor{preprocessor}{\#define\ FLASH\_SEC2R\_SEC\_SIZE2\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SEC2R\_SEC\_SIZE2\_Msk}}
\DoxyCodeLine{05362\ }
\DoxyCodeLine{05363\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05364\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05365\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Filter\ Mathematical\ ACcelerator\ unit\ (FMAC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05366\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05367\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05368\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_X1BUFCFG\ register\ \ ****************/}}
\DoxyCodeLine{05369\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05370\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\_Msk\ \ \ \ \ (0xFFUL\ <<\ FMAC\_X1BUFCFG\_X1\_BASE\_Pos)\ \ \ \ }}
\DoxyCodeLine{05371\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\ \ \ \ \ \ \ \ \ FMAC\_X1BUFCFG\_X1\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05372\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos\ (8U)}}
\DoxyCodeLine{05373\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk\ (0xFFUL\ <<\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{05374\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\ \ \ \ \ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05375\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{05376\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\_Msk\ \ \ \ \ (0x3UL\ \ <<\ FMAC\_X1BUFCFG\_FULL\_WM\_Pos)\ \ \ \ }}
\DoxyCodeLine{05377\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\ \ \ \ \ \ \ \ \ FMAC\_X1BUFCFG\_FULL\_WM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05378\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_X2BUFCFG\ register\ \ ****************/}}
\DoxyCodeLine{05379\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05380\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\_Msk\ \ \ \ \ (0xFFUL\ <<\ FMAC\_X2BUFCFG\_X2\_BASE\_Pos)\ \ \ \ }}
\DoxyCodeLine{05381\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\ \ \ \ \ \ \ \ \ FMAC\_X2BUFCFG\_X2\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05382\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos\ (8U)}}
\DoxyCodeLine{05383\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk\ (0xFFUL\ <<\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{05384\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\ \ \ \ \ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05385\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_YBUFCFG\ register\ \ *****************/}}
\DoxyCodeLine{05386\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05387\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_YBUFCFG\_Y\_BASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{05388\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\ \ \ \ \ \ \ \ \ \ \ FMAC\_YBUFCFG\_Y\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05389\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos\ \ \ (8U)}}
\DoxyCodeLine{05390\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk\ \ \ (0xFFUL\ <<\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos)\ \ }}
\DoxyCodeLine{05391\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\ \ \ \ \ \ \ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05392\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{05393\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\_Msk\ \ \ \ \ (0x3UL\ \ <<\ FMAC\_YBUFCFG\_EMPTY\_WM\_Pos)\ \ \ \ }}
\DoxyCodeLine{05394\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\ \ \ \ \ \ \ \ \ FMAC\_YBUFCFG\_EMPTY\_WM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05395\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMAC\_PARAM\ register\ \ ******************/}}
\DoxyCodeLine{05396\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05397\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05398\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05399\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05400\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_Q\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05401\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05402\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05403\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05404\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05405\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05406\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05407\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05408\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05409\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05410\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05411\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05412\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05413\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05414\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05415\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{05416\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_PARAM\_START\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05417\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05418\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ FMAC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{05419\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05420\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_RIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05421\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_RIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05422\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05423\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_WIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05424\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_WIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05425\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05426\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_OVFLIEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05427\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_OVFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05428\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05429\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_UNFLIEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05430\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_UNFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05431\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05432\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_SATIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05433\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_SATIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05434\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05435\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_DMAREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05436\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05437\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05438\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_DMAWEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05439\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05440\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05441\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_CLIPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05442\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_CLIPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05443\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05444\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05445\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05446\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FMAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{05447\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05448\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_YEMPTY\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05449\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_YEMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05450\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05451\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_X1FULL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05452\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_X1FULL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05453\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05454\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_OVFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05455\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_OVFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05456\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05457\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_UNFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05458\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_UNFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05459\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05460\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_SAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05461\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_SAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05462\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMAC\_WDATA\ register\ \ ******************/}}
\DoxyCodeLine{05463\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05464\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FMAC\_WDATA\_WDATA\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_WDATA\_WDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05466\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMACX\_RDATA\ register\ \ *****************/}}
\DoxyCodeLine{05467\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FMAC\_RDATA\_RDATA\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05469\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_RDATA\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05471\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05472\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05473\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Flexible\ Memory\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05474\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05475\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05476\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_BCR1\ register\ \ *******************/}}
\DoxyCodeLine{05477\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_CCLKEN\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05478\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_CCLKEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCR1\_CCLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05479\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_CCLKEN\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CCLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05480\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_WFDIS\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05481\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_WFDIS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCR1\_WFDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05482\ \textcolor{preprocessor}{\#define\ FMC\_BCR1\_WFDIS\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_WFDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05484\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_BCRx\ registers\ (x=1..4)\ \ *********/}}
\DoxyCodeLine{05485\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MBKEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05486\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_MBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05487\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05488\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MUXEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05489\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_MUXEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05490\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MUXEN\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05492\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MTYP\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05493\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BCRx\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05494\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05495\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05496\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BCRx\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05498\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MWID\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05499\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BCRx\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05500\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05501\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MWID\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05502\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_MWID\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BCRx\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05504\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_FACCEN\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05505\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_FACCEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_FACCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05506\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_FACCEN\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05507\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_BURSTEN\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05508\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_BURSTEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_BURSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05509\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_BURSTEN\ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_BURSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05510\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITPOL\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05511\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_WAITPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05512\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITPOL\ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_WAITPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05513\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITCFG\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05514\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITCFG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_WAITCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05515\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITCFG\ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_WAITCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05516\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WREN\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05517\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_WREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05518\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05519\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITEN\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05520\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_WAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05521\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_WAITEN\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05522\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_EXTMOD\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05523\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_EXTMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_EXTMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05524\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_EXTMOD\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05525\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_ASYNCWAIT\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{05526\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_ASYNCWAIT\_Msk\ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_ASYNCWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05527\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_ASYNCWAIT\ \ \ \ \ \ \ \ \ FMC\_BCRx\_ASYNCWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05529\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05530\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FMC\_BCRx\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05531\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05532\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05533\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BCRx\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05534\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CPSIZE\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BCRx\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05536\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CBURSTRW\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05537\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CBURSTRW\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_CBURSTRW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05538\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_CBURSTRW\ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_CBURSTRW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05540\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_NBLSET\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05541\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_NBLSET\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BCRx\_NBLSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05542\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_NBLSET\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCRx\_NBLSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05543\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_NBLSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BCRx\_NBLSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05544\ \textcolor{preprocessor}{\#define\ FMC\_BCRx\_NBLSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BCRx\_NBLSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05546\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_BTRx\ registers\ (x=1..4)\ \ *********/}}
\DoxyCodeLine{05547\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05548\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05549\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05550\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05551\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05552\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05553\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05555\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05556\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05557\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05558\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05559\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05560\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05561\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05563\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05564\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05565\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05566\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05567\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05568\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05569\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05570\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05571\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05572\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05573\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAST\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_BTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05575\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05576\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05577\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05578\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05579\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05580\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05581\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_BUSTURN\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05583\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05584\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BTRx\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05585\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05586\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05587\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05588\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BTRx\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05589\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BTRx\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05591\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05592\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BTRx\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05593\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05594\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05595\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05596\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BTRx\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05597\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATLAT\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BTRx\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05599\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ACCMOD\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05600\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ACCMOD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05601\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05602\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05603\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05605\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAHLD\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05606\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAHLD\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05607\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAHLD\ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_DATAHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05608\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAHLD\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05609\ \textcolor{preprocessor}{\#define\ FMC\_BTRx\_DATAHLD\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05611\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_BWTRx\ registers\ (x=1..4)\ \ *********/}}
\DoxyCodeLine{05612\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05613\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BWTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05614\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05615\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BWTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05616\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BWTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05617\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BWTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05618\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDSET\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BWTRx\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05620\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05621\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_BWTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05622\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05623\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BWTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05624\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BWTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05625\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BWTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05626\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ADDHLD\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BWTRx\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05628\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05629\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05630\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05631\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05632\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05633\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05634\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05635\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05636\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05637\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05638\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAST\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_BWTRx\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05640\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05641\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FMC\_BWTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05642\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05643\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BWTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05644\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BWTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05645\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_BWTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05646\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_BUSTURN\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_BWTRx\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05648\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ACCMOD\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05649\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ACCMOD\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_BWTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05650\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05651\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ACCMOD\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BWTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05652\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_ACCMOD\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BWTRx\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05654\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAHLD\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05655\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAHLD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FMC\_BWTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05656\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAHLD\ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_DATAHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05657\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAHLD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_BWTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05658\ \textcolor{preprocessor}{\#define\ FMC\_BWTRx\_DATAHLD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_BWTRx\_DATAHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05660\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_PCSCNTR\ register\ ******************/}}
\DoxyCodeLine{05661\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CSCOUNT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{05662\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CSCOUNT\_Msk\ \ \ \ (0xFFFFUL\ <<\ FMC\_PCSCNTR\_CSCOUNT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05663\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CSCOUNT\ \ \ \ \ \ \ \ FMC\_PCSCNTR\_CSCOUNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05665\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB1EN\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{05666\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB1EN\_Msk\ \ \ \ (0x1UL\ <<\ FMC\_PCSCNTR\_CNTB1EN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05667\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB1EN\ \ \ \ \ \ \ \ FMC\_PCSCNTR\_CNTB1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05669\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB2EN\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{05670\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB2EN\_Msk\ \ \ \ (0x1UL\ <<\ FMC\_PCSCNTR\_CNTB2EN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05671\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB2EN\ \ \ \ \ \ \ \ FMC\_PCSCNTR\_CNTB2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05673\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB3EN\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{05674\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB3EN\_Msk\ \ \ \ (0x1UL\ <<\ FMC\_PCSCNTR\_CNTB3EN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05675\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB3EN\ \ \ \ \ \ \ \ FMC\_PCSCNTR\_CNTB3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05677\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB4EN\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{05678\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB4EN\_Msk\ \ \ \ (0x1UL\ <<\ FMC\_PCSCNTR\_CNTB4EN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05679\ \textcolor{preprocessor}{\#define\ FMC\_PCSCNTR\_CNTB4EN\ \ \ \ \ \ \ \ FMC\_PCSCNTR\_CNTB4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05681\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_PCR\ register\ \ ********************/}}
\DoxyCodeLine{05682\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWAITEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05683\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWAITEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_PWAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05684\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWAITEN\ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PWAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05685\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05686\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_PBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05687\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05688\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05689\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_PTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05690\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05692\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05693\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FMC\_PCR\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05694\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05695\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05696\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_PWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_PCR\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05698\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05699\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_ECCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05700\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05702\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05703\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_PCR\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05704\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05705\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05706\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_PCR\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05707\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_PCR\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05708\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TCLR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_PCR\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05710\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05711\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FMC\_PCR\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05712\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05713\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05714\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_PCR\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05715\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_PCR\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05716\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_TAR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FMC\_PCR\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05718\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05719\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FMC\_PCR\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05720\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05721\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_PCR\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05722\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FMC\_PCR\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05723\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_ECCPS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FMC\_PCR\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05725\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FMC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{05726\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05727\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_IRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05728\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05729\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05730\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_ILS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05731\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05732\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05733\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_IFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05734\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05735\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05736\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05737\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05738\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05739\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_ILEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05740\ \textcolor{preprocessor}{\#define\ FMC\_SR\_ILEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05741\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05742\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_IFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05743\ \textcolor{preprocessor}{\#define\ FMC\_SR\_IFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05744\ \textcolor{preprocessor}{\#define\ FMC\_SR\_FEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05745\ \textcolor{preprocessor}{\#define\ FMC\_SR\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMC\_SR\_FEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05746\ \textcolor{preprocessor}{\#define\ FMC\_SR\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SR\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05748\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_PMEM\ register\ \ ******************/}}
\DoxyCodeLine{05749\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05750\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05751\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05752\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05753\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05754\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05755\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05756\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05757\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05758\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05759\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMSET\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PMEM\_MEMSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05761\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05762\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05763\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05764\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05765\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05766\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05767\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05768\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05769\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05770\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05771\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMWAIT\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PMEM\_MEMWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05773\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05774\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05775\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMHOLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05776\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05777\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05778\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05779\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05780\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05781\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05782\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05783\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHOLD\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PMEM\_MEMHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05785\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05786\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05787\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMHIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05788\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05789\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05790\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05791\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05792\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05793\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05794\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05795\ \textcolor{preprocessor}{\#define\ FMC\_PMEM\_MEMHIZ\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PMEM\_MEMHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05797\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_PATT\ register\ \ *******************/}}
\DoxyCodeLine{05798\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05799\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05800\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05801\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05802\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05803\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05804\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05805\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05806\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05807\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05808\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTSET\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PATT\_ATTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05810\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05811\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05812\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05813\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05814\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05815\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05816\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05817\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05818\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05819\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05820\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTWAIT\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PATT\_ATTWAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05822\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05823\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05824\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTHOLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05825\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05826\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05827\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05828\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05829\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05830\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05831\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05832\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHOLD\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PATT\_ATTHOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05834\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05835\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05836\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTHIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05837\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05838\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05839\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05840\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05841\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05842\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05843\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05844\ \textcolor{preprocessor}{\#define\ FMC\_PATT\_ATTHIZ\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FMC\_PATT\_ATTHIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05846\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMC\_ECCR\ register\ \ *******************/}}
\DoxyCodeLine{05847\ \textcolor{preprocessor}{\#define\ FMC\_ECCR\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05848\ \textcolor{preprocessor}{\#define\ FMC\_ECCR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FMC\_ECCR\_ECC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05849\ \textcolor{preprocessor}{\#define\ FMC\_ECCR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_ECCR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05851\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05852\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05853\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ IOs\ (GPIO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05854\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05855\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05856\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{05857\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05858\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05859\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{05860\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05861\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05862\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05863\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05864\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{05865\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05866\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05867\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05868\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05869\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{05870\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05871\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05872\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05873\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05874\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{05875\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05876\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05877\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05878\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05879\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{05880\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05881\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05882\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05883\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05884\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{05885\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05886\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05887\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05888\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05889\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{05890\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05891\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05892\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05893\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05894\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{05895\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05896\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05897\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05898\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05899\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{05900\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05901\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05902\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05903\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05904\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{05905\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05906\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05907\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05908\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05909\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{05910\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05911\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05912\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05913\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05914\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{05915\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05916\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05917\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05918\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05919\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{05920\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05921\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05922\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05923\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05924\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{05925\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05926\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05927\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05928\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05929\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{05930\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05931\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05932\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05933\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05934\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{05935\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05936\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05938\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05939\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0}}
\DoxyCodeLine{05940\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_0}}
\DoxyCodeLine{05941\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_1}}
\DoxyCodeLine{05942\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1}}
\DoxyCodeLine{05943\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_0}}
\DoxyCodeLine{05944\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_1}}
\DoxyCodeLine{05945\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2}}
\DoxyCodeLine{05946\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_0}}
\DoxyCodeLine{05947\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_1}}
\DoxyCodeLine{05948\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3}}
\DoxyCodeLine{05949\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_0}}
\DoxyCodeLine{05950\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_1}}
\DoxyCodeLine{05951\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4}}
\DoxyCodeLine{05952\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_0}}
\DoxyCodeLine{05953\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_1}}
\DoxyCodeLine{05954\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5}}
\DoxyCodeLine{05955\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_0}}
\DoxyCodeLine{05956\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_1}}
\DoxyCodeLine{05957\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6}}
\DoxyCodeLine{05958\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_0}}
\DoxyCodeLine{05959\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_1}}
\DoxyCodeLine{05960\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7}}
\DoxyCodeLine{05961\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_0}}
\DoxyCodeLine{05962\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_1}}
\DoxyCodeLine{05963\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8}}
\DoxyCodeLine{05964\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_0}}
\DoxyCodeLine{05965\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_1}}
\DoxyCodeLine{05966\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9}}
\DoxyCodeLine{05967\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_0}}
\DoxyCodeLine{05968\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_1}}
\DoxyCodeLine{05969\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10}}
\DoxyCodeLine{05970\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_0}}
\DoxyCodeLine{05971\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_1}}
\DoxyCodeLine{05972\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11}}
\DoxyCodeLine{05973\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_0}}
\DoxyCodeLine{05974\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_1}}
\DoxyCodeLine{05975\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12}}
\DoxyCodeLine{05976\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_0}}
\DoxyCodeLine{05977\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_1}}
\DoxyCodeLine{05978\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13}}
\DoxyCodeLine{05979\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_0}}
\DoxyCodeLine{05980\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_1}}
\DoxyCodeLine{05981\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14}}
\DoxyCodeLine{05982\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_0}}
\DoxyCodeLine{05983\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_1}}
\DoxyCodeLine{05984\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15}}
\DoxyCodeLine{05985\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_0}}
\DoxyCodeLine{05986\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_1}}
\DoxyCodeLine{05987\ }
\DoxyCodeLine{05988\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{05989\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05990\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05991\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{05992\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05993\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05994\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{05995\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05996\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05997\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{05998\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05999\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06000\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{06001\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06002\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06003\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{06004\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06005\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06006\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{06007\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06008\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06009\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{06010\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06011\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06012\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{06013\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06014\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06015\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{06016\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06017\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06018\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{06019\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06020\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06021\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{06022\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06023\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06024\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{06025\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06026\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06027\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{06028\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06029\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06030\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{06031\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06032\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06033\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{06034\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06035\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06036\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{06037\ }
\DoxyCodeLine{06038\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06039\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{06040\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{06041\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{06042\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{06043\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{06044\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{06045\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{06046\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{06047\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{06048\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{06049\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{06050\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{06051\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{06052\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{06053\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{06054\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{06055\ }
\DoxyCodeLine{06056\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{06057\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06058\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06059\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{06060\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06061\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06062\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06063\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06064\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{06065\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06066\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06067\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06068\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06069\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{06070\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06071\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06072\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06073\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06074\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{06075\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06076\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06077\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06078\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06079\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{06080\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06081\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06082\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06083\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06084\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{06085\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06086\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06087\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06088\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06089\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{06090\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06091\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06092\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06093\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06094\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{06095\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06096\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06097\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06098\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06099\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{06100\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06101\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06102\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06103\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06104\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{06105\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06106\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{06107\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06108\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{06109\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{06110\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{06111\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{06112\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06113\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{06114\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{06115\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{06116\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{06117\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06118\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{06119\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{06120\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{06121\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{06122\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06123\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{06124\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{06125\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{06126\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{06127\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06128\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{06129\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{06130\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{06131\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{06132\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06133\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{06134\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{06135\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{06136\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{06138\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06139\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{06140\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{06141\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{06142\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{06143\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{06144\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{06145\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{06146\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{06147\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{06148\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{06149\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{06150\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{06151\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{06152\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{06153\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{06154\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{06155\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{06156\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{06157\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{06158\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{06159\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{06160\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{06161\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{06162\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{06163\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{06164\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{06165\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{06166\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{06167\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{06168\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{06169\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{06170\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{06171\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{06172\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{06173\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{06174\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{06175\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{06176\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{06177\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{06178\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{06179\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{06180\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{06181\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{06182\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{06183\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{06184\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{06185\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{06186\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{06187\ }
\DoxyCodeLine{06188\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{06189\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06190\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06191\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{06192\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06193\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06194\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06195\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06196\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{06197\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06198\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06199\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06200\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06201\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{06202\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06203\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06204\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06205\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06206\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{06207\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06208\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06209\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06210\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06211\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{06212\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06213\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06214\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06215\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06216\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{06217\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06218\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06219\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06220\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06221\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{06222\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06223\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06224\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06225\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06226\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{06227\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06228\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06229\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06230\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06231\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{06232\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06233\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06234\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06235\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06236\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{06237\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06238\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06239\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06240\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06241\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{06242\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06243\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06244\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06245\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06246\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{06247\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06248\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06249\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06250\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06251\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{06252\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06253\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06254\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06255\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06256\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{06257\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06258\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06259\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06260\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06261\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{06262\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06263\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06264\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06265\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06266\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{06267\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06268\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06270\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06271\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{06272\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{06273\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{06274\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{06275\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{06276\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{06277\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{06278\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{06279\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{06280\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{06281\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{06282\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{06283\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{06284\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{06285\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{06286\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{06287\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{06288\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{06289\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{06290\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{06291\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{06292\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{06293\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{06294\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{06295\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{06296\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{06297\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{06298\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{06299\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{06300\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{06301\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{06302\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{06303\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{06304\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{06305\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{06306\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{06307\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{06308\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{06309\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{06310\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{06311\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{06312\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{06313\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{06314\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{06315\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{06316\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{06317\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{06318\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{06319\ }
\DoxyCodeLine{06320\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{06321\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06322\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06323\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{06324\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06325\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06326\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{06327\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06328\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06329\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{06330\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06331\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06332\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{06333\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06334\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06335\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{06336\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06337\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06338\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{06339\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06340\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06341\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{06342\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06343\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06344\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{06345\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06346\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06347\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{06348\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06349\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06350\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{06351\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06352\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06353\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{06354\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06355\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06356\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{06357\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06358\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06359\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{06360\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06361\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06362\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{06363\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06364\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06365\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{06366\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06367\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06368\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{06369\ }
\DoxyCodeLine{06370\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06371\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{06372\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{06373\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{06374\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{06375\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{06376\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{06377\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{06378\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{06379\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{06380\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{06381\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{06382\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{06383\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{06384\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{06385\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{06386\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{06387\ }
\DoxyCodeLine{06388\ \textcolor{comment}{/*\ Old\ GPIO\_IDR\ register\ bits\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{06389\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{06390\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{06391\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{06392\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{06393\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{06394\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{06395\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{06396\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{06397\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{06398\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{06399\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{06400\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{06401\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{06402\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{06403\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{06404\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{06405\ }
\DoxyCodeLine{06406\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{06407\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06408\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06409\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{06410\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06411\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06412\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{06413\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06414\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06415\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{06416\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06417\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06418\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{06419\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06420\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06421\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{06422\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06423\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06424\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{06425\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06426\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06427\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{06428\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06429\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06430\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{06431\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06432\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06433\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{06434\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06435\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06436\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{06437\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06438\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06439\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{06440\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06441\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06442\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{06443\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06444\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06445\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{06446\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06447\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06448\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{06449\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06450\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06451\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{06452\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06453\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06454\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{06455\ }
\DoxyCodeLine{06456\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06457\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{06458\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{06459\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{06460\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{06461\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{06462\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{06463\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{06464\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{06465\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{06466\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{06467\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{06468\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{06469\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{06470\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{06471\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{06472\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{06473\ }
\DoxyCodeLine{06474\ \textcolor{comment}{/*\ Old\ GPIO\_ODR\ register\ bits\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{06475\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{06476\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{06477\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{06478\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{06479\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{06480\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{06481\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{06482\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{06483\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{06484\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{06485\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{06486\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{06487\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{06488\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{06489\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{06490\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{06491\ }
\DoxyCodeLine{06492\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{06493\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06494\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06495\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{06496\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06497\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06498\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{06499\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06500\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06501\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{06502\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06503\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06504\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{06505\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06506\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06507\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{06508\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06509\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06510\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{06511\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06512\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06513\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{06514\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06515\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06516\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{06517\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06518\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06519\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{06520\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06521\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06522\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{06523\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06524\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06525\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{06526\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06527\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06528\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{06529\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06530\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06531\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{06532\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06533\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06534\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{06535\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06536\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06537\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{06538\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06539\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06540\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{06541\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06542\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06543\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{06544\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06545\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06546\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{06547\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06548\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06549\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{06550\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{06551\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06552\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{06553\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06554\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06555\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{06556\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06557\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06558\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{06559\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06560\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06561\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{06562\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{06563\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06564\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{06565\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06566\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06567\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{06568\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06569\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06570\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{06571\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06572\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06573\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{06574\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{06575\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06576\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{06577\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06578\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06579\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{06580\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06581\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06582\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{06583\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06584\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06585\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{06586\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06587\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06588\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{06589\ }
\DoxyCodeLine{06590\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06591\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0}}
\DoxyCodeLine{06592\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1}}
\DoxyCodeLine{06593\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2}}
\DoxyCodeLine{06594\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3}}
\DoxyCodeLine{06595\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4}}
\DoxyCodeLine{06596\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5}}
\DoxyCodeLine{06597\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6}}
\DoxyCodeLine{06598\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7}}
\DoxyCodeLine{06599\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8}}
\DoxyCodeLine{06600\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9}}
\DoxyCodeLine{06601\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10}}
\DoxyCodeLine{06602\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11}}
\DoxyCodeLine{06603\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12}}
\DoxyCodeLine{06604\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13}}
\DoxyCodeLine{06605\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14}}
\DoxyCodeLine{06606\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15}}
\DoxyCodeLine{06607\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{06608\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{06609\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{06610\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{06611\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{06612\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{06613\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{06614\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{06615\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{06616\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{06617\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{06618\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{06619\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{06620\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{06621\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{06622\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{06623\ }
\DoxyCodeLine{06624\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{06625\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06626\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06627\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{06628\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06629\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06630\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{06631\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06632\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06633\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{06634\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06635\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06636\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{06637\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06638\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06639\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{06640\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06641\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06642\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{06643\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06644\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06645\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{06646\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06647\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06648\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{06649\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06650\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06651\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{06652\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06653\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06654\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{06655\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06656\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06657\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{06658\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06659\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06660\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{06661\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06662\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06663\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{06664\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06665\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06666\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{06667\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06668\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06669\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{06670\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06671\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06672\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{06673\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06674\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06675\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{06676\ }
\DoxyCodeLine{06677\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{06678\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06679\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06680\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{06681\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06682\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06683\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06684\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06685\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06686\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06687\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{06688\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06689\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06690\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06691\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06692\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06693\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06694\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{06695\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06696\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06697\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06698\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06699\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06700\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06701\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{06702\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06703\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06704\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06705\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06706\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06707\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06708\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{06709\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06710\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06711\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06712\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06713\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06714\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06715\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{06716\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06717\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06718\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06719\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06720\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06721\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06722\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{06723\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06724\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06725\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06726\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06727\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06728\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06729\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{06730\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06731\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06732\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06733\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06735\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06736\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{06737\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{06738\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{06739\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{06740\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{06741\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{06742\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{06743\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{06744\ }
\DoxyCodeLine{06745\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{06746\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06747\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06748\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{06749\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06750\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06751\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06752\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06753\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06754\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06755\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{06756\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06757\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06758\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06759\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06760\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06761\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06762\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{06763\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06764\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06765\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06766\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06767\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06768\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06769\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{06770\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06771\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06772\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06773\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06774\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06775\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06776\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{06777\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06778\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06779\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06780\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06781\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06782\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06783\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{06784\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06785\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06786\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06787\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06788\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06789\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06790\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{06791\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06792\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06793\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06794\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06795\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06796\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06797\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{06798\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06799\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06800\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06801\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06803\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06804\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{06805\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{06806\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{06807\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{06808\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{06809\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{06810\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{06811\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{06812\ }
\DoxyCodeLine{06813\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BRR\ register\ \ ******************/}}
\DoxyCodeLine{06814\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06815\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06816\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{06817\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06818\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06819\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{06820\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06821\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06822\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{06823\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06824\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06825\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{06826\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06827\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06828\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{06829\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06830\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06831\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{06832\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06833\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06834\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{06835\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06836\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06837\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{06838\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06839\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06840\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{06841\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06842\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06843\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{06844\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06845\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06846\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{06847\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06848\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06849\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{06850\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06851\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06852\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{06853\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06854\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06855\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{06856\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06857\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06858\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{06859\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06860\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06861\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{06862\ }
\DoxyCodeLine{06863\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{06864\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0}}
\DoxyCodeLine{06865\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1}}
\DoxyCodeLine{06866\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2}}
\DoxyCodeLine{06867\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3}}
\DoxyCodeLine{06868\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4}}
\DoxyCodeLine{06869\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5}}
\DoxyCodeLine{06870\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6}}
\DoxyCodeLine{06871\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7}}
\DoxyCodeLine{06872\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8}}
\DoxyCodeLine{06873\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9}}
\DoxyCodeLine{06874\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10}}
\DoxyCodeLine{06875\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11}}
\DoxyCodeLine{06876\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12}}
\DoxyCodeLine{06877\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13}}
\DoxyCodeLine{06878\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14}}
\DoxyCodeLine{06879\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15}}
\DoxyCodeLine{06880\ }
\DoxyCodeLine{06881\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06882\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06883\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ High\ Resolution\ Timer\ (HRTIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06884\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06885\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06886\ \textcolor{comment}{/********************\ Master\ Timer\ control\ register\ ***************************/}}
\DoxyCodeLine{06887\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06888\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_MCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06889\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_CK\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06890\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06891\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06892\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CK\_PSC\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_MCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06893\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06894\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06895\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06896\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_RETRIG\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06897\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_RETRIG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_RETRIG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06898\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_RETRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_RETRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06899\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_HALF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06900\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_HALF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_HALF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06901\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_HALF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_HALF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06902\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_INTLVD\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06903\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_INTLVD\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06904\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_INTLVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_INTLVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06905\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_INTLVD\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06906\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_INTLVD\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06907\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_IN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06908\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_IN\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_SYNC\_IN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06909\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_IN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_SYNC\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06910\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_IN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_SYNC\_IN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06911\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_IN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_SYNC\_IN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06912\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCRSTM\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06913\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCRSTM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_SYNCRSTM\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06914\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCRSTM\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_SYNCRSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06915\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCSTRTM\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06916\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCSTRTM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_SYNCSTRTM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{06917\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNCSTRTM\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_SYNCSTRTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06918\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_OUT\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06919\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_OUT\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_SYNC\_OUT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06920\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_OUT\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_SYNC\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06921\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_OUT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_SYNC\_OUT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06922\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_OUT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_SYNC\_OUT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06923\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_SRC\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06924\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_SYNC\_SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06925\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_SYNC\_SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06926\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_SYNC\_SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06927\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_SYNC\_SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_SYNC\_SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06928\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06929\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_MCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06930\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_MCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06931\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06932\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TACEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06933\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06934\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TBCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06935\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TBCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TBCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06936\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TBCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TBCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06937\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TCCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{06938\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TCCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TCCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06939\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TCCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TCCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06940\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TDCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06941\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TDCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TDCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06942\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TDCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TDCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06943\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06944\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06945\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06946\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TFCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06947\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TFCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_TFCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06948\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_TFCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_TFCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06949\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_DACSYNC\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06950\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_DACSYNC\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06951\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_DACSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_DACSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06952\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_DACSYNC\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06953\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_DACSYNC\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06954\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_PREEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{06955\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_PREEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_PREEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06956\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_PREEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_PREEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06957\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MREPU\_Pos\ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06958\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MREPU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_MREPU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06959\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_MREPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_MREPU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06960\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_BRSTDMA\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06961\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_BRSTDMA\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_MCR\_BRSTDMA\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06962\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_BRSTDMA\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCR\_BRSTDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06963\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_BRSTDMA\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MCR\_BRSTDMA\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06964\ \textcolor{preprocessor}{\#define\ HRTIM\_MCR\_BRSTDMA\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_MCR\_BRSTDMA\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06966\ \textcolor{comment}{/********************\ Master\ Timer\ Interrupt\ status\ register\ ******************/}}
\DoxyCodeLine{06967\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06968\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MCMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06969\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06970\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP2\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06971\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MCMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06972\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06973\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP3\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06974\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MCMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06975\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06976\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP4\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06977\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MCMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06978\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MCMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06979\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MREP\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06980\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MREP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06981\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MREP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06982\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_SYNC\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06983\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_SYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_SYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06984\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_SYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_SYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06985\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MUPD\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06986\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MUPD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MISR\_MUPD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06987\ \textcolor{preprocessor}{\#define\ HRTIM\_MISR\_MUPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MISR\_MUPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06989\ \textcolor{comment}{/********************\ Master\ Timer\ Interrupt\ clear\ register\ *******************/}}
\DoxyCodeLine{06990\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06991\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MCMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06992\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06993\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP2\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06994\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MCMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06995\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06996\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP3\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06997\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MCMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06998\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06999\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP4\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07000\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MCMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07001\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MCMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07002\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MREP\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07003\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MREP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07004\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MREP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07005\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_SYNC\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07006\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_SYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_SYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07007\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_SYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_SYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07008\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MUPD\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07009\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MUPD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MICR\_MUPD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07010\ \textcolor{preprocessor}{\#define\ HRTIM\_MICR\_MUPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MICR\_MUPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07012\ \textcolor{comment}{/********************\ Master\ Timer\ DMA/Interrupt\ enable\ register\ **************/}}
\DoxyCodeLine{07013\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1IE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07014\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP1IE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07015\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1IE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07016\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2IE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07017\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP2IE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07018\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2IE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07019\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3IE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07020\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP3IE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07021\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3IE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07022\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4IE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07023\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP4IE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07024\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4IE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07025\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPIE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07026\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MREPIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07027\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPIE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MREPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07028\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07029\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_SYNCIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07030\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCIE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_SYNCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07031\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDIE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07032\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MUPDIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07033\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDIE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MUPDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07034\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1DE\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07035\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1DE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP1DE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07036\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP1DE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07037\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2DE\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07038\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2DE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP2DE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07039\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP2DE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07040\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3DE\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07041\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3DE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP3DE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07042\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP3DE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07043\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4DE\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07044\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4DE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MCMP4DE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MCMP4DE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MCMP4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07046\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPDE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07047\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MREPDE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07048\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MREPDE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MREPDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07049\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCDE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07050\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_SYNCDE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07051\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_SYNCDE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_SYNCDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07052\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDDE\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07053\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_MDIER\_MUPDDE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\#define\ HRTIM\_MDIER\_MUPDDE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MDIER\_MUPDDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07056\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MCNTR\ register\ \ ****************/}}
\DoxyCodeLine{07057\ \textcolor{preprocessor}{\#define\ HRTIM\_MCNTR\_MCNTR\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07058\ \textcolor{preprocessor}{\#define\ HRTIM\_MCNTR\_MCNTR\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MCNTR\_MCNTR\_Pos)\ \ }}
\DoxyCodeLine{07059\ \textcolor{preprocessor}{\#define\ HRTIM\_MCNTR\_MCNTR\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCNTR\_MCNTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07061\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MPER\ register\ \ *****************/}}
\DoxyCodeLine{07062\ \textcolor{preprocessor}{\#define\ HRTIM\_MPER\_MPER\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\#define\ HRTIM\_MPER\_MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MPER\_MPER\_Pos)\ \ \ \ }}
\DoxyCodeLine{07064\ \textcolor{preprocessor}{\#define\ HRTIM\_MPER\_MPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MPER\_MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07066\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MREP\ register\ \ *****************/}}
\DoxyCodeLine{07067\ \textcolor{preprocessor}{\#define\ HRTIM\_MREP\_MREP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#define\ HRTIM\_MREP\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x000000FFUL\ <<\ HRTIM\_MREP\_MREP\_Pos)\ \ \ \ }}
\DoxyCodeLine{07069\ \textcolor{preprocessor}{\#define\ HRTIM\_MREP\_MREP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_MREP\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07071\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MCMP1R\ register\ \ *****************/}}
\DoxyCodeLine{07072\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP1R\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07073\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP1R\_Msk\ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MCMP1R\_MCMP1R\_Pos)}}
\DoxyCodeLine{07074\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP1R\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCMP1R\_MCMP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07076\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MCMP2R\ register\ \ *****************/}}
\DoxyCodeLine{07077\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP2R\_MCMP2R\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07078\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP2R\_MCMP2R\_Msk\ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MCMP2R\_MCMP2R\_Pos)}}
\DoxyCodeLine{07079\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP2R\_MCMP2R\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCMP2R\_MCMP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07081\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MCMP3R\ register\ \ *****************/}}
\DoxyCodeLine{07082\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP3R\_MCMP3R\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07083\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP3R\_MCMP3R\_Msk\ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MCMP3R\_MCMP3R\_Pos)}}
\DoxyCodeLine{07084\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP3R\_MCMP3R\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCMP3R\_MCMP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07086\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_MCMP4R\ register\ \ *****************/}}
\DoxyCodeLine{07087\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP4R\_MCMP4R\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07088\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP4R\_MCMP4R\_Msk\ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_MCMP4R\_MCMP4R\_Pos)}}
\DoxyCodeLine{07089\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP4R\_MCMP4R\ \ \ \ \ \ \ \ \ \ \ HRTIM\_MCMP4R\_MCMP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07091\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{07092\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP2R\ HRTIM\_MCMP2R\_MCMP2R}}
\DoxyCodeLine{07093\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP3R\ HRTIM\_MCMP3R\_MCMP3R}}
\DoxyCodeLine{07094\ \textcolor{preprocessor}{\#define\ HRTIM\_MCMP1R\_MCMP4R\ HRTIM\_MCMP4R\_MCMP4R}}
\DoxyCodeLine{07095\ }
\DoxyCodeLine{07096\ \textcolor{comment}{/********************\ Slave\ control\ register\ **********************************/}}
\DoxyCodeLine{07097\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07098\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_TIMCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07099\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_CK\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07100\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07101\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07102\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CK\_PSC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_TIMCR\_CK\_PSC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07103\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07104\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07105\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07106\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RETRIG\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07107\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RETRIG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_RETRIG\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07108\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RETRIG\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_RETRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07109\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_HALF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07110\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_HALF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_HALF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07111\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_HALF\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_HALF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07112\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PSHPLL\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07113\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PSHPLL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_PSHPLL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07114\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PSHPLL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_PSHPLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07115\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_INTLVD\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07116\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_INTLVD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07117\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_INTLVD\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_INTLVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07118\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_INTLVD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07119\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_INTLVD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_INTLVD\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07120\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RSYNCU\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07121\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RSYNCU\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_RSYNCU\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07122\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_RSYNCU\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_RSYNCU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07123\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCRST\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07124\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_SYNCRST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07125\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCRST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_SYNCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07126\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCSTRT\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07127\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCSTRT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_SYNCSTRT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07128\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_SYNCSTRT\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_SYNCSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07129\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP2\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07130\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR\_DELCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07131\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_DELCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07132\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_DELCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07133\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_DELCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07134\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP4\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07135\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR\_DELCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07136\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_DELCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07137\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_DELCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07138\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DELCMP4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_DELCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07139\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TFU\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07140\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TFU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TFU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07141\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TFU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07142\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TREPU\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07143\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TREPU\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TREPU\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07144\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TREPU\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TREPU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07145\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TRSTU\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07146\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TRSTU\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TRSTU\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07147\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TRSTU\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TRSTU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07148\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TAU\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07149\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TAU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TAU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07150\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TAU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TAU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07151\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TBU\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07152\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TBU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TBU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07153\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TBU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TBU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07154\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TCU\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07155\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TCU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TCU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07156\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TCU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07157\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TDU\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07158\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TDU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07159\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07160\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TEU\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07161\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TEU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_TEU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07162\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_TEU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_TEU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07163\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_MSTU\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07164\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_MSTU\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_MSTU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07165\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_MSTU\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_MSTU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07166\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DACSYNC\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07167\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DACSYNC\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07168\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DACSYNC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_DACSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07169\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DACSYNC\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07170\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_DACSYNC\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_DACSYNC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07171\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PREEN\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07172\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PREEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_PREEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07173\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_PREEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_PREEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07174\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07175\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_TIMCR\_UPDGAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07176\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR\_UPDGAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07177\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR\_UPDGAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07178\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR\_UPDGAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07179\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_TIMCR\_UPDGAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07180\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR\_UPDGAT\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_TIMCR\_UPDGAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07182\ \textcolor{comment}{/********************\ Slave\ Interrupt\ status\ register\ **************************/}}
\DoxyCodeLine{07183\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07184\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CMP1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07185\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07186\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP2\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07187\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07188\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07189\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP3\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07190\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CMP3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07191\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP3\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07192\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP4\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07193\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07194\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07195\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07196\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07197\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07198\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_UPD\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07199\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_UPD\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_UPD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07200\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_UPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_UPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07201\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT1\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07202\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CPT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07203\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CPT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07204\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT2\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07205\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CPT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07206\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPT2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CPT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07207\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET1\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07208\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_SET1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07209\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_SET1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07210\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST1\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07211\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_RST1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07212\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_RST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07213\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET2\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07214\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_SET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07215\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_SET2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_SET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07216\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST2\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07217\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_RST2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07218\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_RST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07219\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07220\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_RST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07221\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07222\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_DLYPRT\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07223\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_DLYPRT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_DLYPRT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07224\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_DLYPRT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_DLYPRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07225\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPPSTAT\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07226\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPPSTAT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_CPPSTAT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07227\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_CPPSTAT\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_CPPSTAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07228\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_IPPSTAT\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07229\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_IPPSTAT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_IPPSTAT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07230\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_IPPSTAT\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_IPPSTAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07231\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1STAT\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07232\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1STAT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_O1STAT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07233\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1STAT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_O1STAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07234\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2STAT\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07235\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2STAT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_O2STAT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07236\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2STAT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_O2STAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07237\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1CPY\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07238\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1CPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_O1CPY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07239\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O1CPY\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_O1CPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07240\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2CPY\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07241\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2CPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMISR\_O2CPY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07242\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMISR\_O2CPY\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMISR\_O2CPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07244\ \textcolor{comment}{/********************\ Slave\ Interrupt\ clear\ register\ **************************/}}
\DoxyCodeLine{07245\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP1C\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07246\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP1C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CMP1C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07247\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP1C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CMP1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07248\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP2C\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07249\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP2C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CMP2C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07250\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP2C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CMP2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07251\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP3C\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07252\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP3C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CMP3C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07253\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP3C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CMP3C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07254\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP4C\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07255\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP4C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CMP4C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07256\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CMP4C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CMP4C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07257\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_REPC\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07258\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_REPC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_REPC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07259\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_REPC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_REPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07260\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_UPDC\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07261\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_UPDC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_UPDC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07262\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_UPDC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_UPDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07263\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT1C\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07264\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT1C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CPT1C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07265\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT1C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CPT1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07266\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT2C\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07267\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT2C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_CPT2C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07268\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_CPT2C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_CPT2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07269\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET1C\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07270\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET1C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_SET1C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07271\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET1C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_SET1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07272\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST1C\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07273\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST1C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_RST1C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07274\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST1C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_RST1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07275\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET2C\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07276\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET2C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_SET2C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07277\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_SET2C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_SET2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07278\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST2C\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07279\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST2C\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_RST2C\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07280\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RST2C\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_RST2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07281\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RSTC\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07282\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RSTC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_RSTC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07283\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_RSTC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_RSTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07284\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_DLYPRTC\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07285\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_DLYPRTC\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMICR\_DLYPRTC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07286\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMICR\_DLYPRTC\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMICR\_DLYPRTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07288\ \textcolor{comment}{/********************\ Slave\ DMA/Interrupt\ enable\ register\ *********************/}}
\DoxyCodeLine{07289\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1IE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07290\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP1IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07291\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07292\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2IE\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07293\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP2IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07294\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07295\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3IE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07296\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP3IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07297\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07298\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4IE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07299\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP4IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07300\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07301\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07302\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_REPIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07303\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPIE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_REPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07304\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDIE\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07305\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_UPDIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07306\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDIE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_UPDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07307\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1IE\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07308\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CPT1IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07309\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CPT1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07310\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2IE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07311\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CPT2IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07312\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CPT2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07313\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1IE\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07314\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_SET1IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07315\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_SET1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07316\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1IE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07317\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RST1IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07318\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RST1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07319\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2IE\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07320\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_SET2IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07321\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_SET2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07322\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2IE\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07323\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RST2IE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07324\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2IE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RST2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07325\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTIE\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07326\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RSTIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07327\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTIE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RSTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07328\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTIE\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{07329\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTIE\_Msk\ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_DLYPRTIE\_Pos)\ \ \ \ }}
\DoxyCodeLine{07330\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTIE\ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_DLYPRTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07332\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1DE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07333\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP1DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07334\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP1DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07335\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2DE\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07336\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP2DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07337\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP2DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07338\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3DE\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07339\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP3DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07340\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP3DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07341\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4DE\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07342\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CMP4DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07343\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CMP4DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CMP4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07344\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPDE\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07345\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_REPDE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07346\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_REPDE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_REPDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07347\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDDE\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07348\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_UPDDE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07349\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_UPDDE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_UPDDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07350\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1DE\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07351\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CPT1DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07352\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT1DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CPT1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07353\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2DE\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07354\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_CPT2DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07355\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_CPT2DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_CPT2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07356\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1DE\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07357\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_SET1DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07358\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET1DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_SET1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07359\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1DE\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07360\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RST1DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07361\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST1DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RST1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07362\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2DE\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07363\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_SET2DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07364\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_SET2DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_SET2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07365\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2DE\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07366\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2DE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RST2DE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07367\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RST2DE\ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RST2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07368\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTDE\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{07369\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_RSTDE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07370\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_RSTDE\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_RSTDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07371\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTDE\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{07372\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTDE\_Msk\ \ \ \ (0x1UL\ <<\ HRTIM\_TIMDIER\_DLYPRTDE\_Pos)\ \ \ \ }}
\DoxyCodeLine{07373\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDIER\_DLYPRTDE\ \ \ \ \ \ \ \ HRTIM\_TIMDIER\_DLYPRTDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07375\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ HRTIM\_CNTR\ register\ \ ****************/}}
\DoxyCodeLine{07376\ \textcolor{preprocessor}{\#define\ HRTIM\_CNTR\_CNTR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07377\ \textcolor{preprocessor}{\#define\ HRTIM\_CNTR\_CNTR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CNTR\_CNTR\_Pos)\ \ \ \ }}
\DoxyCodeLine{07378\ \textcolor{preprocessor}{\#define\ HRTIM\_CNTR\_CNTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CNTR\_CNTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07380\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_PER\ register\ \ *****************/}}
\DoxyCodeLine{07381\ \textcolor{preprocessor}{\#define\ HRTIM\_PER\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07382\ \textcolor{preprocessor}{\#define\ HRTIM\_PER\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_PER\_PER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07383\ \textcolor{preprocessor}{\#define\ HRTIM\_PER\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_PER\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07385\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_REP\ register\ \ *****************/}}
\DoxyCodeLine{07386\ \textcolor{preprocessor}{\#define\ HRTIM\_REP\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07387\ \textcolor{preprocessor}{\#define\ HRTIM\_REP\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000FFUL\ <<\ HRTIM\_REP\_REP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07388\ \textcolor{preprocessor}{\#define\ HRTIM\_REP\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_REP\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07390\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CMP1R\ register\ \ *****************/}}
\DoxyCodeLine{07391\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1R\_CMP1R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07392\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1R\_CMP1R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CMP1R\_CMP1R\_Pos)\ \ }}
\DoxyCodeLine{07393\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1R\_CMP1R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CMP1R\_CMP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07395\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CMP1CR\ register\ \ *****************/}}
\DoxyCodeLine{07396\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1CR\_CMP1CR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07397\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1CR\_CMP1CR\_Msk\ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CMP1CR\_CMP1CR\_Pos)}}
\DoxyCodeLine{07398\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP1CR\_CMP1CR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CMP1CR\_CMP1CR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07400\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CMP2R\ register\ \ *****************/}}
\DoxyCodeLine{07401\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP2R\_CMP2R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07402\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP2R\_CMP2R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CMP2R\_CMP2R\_Pos)\ \ }}
\DoxyCodeLine{07403\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP2R\_CMP2R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CMP2R\_CMP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07405\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CMP3R\ register\ \ *****************/}}
\DoxyCodeLine{07406\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP3R\_CMP3R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07407\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP3R\_CMP3R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CMP3R\_CMP3R\_Pos)\ \ }}
\DoxyCodeLine{07408\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP3R\_CMP3R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CMP3R\_CMP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07410\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CMP4R\ register\ \ *****************/}}
\DoxyCodeLine{07411\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP4R\_CMP4R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07412\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP4R\_CMP4R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CMP4R\_CMP4R\_Pos)\ \ }}
\DoxyCodeLine{07413\ \textcolor{preprocessor}{\#define\ HRTIM\_CMP4R\_CMP4R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CMP4R\_CMP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07415\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CPT1R\ register\ \ ****************/}}
\DoxyCodeLine{07416\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_CPT1R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07417\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_CPT1R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CPT1R\_CPT1R\_Pos)\ \ }}
\DoxyCodeLine{07418\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_CPT1R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1R\_CPT1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07419\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07420\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1R\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07421\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1R\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1R\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07423\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_CPT2R\ register\ \ ****************/}}
\DoxyCodeLine{07424\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_CPT2R\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07425\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_CPT2R\_Msk\ \ \ \ \ \ \ \ \ (0x0000FFFFUL\ <<\ HRTIM\_CPT2R\_CPT2R\_Pos)\ \ }}
\DoxyCodeLine{07426\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_CPT2R\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2R\_CPT2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07427\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07428\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2R\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07429\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2R\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2R\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07431\ \textcolor{comment}{/********************\ Bit\ definition\ for\ Slave\ Deadtime\ register\ **************/}}
\DoxyCodeLine{07432\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07433\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07434\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07435\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07436\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07437\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07438\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07439\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07440\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07441\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07442\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07443\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ HRTIM\_DTR\_DTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07444\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07445\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_SDTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07446\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_SDTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07447\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07448\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_DTR\_DTPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07449\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTPRSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07450\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_DTPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07451\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_DTR\_DTPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07452\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTPRSC\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_DTR\_DTPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07453\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRSLK\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07454\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRSLK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_DTRSLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07455\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRSLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTRSLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07456\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRLK\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07457\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRLK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_DTRLK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07458\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTRLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTRLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07459\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07460\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07461\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07462\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07463\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07464\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07465\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07466\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07467\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07468\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07469\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07470\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTF\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ HRTIM\_DTR\_DTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07471\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07472\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_SDTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07473\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_SDTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_SDTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07474\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFSLK\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07475\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFSLK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_DTFSLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07476\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFSLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTFSLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07477\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFLK\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07478\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFLK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DTR\_DTFLK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07479\ \textcolor{preprocessor}{\#define\ HRTIM\_DTR\_DTFLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DTR\_DTFLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07481\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Output\ 1\ set\ register\ **************************/}}
\DoxyCodeLine{07482\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_SST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07483\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_SST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_SST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07484\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_SST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_SST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07485\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_RESYNC\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07486\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_RESYNC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_RESYNC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07487\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_RESYNC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_RESYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07488\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07489\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07490\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07491\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP1\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07492\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_CMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07493\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07494\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP2\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07495\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07496\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07497\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP3\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07498\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_CMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07499\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07500\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP4\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07501\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07502\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07504\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTPER\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07505\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTPER\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_MSTPER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07506\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTPER\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07507\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP1\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07508\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_MSTCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07509\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07510\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP2\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07511\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_MSTCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07512\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07513\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP3\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07514\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_MSTCMP3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07515\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07516\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP4\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07517\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_MSTCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07518\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_MSTCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07520\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT1\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07521\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07522\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT1\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07523\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT2\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07524\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07525\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT2\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07526\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT3\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07527\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07528\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT3\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07529\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07530\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07531\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT4\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07532\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT5\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07533\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07534\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT5\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07535\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT6\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07536\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07537\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT6\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07538\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT7\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07539\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07540\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT7\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07541\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT8\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07542\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07543\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT8\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07544\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT9\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07545\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_TIMEVNT9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07546\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_TIMEVNT9\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_TIMEVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07548\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT1\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07549\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07550\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07551\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT2\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07552\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07553\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07554\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT3\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07555\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07556\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07557\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07558\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07559\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07560\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT5\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07561\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07562\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07563\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT6\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07564\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07565\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07566\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07567\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07568\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07569\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07570\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07571\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07572\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT9\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{07573\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07574\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07575\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT10\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07576\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_EXTVNT10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07577\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_EXTVNT10\ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_EXTVNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07579\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_UPDATE\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07580\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_UPDATE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET1R\_UPDATE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07581\ \textcolor{preprocessor}{\#define\ HRTIM\_SET1R\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET1R\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07583\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Output\ 1\ reset\ register\ ************************/}}
\DoxyCodeLine{07584\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_SRT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07585\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_SRT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_SRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07586\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_SRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_SRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07587\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_RESYNC\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07588\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_RESYNC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_RESYNC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07589\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_RESYNC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_RESYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07590\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07591\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07592\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07593\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP1\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07594\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_CMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07595\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07596\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP2\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07597\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07598\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07599\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP3\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07600\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_CMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07601\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07602\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP4\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07603\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07604\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07606\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTPER\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07607\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTPER\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_MSTPER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07608\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTPER\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07609\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP1\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07610\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_MSTCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07611\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07612\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP2\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07613\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_MSTCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07614\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07615\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP3\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07616\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_MSTCMP3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07617\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07618\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP4\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07619\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_MSTCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07620\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_MSTCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07622\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT1\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07623\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07624\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT1\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07625\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT2\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07626\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07627\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT2\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07628\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT3\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07629\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07630\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT3\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07631\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07632\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07633\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT4\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07634\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT5\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07635\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07636\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT5\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07637\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT6\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07638\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07639\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT6\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07640\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT7\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07641\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07642\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT7\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07643\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT8\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07644\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07645\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT8\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07646\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT9\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07647\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_TIMEVNT9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07648\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_TIMEVNT9\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_TIMEVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07650\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT1\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07651\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07652\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07653\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT2\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07654\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07655\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07656\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT3\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07657\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07658\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07659\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07660\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07661\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07662\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT5\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07663\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07664\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07665\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT6\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07666\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07667\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07668\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07669\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07670\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07671\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07672\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07673\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07674\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT9\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{07675\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07676\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07677\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT10\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07678\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_EXTVNT10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07679\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_EXTVNT10\ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_EXTVNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07680\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_UPDATE\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07681\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_UPDATE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST1R\_UPDATE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07682\ \textcolor{preprocessor}{\#define\ HRTIM\_RST1R\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST1R\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07684\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Output\ 2\ set\ register\ **************************/}}
\DoxyCodeLine{07685\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_SST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07686\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_SST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_SST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07687\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_SST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_SST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07688\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_RESYNC\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07689\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_RESYNC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_RESYNC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07690\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_RESYNC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_RESYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07691\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07692\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07693\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07694\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP1\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07695\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_CMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07696\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07697\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP2\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07698\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07699\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07700\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP3\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07701\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_CMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07702\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07703\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP4\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07704\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07705\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07707\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTPER\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07708\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTPER\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_MSTPER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07709\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTPER\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07710\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP1\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07711\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_MSTCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07712\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07713\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP2\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07714\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_MSTCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07715\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07716\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP3\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07717\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_MSTCMP3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07718\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07719\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP4\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07720\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_MSTCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07721\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_MSTCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07723\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT1\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07724\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07725\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT1\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07726\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT2\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07727\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07728\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT2\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07729\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT3\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07730\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07731\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT3\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07732\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07733\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07734\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT4\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07735\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT5\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07736\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07737\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT5\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07738\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT6\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07739\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07740\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT6\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07741\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT7\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07742\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07743\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT7\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07744\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT8\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07745\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07746\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT8\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07747\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT9\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07748\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_TIMEVNT9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07749\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_TIMEVNT9\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_TIMEVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07751\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT1\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07752\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07753\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07754\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT2\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07755\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07756\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07757\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT3\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07758\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07759\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07760\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07761\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07762\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07763\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT5\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07764\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07765\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07766\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT6\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07767\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07768\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07769\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07770\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07771\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07772\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07773\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07774\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07775\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT9\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{07776\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07777\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07778\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT10\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07779\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_EXTVNT10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07780\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_EXTVNT10\ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_EXTVNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07782\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_UPDATE\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07783\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_UPDATE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_SET2R\_UPDATE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07784\ \textcolor{preprocessor}{\#define\ HRTIM\_SET2R\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_SET2R\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07786\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Output\ 2\ reset\ register\ ************************/}}
\DoxyCodeLine{07787\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_SRT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07788\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_SRT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_SRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07789\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_SRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_SRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07790\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_RESYNC\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07791\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_RESYNC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_RESYNC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07792\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_RESYNC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_RESYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07793\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07794\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07795\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07796\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP1\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07797\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_CMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07798\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_CMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07799\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP2\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07800\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07801\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07802\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP3\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07803\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_CMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07804\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_CMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07805\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP4\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07806\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07807\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07808\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTPER\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07809\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTPER\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_MSTPER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07810\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTPER\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07811\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP1\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07812\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_MSTCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07813\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07814\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP2\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07815\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_MSTCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07816\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07817\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP3\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07818\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_MSTCMP3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07819\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07820\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP4\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07821\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_MSTCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07822\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_MSTCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07824\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT1\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07825\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07826\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT1\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07827\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT2\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07828\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07829\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT2\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07830\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT3\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07831\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07832\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT3\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07833\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07834\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07835\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT4\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07836\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT5\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07837\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07838\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT5\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07839\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT6\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07840\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07841\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT6\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07842\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT7\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07843\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07844\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT7\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07845\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT8\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07846\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07847\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT8\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07848\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT9\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07849\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_TIMEVNT9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07850\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_TIMEVNT9\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_TIMEVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07852\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT1\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07853\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07854\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07855\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT2\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07856\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07857\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07858\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT3\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07859\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07860\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07861\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07862\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07863\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07864\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT5\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07865\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07866\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07867\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT6\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07868\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07869\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07870\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07871\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07872\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07873\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07874\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07875\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07876\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT9\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{07877\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07878\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07879\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT10\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07880\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_EXTVNT10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07881\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_EXTVNT10\ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_EXTVNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07882\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_UPDATE\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07883\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_UPDATE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RST2R\_UPDATE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07884\ \textcolor{preprocessor}{\#define\ HRTIM\_RST2R\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RST2R\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07886\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ external\ event\ filtering\ \ register\ 1\ ***********/}}
\DoxyCodeLine{07887\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1LTCH\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07888\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE1LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07889\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE1LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07890\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07891\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR1\_EE1FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07892\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE1FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07893\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE1FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07894\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR1\_EE1FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07895\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR1\_EE1FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07896\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE1FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR1\_EE1FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07898\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2LTCH\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07899\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE2LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07900\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE2LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07901\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07902\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR1\_EE2FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07903\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE2FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07904\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE2FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07905\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR1\_EE2FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07906\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR1\_EE2FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07907\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE2FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR1\_EE2FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07909\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3LTCH\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07910\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE3LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07911\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE3LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07912\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07913\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR1\_EE3FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07914\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE3FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07915\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE3FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07916\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR1\_EE3FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07917\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR1\_EE3FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07918\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE3FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR1\_EE3FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07920\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4LTCH\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07921\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE4LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07922\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE4LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07923\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07924\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR1\_EE4FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07925\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE4FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07926\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE4FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07927\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR1\_EE4FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07928\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR1\_EE4FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07929\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE4FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR1\_EE4FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07931\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5LTCH\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07932\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE5LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07933\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE5LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07934\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07935\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR1\_EE5FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07936\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR1\_EE5FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07937\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR1\_EE5FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07938\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR1\_EE5FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07939\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR1\_EE5FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07940\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR1\_EE5FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR1\_EE5FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07942\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ external\ event\ filtering\ \ register\ 2\ ***********/}}
\DoxyCodeLine{07943\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6LTCH\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07944\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE6LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07945\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE6LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07946\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07947\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR2\_EE6FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07948\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE6FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07949\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE6FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07950\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR2\_EE6FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07951\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR2\_EE6FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07952\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE6FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR2\_EE6FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07954\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7LTCH\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07955\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE7LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07956\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE7LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07957\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07958\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR2\_EE7FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07959\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE7FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07960\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE7FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07961\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR2\_EE7FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07962\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR2\_EE7FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07963\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE7FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR2\_EE7FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07965\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8LTCH\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07966\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE8LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07967\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE8LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07968\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07969\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR2\_EE8FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07970\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE8FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07971\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE8FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07972\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR2\_EE8FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07973\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR2\_EE8FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07974\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE8FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR2\_EE8FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07976\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9LTCH\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07977\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9LTCH\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE9LTCH\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07978\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9LTCH\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE9LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07979\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07980\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR2\_EE9FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07981\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE9FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07982\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE9FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07983\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR2\_EE9FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07984\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR2\_EE9FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07985\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE9FLTR\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR2\_EE9FLTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{07987\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10LTCH\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07988\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10LTCH\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE10LTCH\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07989\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10LTCH\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE10LTCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07990\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07991\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR2\_EE10FLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07992\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR2\_EE10FLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07993\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR2\_EE10FLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07994\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR2\_EE10FLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07995\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR2\_EE10FLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07996\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR2\_EE10FLTR\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR2\_EE10FLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07998\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Timer\ reset\ register\ ***************************/}}
\DoxyCodeLine{07999\ }
\DoxyCodeLine{08000\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08001\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMFCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08002\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMFCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08003\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_UPDATE\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08004\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_UPDATE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08005\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_UPDATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08006\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08007\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_CMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08008\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_CMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08009\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP4\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08010\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_CMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08011\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_CMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_CMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08012\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTPER\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08013\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_MSTPER\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08014\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTPER\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_MSTPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08015\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP1\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08016\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_MSTCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08017\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08018\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP2\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08019\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_MSTCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08020\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08021\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP3\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08022\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_MSTCMP3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08023\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08024\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP4\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08025\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_MSTCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08026\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_MSTCMP4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08027\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT1\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{08028\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08029\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08030\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08031\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08032\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08033\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT3\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{08034\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08035\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08036\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08037\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08038\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08039\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT5\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08040\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08041\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08042\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT6\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08043\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08044\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08045\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT7\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08046\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08047\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08048\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08049\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08050\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08051\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT9\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08052\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08053\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08054\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT10\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08055\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_EXTEVNT10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08056\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_EXTEVNT10\ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_EXTEVNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08058\ \textcolor{comment}{/*\ Slave\ Timer\ A\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08059\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP1\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08060\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMBCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08061\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08062\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP2\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08063\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMBCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08064\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08065\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP4\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08066\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMBCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08067\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMBCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08069\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP1\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08070\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMCCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08071\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08072\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP2\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08073\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMCCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08074\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08075\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08076\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMCCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08077\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMCCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08079\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP1\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08080\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMDCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08081\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08082\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP2\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{08083\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMDCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08084\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08085\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP4\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{08086\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMDCMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08087\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMDCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08089\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP1\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08090\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMECMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08091\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08092\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP2\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{08093\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMECMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08094\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08095\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP4\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{08096\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMECMP4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08097\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMECMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMECMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08099\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08100\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTR\_TIMFCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08101\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTR\_TIMFCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08103\ \textcolor{comment}{/*\ Slave\ Timer\ B\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08104\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP1\_Pos\ \ \ \ \ \ \ (19U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08105\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMACMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08106\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08107\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP2\_Pos\ \ \ \ \ \ \ (20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08108\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMACMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08109\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08110\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP4\_Pos\ \ \ \ \ \ \ (21U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08111\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMACMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08112\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMACMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMACMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08114\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP1\_Pos\ \ \ \ \ \ \ (22U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08115\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMCCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08116\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08117\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP2\_Pos\ \ \ \ \ \ \ (23U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08118\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMCCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08119\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08120\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP4\_Pos\ \ \ \ \ \ \ (24U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08121\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMCCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08122\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMCCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08124\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP1\_Pos\ \ \ \ \ \ \ (25U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08125\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMDCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08126\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08127\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP2\_Pos\ \ \ \ \ \ \ (26U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08128\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMDCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08129\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08130\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP4\_Pos\ \ \ \ \ \ \ (27U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08131\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMDCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08132\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMDCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08134\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP1\_Pos\ \ \ \ \ \ \ (28U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08135\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMECMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08136\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08137\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP2\_Pos\ \ \ \ \ \ \ (29U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08138\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMECMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08139\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08140\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP4\_Pos\ \ \ \ \ \ \ (30U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08141\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMECMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08142\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMECMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMECMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08144\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMFCMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08145\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTBR\_TIMFCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08146\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTBR\_TIMFCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTBR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08148\ \textcolor{comment}{/*\ Slave\ Timer\ C\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08149\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP1\_Pos\ \ \ \ \ \ \ (19U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08150\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMACMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08151\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08152\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP2\_Pos\ \ \ \ \ \ \ (20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08153\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMACMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08154\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08155\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP4\_Pos\ \ \ \ \ \ \ (21U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08156\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMACMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08157\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMACMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMACMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08159\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP1\_Pos\ \ \ \ \ \ \ (22U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08160\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMBCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08161\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08162\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP2\_Pos\ \ \ \ \ \ \ (23U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08163\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMBCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08164\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08165\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP4\_Pos\ \ \ \ \ \ \ (24U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08166\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMBCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08167\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMBCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08169\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP1\_Pos\ \ \ \ \ \ \ (25U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08170\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMDCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08171\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08172\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP2\_Pos\ \ \ \ \ \ \ (26U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08173\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMDCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08174\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08175\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP4\_Pos\ \ \ \ \ \ \ (27U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08176\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMDCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08177\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMDCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08179\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP1\_Pos\ \ \ \ \ \ \ (28U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08180\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMECMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08181\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08182\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP2\_Pos\ \ \ \ \ \ \ (29U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08183\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMECMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08184\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08185\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP4\_Pos\ \ \ \ \ \ \ (30U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08186\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMECMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08187\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMECMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMECMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08189\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMFCMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08190\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTCR\_TIMFCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08191\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTCR\_TIMFCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTCR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08193\ \textcolor{comment}{/*\ Slave\ Timer\ D\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08194\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP1\_Pos\ \ \ \ \ \ \ (19U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08195\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMACMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08196\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08197\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP2\_Pos\ \ \ \ \ \ \ (20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08198\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMACMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08199\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08200\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP4\_Pos\ \ \ \ \ \ \ (21U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08201\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMACMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08202\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMACMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMACMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08204\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP1\_Pos\ \ \ \ \ \ \ (22U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08205\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMBCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08206\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08207\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP2\_Pos\ \ \ \ \ \ \ (23U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08208\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMBCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08209\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08210\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP4\_Pos\ \ \ \ \ \ \ (24U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08211\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMBCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08212\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMBCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08214\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP1\_Pos\ \ \ \ \ \ \ (25U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08215\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMCCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08216\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08217\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP2\_Pos\ \ \ \ \ \ \ (26U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08218\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMCCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08219\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08220\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP4\_Pos\ \ \ \ \ \ \ (27U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08221\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMCCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08222\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMCCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08224\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP1\_Pos\ \ \ \ \ \ \ (28U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08225\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMECMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08226\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08227\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP2\_Pos\ \ \ \ \ \ \ (29U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08228\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMECMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08229\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08230\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP4\_Pos\ \ \ \ \ \ \ (30U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08231\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMECMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08232\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMECMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMECMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08234\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMFCMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08235\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTDR\_TIMFCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08236\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTDR\_TIMFCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTDR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08238\ \textcolor{comment}{/*\ Slave\ Timer\ E\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08239\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP1\_Pos\ \ \ \ \ \ \ (19U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08240\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMACMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08241\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08242\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP2\_Pos\ \ \ \ \ \ \ (20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08243\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMACMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08244\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08245\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP4\_Pos\ \ \ \ \ \ \ (21U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08246\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMACMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08247\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMACMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMACMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08249\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP1\_Pos\ \ \ \ \ \ \ (22U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08250\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMBCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08251\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08252\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP2\_Pos\ \ \ \ \ \ \ (23U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08253\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMBCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08254\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08255\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP4\_Pos\ \ \ \ \ \ \ (24U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08256\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMBCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08257\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMBCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMBCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08259\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP1\_Pos\ \ \ \ \ \ \ (25U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08260\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMCCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08261\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08262\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP2\_Pos\ \ \ \ \ \ \ (26U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08263\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMCCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08264\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08265\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP4\_Pos\ \ \ \ \ \ \ (27U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08266\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMCCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08267\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMCCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMCCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08269\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP1\_Pos\ \ \ \ \ \ \ (28U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08270\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMDCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08271\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08272\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP2\_Pos\ \ \ \ \ \ \ (29U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08273\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMDCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08274\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08275\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP4\_Pos\ \ \ \ \ \ \ (30U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08276\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMDCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08277\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMDCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMDCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08279\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMFCMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08280\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMFCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTER\_TIMFCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08281\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTER\_TIMFCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTER\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08283\ \textcolor{comment}{/*\ Slave\ Timer\ F\ reset\ enable\ bits\ upon\ other\ slave\ timers\ events\ */}}
\DoxyCodeLine{08284\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP1\_Pos\ \ \ \ \ \ \ (19U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08285\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMACMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08286\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08287\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP2\_Pos\ \ \ \ \ \ \ (20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08288\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMACMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08289\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08290\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP4\_Pos\ \ \ \ \ \ \ (21U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08291\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMACMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08292\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMACMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMACMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08294\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP1\_Pos\ \ \ \ \ \ \ (22U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08295\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMBCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08296\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08297\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP2\_Pos\ \ \ \ \ \ \ (23U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08298\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMBCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08299\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08300\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP4\_Pos\ \ \ \ \ \ \ (24U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08301\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMBCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08302\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMBCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMBCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08304\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP1\_Pos\ \ \ \ \ \ \ (25U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08305\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMCCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08306\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08307\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP2\_Pos\ \ \ \ \ \ \ (26U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08308\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMCCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08309\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08310\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP4\_Pos\ \ \ \ \ \ \ (27U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08311\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMCCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08312\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMCCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMCCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08314\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP1\_Pos\ \ \ \ \ \ \ (28U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08315\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMDCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08316\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08317\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP2\_Pos\ \ \ \ \ \ \ (29U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08318\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMDCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08319\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08320\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP4\_Pos\ \ \ \ \ \ \ (30U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08321\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMDCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08322\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMDCMP4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMDCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08324\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMECMP2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08325\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_RSTFR\_TIMECMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08326\ \textcolor{preprocessor}{\#define\ HRTIM\_RSTFR\_TIMECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_RSTFR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08328\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Timer\ Chopper\ register\ *************************/}}
\DoxyCodeLine{08329\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08330\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_CHPR\_CARFRQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08331\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CHPR\_CARFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08332\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CHPR\_CARFRQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08333\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CHPR\_CARFRQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08334\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CHPR\_CARFRQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08335\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARFRQ\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_CHPR\_CARFRQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08337\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08338\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_CHPR\_CARDTY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08339\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CHPR\_CARDTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08340\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CHPR\_CARDTY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08341\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CHPR\_CARDTY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08342\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_CARDTY\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CHPR\_CARDTY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08344\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08345\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_CHPR\_STRPW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08346\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CHPR\_STRPW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08347\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CHPR\_STRPW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08348\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CHPR\_STRPW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08349\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CHPR\_STRPW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08350\ \textcolor{preprocessor}{\#define\ HRTIM\_CHPR\_STRPW\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_CHPR\_STRPW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08352\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Timer\ Capture\ 1\ control\ register\ ***************/}}
\DoxyCodeLine{08353\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_SWCPT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08354\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_SWCPT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_SWCPT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08355\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_SWCPT\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_SWCPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08356\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_UPDCPT\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08357\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_UPDCPT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_UPDCPT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08358\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_UPDCPT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_UPDCPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08359\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV1CPT\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{08360\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV1CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV1CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08361\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV1CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV1CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08362\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV2CPT\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{08363\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV2CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV2CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08364\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV2CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV2CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08365\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV3CPT\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{08366\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV3CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV3CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08367\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV3CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV3CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08368\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV4CPT\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{08369\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV4CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV4CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08370\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV4CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV4CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08371\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV5CPT\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{08372\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV5CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV5CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08373\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV5CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV5CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08374\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV6CPT\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{08375\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV6CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV6CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08376\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV6CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV6CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08377\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV7CPT\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{08378\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV7CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV7CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08379\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV7CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV7CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08380\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV8CPT\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{08381\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV8CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV8CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08382\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV8CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV8CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08383\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV9CPT\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{08384\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV9CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV9CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08385\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV9CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV9CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08386\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV10CPT\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{08387\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV10CPT\_Msk\ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_EXEV10CPT\_Pos)\ \ \ \ }}
\DoxyCodeLine{08388\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_EXEV10CPT\ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_EXEV10CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08390\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1SET\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08391\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TF1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08392\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TF1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08393\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1RST\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08394\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TF1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08395\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TF1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TF1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08396\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP1\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{08397\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMFCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08398\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMFCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08399\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP2\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{08400\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMFCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08401\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMFCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08403\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1SET\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08404\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TA1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08405\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TA1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08406\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1RST\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08407\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TA1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08408\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TA1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08409\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP1\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{08410\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMACMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08411\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08412\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP2\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{08413\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMACMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08414\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMACMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08416\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1SET\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08417\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TB1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08418\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TB1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08419\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1RST\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08420\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TB1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08421\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TB1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TB1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08422\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP1\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{08423\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMBCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08424\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08425\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP2\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{08426\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMBCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08427\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMBCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08429\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1SET\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08430\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TC1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08431\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TC1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08432\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1RST\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08433\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TC1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08434\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TC1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TC1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08435\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP1\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{08436\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMCCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08437\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08438\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP2\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{08439\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMCCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08440\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMCCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08442\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1SET\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08443\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TD1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08444\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TD1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08445\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1RST\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08446\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TD1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08447\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TD1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TD1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08448\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP1\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{08449\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMDCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08450\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08451\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP2\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{08452\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMDCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08453\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMDCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08455\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1SET\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08456\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TE1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08457\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TE1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08458\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1RST\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{08459\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TE1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08460\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TE1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TE1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08461\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP1\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{08462\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMECMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08463\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08464\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP2\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{08465\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT1CR\_TIMECMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08466\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT1CR\_TIMECMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT1CR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08468\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Timer\ Capture\ 2\ control\ register\ ***************/}}
\DoxyCodeLine{08469\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_SWCPT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08470\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_SWCPT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_SWCPT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08471\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_SWCPT\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_SWCPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08472\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_UPDCPT\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08473\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_UPDCPT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_UPDCPT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08474\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_UPDCPT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_UPDCPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08475\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV1CPT\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{08476\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV1CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV1CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08477\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV1CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV1CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08478\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV2CPT\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{08479\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV2CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV2CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08480\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV2CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV2CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08481\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV3CPT\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{08482\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV3CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV3CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08483\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV3CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV3CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08484\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV4CPT\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{08485\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV4CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV4CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08486\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV4CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV4CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08487\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV5CPT\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{08488\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV5CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV5CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08489\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV5CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV5CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08490\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV6CPT\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{08491\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV6CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV6CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08492\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV6CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV6CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08493\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV7CPT\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{08494\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV7CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV7CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08495\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV7CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV7CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08496\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV8CPT\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{08497\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV8CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV8CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08498\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV8CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV8CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08499\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV9CPT\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{08500\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV9CPT\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV9CPT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08501\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV9CPT\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV9CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08502\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV10CPT\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{08503\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV10CPT\_Msk\ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_EXEV10CPT\_Pos)\ \ \ \ }}
\DoxyCodeLine{08504\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_EXEV10CPT\ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_EXEV10CPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08506\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1SET\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08507\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TF1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08508\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TF1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08509\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1RST\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08510\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TF1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08511\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TF1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TF1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08512\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP1\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{08513\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMFCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08514\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMFCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08515\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP2\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{08516\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMFCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08517\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMFCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMFCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08519\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1SET\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08520\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TA1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08521\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TA1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08522\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1RST\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08523\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TA1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08524\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TA1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08525\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP1\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{08526\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMACMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08527\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08528\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP2\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{08529\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMACMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08530\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMACMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08532\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1SET\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08533\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TB1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08534\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TB1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08535\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1RST\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08536\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TB1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08537\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TB1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TB1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08538\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP1\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{08539\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMBCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08540\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08541\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP2\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{08542\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMBCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08543\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMBCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08545\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1SET\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08546\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TC1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08547\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TC1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08548\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1RST\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08549\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TC1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08550\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TC1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TC1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08551\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP1\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{08552\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMCCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08553\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08554\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP2\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{08555\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMCCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08556\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMCCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMCCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08558\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1SET\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08559\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TD1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08560\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TD1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08561\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1RST\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08562\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TD1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08563\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TD1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TD1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08564\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP1\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{08565\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMDCMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08566\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMDCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08567\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP2\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{08568\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMDCMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08569\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMDCMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08571\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1SET\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08572\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1SET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TE1SET\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08573\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1SET\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TE1SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08574\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1RST\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{08575\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TE1RST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08576\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TE1RST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TE1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08577\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP1\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{08578\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMECMP1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08579\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP1\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08580\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP2\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{08581\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_CPT2CR\_TIMECMP2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08582\ \textcolor{preprocessor}{\#define\ HRTIM\_CPT2CR\_TIMECMP2\ \ \ \ \ \ \ \ \ HRTIM\_CPT2CR\_TIMECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08584\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ Timer\ Output\ register\ **************************/}}
\DoxyCodeLine{08585\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08586\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_POL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08587\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_POL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08588\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM1\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08589\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_IDLM1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08590\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_IDLM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08591\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES1\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08592\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_IDLES1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08593\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_IDLES1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08594\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT1\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08595\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT1\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_OUTR\_FAULT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08596\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT1\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_FAULT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08597\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT1\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_FAULT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08598\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT1\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_OUTR\_FAULT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08599\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP1\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08600\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_CHP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08601\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_CHP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08602\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08603\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_DIDL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08604\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_DIDL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08606\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08607\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_DTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08608\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_DTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08609\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRTEN\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{08610\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRTEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_DLYPRTEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08611\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRTEN\ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_DLYPRTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08612\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08613\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_OUTR\_DLYPRT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08614\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_DLYPRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08615\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_DLYPRT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08616\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_OUTR\_DLYPRT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08617\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DLYPRT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_OUTR\_DLYPRT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08618\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_BIAR\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08619\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_BIAR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_BIAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08620\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_BIAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_BIAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08621\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08622\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_POL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08623\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_POL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_POL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08624\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM2\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08625\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_IDLM2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08626\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_IDLM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08627\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES2\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08628\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_IDLES2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08629\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_IDLES2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_IDLES2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08630\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT2\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08631\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT2\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_OUTR\_FAULT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08632\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT2\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_FAULT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08633\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT2\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_FAULT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08634\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_FAULT2\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_OUTR\_FAULT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08635\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP2\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08636\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_CHP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08637\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_CHP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_CHP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08638\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL2\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08639\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OUTR\_DIDL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08640\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTR\_DIDL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OUTR\_DIDL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08642\ \textcolor{comment}{/****\ Bit\ definition\ for\ Timerx\ Fault\ register\ ***************************/}}
\DoxyCodeLine{08643\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT1EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08644\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT1EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT1EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08645\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT1EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08646\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT2EN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08647\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT2EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT2EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08648\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT2EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08649\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT3EN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08650\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT3EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT3EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08651\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT3EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08652\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT4EN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08653\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT4EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT4EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08654\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT4EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08655\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT5EN\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08656\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT5EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT5EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08657\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT5EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08658\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT6EN\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08659\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT6EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLT6EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08660\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLT6EN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLT6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08661\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLTLCK\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08662\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLTLCK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTR\_FLTLCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08663\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTR\_FLTLCK\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTR\_FLTLCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08665\ \textcolor{comment}{/****\ Bit\ definition\ for\ HRTIM\ Timerx\ control\ register\ 2\ ****************/}}
\DoxyCodeLine{08666\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08667\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_DCDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08668\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_DCDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08669\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDS\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08670\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_DCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08671\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_DCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08672\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDR\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08673\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_DCDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08674\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_DCDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_DCDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08675\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_UDM\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08676\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_UDM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_UDM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08677\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_UDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_UDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08678\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ROM\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08679\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ROM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR2\_ROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08680\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ROM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_ROM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08681\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ROM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_ROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08682\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ROM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR2\_ROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08683\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_OUTROM\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08684\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_OUTROM\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR2\_OUTROM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08685\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_OUTROM\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_OUTROM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08686\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_OUTROM\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_OUTROM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08687\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_OUTROM\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR2\_OUTROM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08688\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ADROM\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08689\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ADROM\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR2\_ADROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08690\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ADROM\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_ADROM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08691\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ADROM\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_ADROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08692\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_ADROM\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR2\_ADROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08693\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_BMROM\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08694\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_BMROM\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR2\_BMROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08695\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_BMROM\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_BMROM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08696\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_BMROM\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_BMROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08697\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_BMROM\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR2\_BMROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08698\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_FEROM\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08699\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_FEROM\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_TIMCR2\_FEROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08700\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_FEROM\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_FEROM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08701\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_FEROM\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_FEROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08702\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_FEROM\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_TIMCR2\_FEROM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08703\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP1\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08704\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_GTCMP1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08705\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_GTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08706\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP3\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08707\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_GTCMP3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08708\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_GTCMP3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_GTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08709\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_TRGHLF\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08710\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_TRGHLF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_TIMCR2\_TRGHLF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08711\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMCR2\_TRGHLF\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMCR2\_TRGHLF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08713\ \textcolor{comment}{/****\ Bit\ definition\ for\ Slave\ external\ event\ filtering\ \ register\ 3\ ***********/}}
\DoxyCodeLine{08714\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08715\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVACE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08716\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVACE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08717\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACRES\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08718\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACRES\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVACRES\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08719\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACRES\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVACRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08720\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVARSTM\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08721\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVARSTM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVARSTM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08722\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVARSTM\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVARSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08723\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08724\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR3\_EEVASEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08725\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVASEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08726\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVASEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08727\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR3\_EEVASEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08728\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR3\_EEVASEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08729\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVASEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR3\_EEVASEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08730\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08731\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08732\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVACNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08733\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08734\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08735\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08736\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08737\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08738\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVACNT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08739\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCE\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08740\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVBCE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08741\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVBCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08742\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCRES\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08743\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCRES\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVBCRES\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08744\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCRES\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVBCRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08745\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBRSTM\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08746\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBRSTM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVBRSTM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08747\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBRSTM\ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVBRSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08748\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08749\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EEFR3\_EEVBSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08750\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVBSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08751\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVBSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08752\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR3\_EEVBSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08753\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR3\_EEVBSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08754\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR3\_EEVBSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08755\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08756\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ HRTIM\_EEFR3\_EEVBCNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08757\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EEFR3\_EEVBCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08758\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EEFR3\_EEVBCNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08759\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EEFR3\_EEVBCNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08760\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EEFR3\_EEVBCNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08761\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EEFR3\_EEVBCNT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{08762\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08763\ \textcolor{preprocessor}{\#define\ HRTIM\_EEFR3\_EEVBCNT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ HRTIM\_EEFR3\_EEVACNT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{08765\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ control\ register\ 1\ ****************/}}
\DoxyCodeLine{08766\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_MUDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08767\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_MUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_MUDIS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08768\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_MUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_MUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08769\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TAUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08770\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TAUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TAUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08771\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TAUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TAUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08772\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TBUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08773\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TBUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TBUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08774\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TBUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TBUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08775\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TCUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08776\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TCUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TCUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08777\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TCUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TCUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08778\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TDUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08779\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TDUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TDUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08780\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TDUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TDUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08781\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TEUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08782\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TEUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TEUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08783\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TEUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TEUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08784\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TFUDIS\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08785\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TFUDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_TFUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08786\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_TFUDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_TFUDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08787\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08788\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_CR1\_ADC1USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08789\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_ADC1USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08790\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_ADC1USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08791\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CR1\_ADC1USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08792\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC1USRC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CR1\_ADC1USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08793\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08794\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_CR1\_ADC2USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08795\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_ADC2USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08796\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_ADC2USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08797\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CR1\_ADC2USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08798\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC2USRC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CR1\_ADC2USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08799\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08800\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_CR1\_ADC3USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08801\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_ADC3USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08802\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_ADC3USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08803\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CR1\_ADC3USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08804\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC3USRC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_CR1\_ADC3USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08805\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08806\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_CR1\_ADC4USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08807\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR1\_ADC4USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08808\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR1\_ADC4USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08809\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_CR1\_ADC4USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08810\ \textcolor{preprocessor}{\#define\ HRTIM\_CR1\_ADC4USRC\_2\ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ HRTIM\_CR1\_ADC4USRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{08812\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ control\ register\ 2\ ****************/}}
\DoxyCodeLine{08813\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MSWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08814\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_MSWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08815\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MSWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_MSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08816\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TASWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08817\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TASWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TASWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08818\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TASWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TASWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08819\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBSWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08820\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TBSWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08821\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBSWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TBSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08822\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCSWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08823\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TCSWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08824\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCSWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TCSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08825\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDSWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08826\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TDSWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08827\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDSWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TDSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08828\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TESWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08829\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TESWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TESWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08830\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TESWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TESWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08831\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFSWU\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08832\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TFSWU\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08833\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFSWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TFSWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08834\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08835\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_MRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08836\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_MRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_MRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08837\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TARST\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{08838\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TARST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TARST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08839\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08840\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08841\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TBRST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08842\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08843\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{08844\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TCRST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08845\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08846\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08847\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TDRST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08848\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08849\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TERST\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08850\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TERST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TERST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08851\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TERST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08852\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08853\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_TFRST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08854\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_TFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_TFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08855\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08856\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08857\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08858\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08859\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPB\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08860\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08861\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08862\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08863\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08864\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08865\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08866\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08867\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08868\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08869\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08870\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08871\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_CR2\_SWPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08872\ \textcolor{preprocessor}{\#define\ HRTIM\_CR2\_SWPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_CR2\_SWPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08874\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ interrupt\ status\ register\ *********/}}
\DoxyCodeLine{08875\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08876\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08877\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08878\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08879\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08880\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08881\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08882\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08883\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08884\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08885\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08886\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08887\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08888\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08889\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08890\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_SYSFLT\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08891\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_SYSFLT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_SYSFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08892\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_SYSFLT\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_SYSFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08893\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08894\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_FLT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08895\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_FLT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_FLT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08896\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_DLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08897\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_DLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_DLLRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08898\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_DLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_DLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08899\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_BMPER\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08900\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_BMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ISR\_BMPER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08901\ \textcolor{preprocessor}{\#define\ HRTIM\_ISR\_BMPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ISR\_BMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08903\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ interrupt\ clear\ register\ **********/}}
\DoxyCodeLine{08904\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT1C\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08905\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT1C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT1C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08906\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT1C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08907\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT2C\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08908\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT2C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT2C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08909\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT2C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08910\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT3C\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08911\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT3C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT3C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08912\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT3C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT3C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08913\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT4C\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08914\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT4C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT4C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08915\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT4C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT4C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08916\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT5C\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08917\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT5C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT5C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08918\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT5C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT5C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08919\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_SYSFLTC\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08920\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_SYSFLTC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_SYSFLTC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08921\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_SYSFLTC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_SYSFLTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08923\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT6C\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08924\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT6C\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_FLT6C\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08925\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_FLT6C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_FLT6C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08927\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_DLLRDYC\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08928\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_DLLRDYC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_DLLRDYC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08929\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_DLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_DLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08930\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_BMPERC\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08931\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_BMPERC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ICR\_BMPERC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08932\ \textcolor{preprocessor}{\#define\ HRTIM\_ICR\_BMPERC\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ICR\_BMPERC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08934\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ interrupt\ enable\ register\ *********/}}
\DoxyCodeLine{08935\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08936\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08937\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08938\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08939\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08940\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08941\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08942\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08943\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08944\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08945\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08946\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08947\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08948\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08949\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08950\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_SYSFLT\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08951\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_SYSFLT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_SYSFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08952\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_SYSFLT\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_SYSFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08953\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08954\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_FLT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08955\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_FLT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_FLT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08957\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_DLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08958\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_DLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_DLLRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08959\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_DLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_DLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08960\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_BMPER\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08961\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_BMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_IER\_BMPER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08962\ \textcolor{preprocessor}{\#define\ HRTIM\_IER\_BMPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_IER\_BMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08964\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ output\ enable\ register\ ************/}}
\DoxyCodeLine{08965\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA1OEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08966\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TA1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08967\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TA1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08968\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA2OEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08969\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TA2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08970\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TA2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TA2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08971\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB1OEN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08972\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TB1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08973\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TB1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08974\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB2OEN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08975\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TB2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08976\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TB2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TB2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08977\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC1OEN\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08978\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TC1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08979\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TC1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08980\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC2OEN\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08981\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TC2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08982\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TC2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TC2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08983\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD1OEN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08984\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TD1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08985\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TD1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08986\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD2OEN\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08987\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TD2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08988\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TD2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TD2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08989\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE1OEN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08990\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TE1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08991\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TE1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08992\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE2OEN\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{08993\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TE2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08994\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TE2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TE2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08995\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF1OEN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08996\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF1OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TF1OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08997\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF1OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TF1OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{08998\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF2OEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{08999\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF2OEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_OENR\_TF2OEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09000\ \textcolor{preprocessor}{\#define\ HRTIM\_OENR\_TF2OEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_OENR\_TF2OEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09002\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ output\ disable\ register\ ***********/}}
\DoxyCodeLine{09003\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA1ODIS\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09004\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TA1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09005\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TA1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09006\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA2ODIS\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09007\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TA2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09008\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TA2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TA2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09009\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB1ODIS\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09010\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TB1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09011\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TB1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09012\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB2ODIS\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09013\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TB2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09014\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TB2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TB2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09015\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC1ODIS\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09016\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TC1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09017\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TC1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09018\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC2ODIS\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09019\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TC2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09020\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TC2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TC2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09021\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD1ODIS\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09022\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TD1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09023\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TD1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09024\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD2ODIS\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09025\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TD2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09026\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TD2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TD2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09027\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE1ODIS\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09028\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TE1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09029\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TE1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09030\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE2ODIS\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09031\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TE2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09032\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TE2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TE2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09033\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF1ODIS\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09034\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF1ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TF1ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09035\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF1ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TF1ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09036\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF2ODIS\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09037\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF2ODIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODISR\_TF2ODIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09038\ \textcolor{preprocessor}{\#define\ HRTIM\_ODISR\_TF2ODIS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODISR\_TF2ODIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09040\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ output\ disable\ status\ register\ *****/}}
\DoxyCodeLine{09041\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA1ODS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09042\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TA1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09043\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TA1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09044\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA2ODS\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09045\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TA2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09046\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TA2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TA2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09047\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB1ODS\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09048\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TB1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09049\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TB1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09050\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB2ODS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09051\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TB2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09052\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TB2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TB2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09053\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC1ODS\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09054\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TC1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09055\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TC1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09056\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC2ODS\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09057\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TC2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09058\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TC2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TC2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09059\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD1ODS\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09060\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TD1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09061\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TD1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09062\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD2ODS\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09063\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TD2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09064\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TD2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TD2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09065\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE1ODS\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09066\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TE1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09067\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TE1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09068\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE2ODS\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09069\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TE2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09070\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TE2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TE2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09071\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF1ODS\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09072\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF1ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TF1ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09073\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF1ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TF1ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09074\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF2ODS\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09075\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF2ODS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ODSR\_TF2ODS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09076\ \textcolor{preprocessor}{\#define\ HRTIM\_ODSR\_TF2ODS\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ODSR\_TF2ODS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09078\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ Burst\ mode\ control\ register\ ********/}}
\DoxyCodeLine{09079\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09080\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09081\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09082\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMOM\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09083\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMOM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BMOM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09084\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMOM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BMOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09085\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09086\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_BMCR\_BMCLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09087\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BMCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09088\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BMCLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09089\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_BMCR\_BMCLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09090\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_BMCR\_BMCLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09091\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMCLK\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_BMCR\_BMCLK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09092\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09093\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_BMCR\_BMPRSC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09094\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BMPRSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09095\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BMPRSC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09096\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_BMCR\_BMPRSC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09097\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_BMCR\_BMPRSC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09098\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPRSC\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_BMCR\_BMPRSC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09099\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPREN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09100\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPREN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BMPREN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09101\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMPREN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BMPREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09102\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_MTBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09103\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_MTBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_MTBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09104\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_MTBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_MTBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09105\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TABM\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09106\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TABM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TABM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09107\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TABM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TABM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09108\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TBBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09109\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TBBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TBBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09110\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TBBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TBBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09111\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TCBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09112\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TCBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TCBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09113\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TCBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TCBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09114\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TDBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09115\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TDBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TDBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09116\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TDBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TDBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09117\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TEBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09118\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TEBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TEBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09119\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TEBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TEBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09121\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TFBM\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09122\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TFBM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_TFBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09123\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_TFBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_TFBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09125\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMSTAT\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09126\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMSTAT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMCR\_BMSTAT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09127\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCR\_BMSTAT\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCR\_BMSTAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09129\ \textcolor{comment}{/****\ Bit\ definition\ for\ Common\ HRTIM\ Timer\ Burst\ mode\ Trigger\ register\ *******/}}
\DoxyCodeLine{09130\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09131\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09132\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09133\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTRST\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09134\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTRST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09135\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTRST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09136\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTREP\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09137\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTREP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTREP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09138\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTREP\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09139\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09140\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTCMP1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09141\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP1\ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09142\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP2\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09143\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTCMP2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09144\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP2\ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09145\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP3\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09146\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTCMP3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09147\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP3\ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09148\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP4\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09149\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_MSTCMP4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09150\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_MSTCMP4\ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_MSTCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09151\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TARST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09152\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TARST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TARST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09153\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TARST\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09154\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAREP\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09155\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TAREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09156\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TAREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09157\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP1\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09158\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TACMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09159\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TACMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09160\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09161\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TACMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09162\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TACMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TACMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09163\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBRST\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09164\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TBRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09165\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBRST\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09166\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBREP\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09167\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TBREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09168\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TBREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09169\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP1\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09170\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TBCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09171\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TBCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09172\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP2\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09173\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TBCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09174\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TBCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TBCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09175\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCRST\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09176\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TCRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09177\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCRST\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09178\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCREP\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09179\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TCREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09180\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TCREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09181\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCCMP1\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09182\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TCCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09183\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TCCMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TCCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09184\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFRST\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09185\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TFRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09186\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFRST\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09187\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDRST\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09188\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TDRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09189\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDRST\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09190\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDREP\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09191\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TDREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09192\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TDREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09193\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFREP\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09194\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TFREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09195\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TFREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09196\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDCMP2\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09197\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDCMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TDCMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09198\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDCMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TDCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09199\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFCMP1\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09200\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFCMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TFCMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09201\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TFCMP1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TFCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09202\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TEREP\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09203\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TEREP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TEREP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09204\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TEREP\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TEREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09205\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP1\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09206\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TECMP1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09207\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TECMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09208\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP2\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09209\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TECMP2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09210\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TECMP2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TECMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09211\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAEEV7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09212\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAEEV7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TAEEV7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09213\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TAEEV7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TAEEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09214\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDEEV8\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09215\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDEEV8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_TDEEV8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09216\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_TDEEV8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_TDEEV8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09217\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV7\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09218\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_EEV7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09219\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV7\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_EEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09220\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV8\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09221\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_EEV8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09222\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_EEV8\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_EEV8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09223\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_OCHPEV\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09224\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_OCHPEV\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BMTRGR\_OCHPEV\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09225\ \textcolor{preprocessor}{\#define\ HRTIM\_BMTRGR\_OCHPEV\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMTRGR\_OCHPEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09227\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_BMCMPR\ register\ \ ***************/}}
\DoxyCodeLine{09228\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCMPR\_BMCMPR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09229\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCMPR\_BMCMPR\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ HRTIM\_BMCMPR\_BMCMPR\_Pos)\ \ \ \ }}
\DoxyCodeLine{09230\ \textcolor{preprocessor}{\#define\ HRTIM\_BMCMPR\_BMCMPR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMCMPR\_BMCMPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09232\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_BMPER\ register\ \ ****************/}}
\DoxyCodeLine{09233\ \textcolor{preprocessor}{\#define\ HRTIM\_BMPER\_BMPER\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09234\ \textcolor{preprocessor}{\#define\ HRTIM\_BMPER\_BMPER\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ HRTIM\_BMPER\_BMPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09235\ \textcolor{preprocessor}{\#define\ HRTIM\_BMPER\_BMPER\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BMPER\_BMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09237\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_EECR1\ register\ \ ****************/}}
\DoxyCodeLine{09238\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09239\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE1SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09240\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE1SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09241\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE1SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09242\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE1SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09243\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1POL\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09244\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE1POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09245\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE1POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09246\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SNS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09247\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE1SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09248\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE1SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09249\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE1SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09250\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE1SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09251\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1FAST\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09252\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1FAST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE1FAST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09253\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE1FAST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE1FAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09255\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SRC\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09256\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE2SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09257\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE2SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09258\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE2SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09259\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE2SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09260\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2POL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09261\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE2POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09262\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE2POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09263\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SNS\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09264\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE2SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09265\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE2SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09266\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE2SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09267\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE2SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09268\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2FAST\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09269\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2FAST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE2FAST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09270\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE2FAST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE2FAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09272\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SRC\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09273\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE3SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09274\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE3SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09275\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE3SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09276\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE3SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09277\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3POL\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09278\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE3POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09279\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE3POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09280\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SNS\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09281\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE3SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09282\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE3SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09283\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE3SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09284\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE3SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09285\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3FAST\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09286\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3FAST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE3FAST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09287\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE3FAST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE3FAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09289\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SRC\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09290\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE4SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09291\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE4SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09292\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE4SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09293\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE4SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09294\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4POL\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09295\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE4POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09296\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE4POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09297\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SNS\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09298\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE4SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09299\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE4SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09300\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE4SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09301\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE4SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09302\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4FAST\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09303\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4FAST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE4FAST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09304\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE4FAST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE4FAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09306\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SRC\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09307\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE5SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09308\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE5SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09309\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE5SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09310\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE5SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09311\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5POL\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09312\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE5POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09313\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE5POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09314\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SNS\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09315\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR1\_EE5SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09316\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE5SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09317\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE5SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09318\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR1\_EE5SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09319\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5FAST\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09320\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5FAST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR1\_EE5FAST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09321\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR1\_EE5FAST\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR1\_EE5FAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09323\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_EECR2\ register\ \ ****************/}}
\DoxyCodeLine{09324\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09325\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE6SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09326\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE6SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09327\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE6SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09328\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE6SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09329\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6POL\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09330\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE6POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09331\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE6POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09332\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SNS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09333\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE6SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09334\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE6SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09335\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE6SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09336\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE6SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE6SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09338\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SRC\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09339\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE7SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09340\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE7SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09341\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE7SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09342\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE7SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09343\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7POL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09344\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE7POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09345\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE7POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09346\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SNS\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09347\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE7SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09348\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE7SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09349\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE7SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09350\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE7SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE7SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09352\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SRC\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09353\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE8SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09354\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE8SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09355\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE8SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09356\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE8SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09357\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8POL\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09358\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE8POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09359\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE8POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09360\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SNS\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09361\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE8SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09362\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE8SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09363\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE8SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09364\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE8SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE8SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09366\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SRC\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09367\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SRC\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE9SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09368\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SRC\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE9SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09369\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SRC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE9SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09370\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SRC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE9SRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09371\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9POL\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09372\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9POL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE9POL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09373\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9POL\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE9POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09374\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SNS\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09375\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SNS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE9SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09376\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SNS\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE9SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09377\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SNS\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE9SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09378\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE9SNS\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE9SNS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09380\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SRC\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09381\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SRC\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE10SRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09382\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE10SRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09383\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SRC\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE10SRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09384\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SRC\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE10SRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09385\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10POL\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09386\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10POL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE10POL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09387\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10POL\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE10POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09388\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SNS\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09389\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SNS\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR2\_EE10SNS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09390\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SNS\ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR2\_EE10SNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09391\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SNS\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR2\_EE10SNS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09392\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR2\_EE10SNS\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR2\_EE10SNS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09394\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_EECR3\ register\ \ ****************/}}
\DoxyCodeLine{09395\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09396\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EECR3\_EE6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09397\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EE6F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09398\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EE6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09399\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EE6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09400\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EECR3\_EE6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09401\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE6F\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EECR3\_EE6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09402\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09403\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EECR3\_EE7F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09404\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EE7F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09405\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EE7F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09406\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EE7F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09407\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EECR3\_EE7F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09408\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE7F\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EECR3\_EE7F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09409\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09410\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EECR3\_EE8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09411\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EE8F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09412\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EE8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09413\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EE8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09414\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EECR3\_EE8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09415\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE8F\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EECR3\_EE8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09416\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09417\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EECR3\_EE9F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09418\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EE9F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09419\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EE9F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09420\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EE9F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09421\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EECR3\_EE9F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09422\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE9F\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EECR3\_EE9F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09423\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09424\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_EECR3\_EE10F\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09425\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EE10F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09426\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EE10F\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09427\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EE10F\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09428\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_EECR3\_EE10F\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09429\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EE10F\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_EECR3\_EE10F\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09430\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EEVSD\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09431\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EEVSD\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_EECR3\_EEVSD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09432\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EEVSD\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EECR3\_EEVSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09433\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EEVSD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_EECR3\_EEVSD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09434\ \textcolor{preprocessor}{\#define\ HRTIM\_EECR3\_EEVSD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_EECR3\_EEVSD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09436\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC1R\ register\ \ ****************/}}
\DoxyCodeLine{09437\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09438\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1MC1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09439\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1MC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09440\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC2\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09441\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1MC2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09442\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1MC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09443\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC3\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09444\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1MC3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09445\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1MC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09446\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09447\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1MC4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09448\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MC4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1MC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09449\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MPER\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09450\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MPER\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1MPER\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09451\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1MPER\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09452\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV1\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09453\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1EEV1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09454\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1EEV1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09455\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV2\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09456\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1EEV2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09457\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1EEV2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09458\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV3\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09459\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1EEV3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09460\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1EEV3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09461\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09462\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1EEV4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09463\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1EEV4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09464\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV5\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09465\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1EEV5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09466\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1EEV5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1EEV5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09468\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09469\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TFC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09470\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TFC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09472\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC3\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09473\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TAC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09474\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TAC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09475\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09476\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TAC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09477\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TAC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09478\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAPER\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09479\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TAPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09480\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TAPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TAPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09481\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TARST\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09482\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TARST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TARST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09483\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TARST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09485\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC3\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09486\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TFC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09487\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TFC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09489\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC3\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09490\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TBC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09491\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TBC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09492\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC4\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09493\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TBC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09494\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TBC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09495\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBPER\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09496\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TBPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09497\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TBPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09498\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBRST\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09499\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TBRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09500\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TBRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09502\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC4\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09503\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TFC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09504\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TFC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09506\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC3\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09507\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TCC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09508\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TCC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09509\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC4\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09510\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TCC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09511\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TCC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09512\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCPER\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09513\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TCPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09514\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TCPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TCPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09516\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFPER\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09517\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TFPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09518\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TFPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09520\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC3\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09521\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TDC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09522\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TDC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09523\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC4\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09524\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TDC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09525\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TDC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09526\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDPER\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09527\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TDPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09528\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TDPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TDPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09530\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFRST\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09531\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TFRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09532\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TFRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09534\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC3\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09535\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TEC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09536\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TEC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09537\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC4\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09538\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TEC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09539\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TEC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09540\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEPER\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09541\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC1R\_AD1TEPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09542\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC1R\_AD1TEPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC1R\_AD1TEPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09544\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC2R\ register\ \ ****************/}}
\DoxyCodeLine{09545\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09546\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2MC1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09547\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2MC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09548\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC2\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09549\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2MC2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09550\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2MC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09551\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC3\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09552\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2MC3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09553\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2MC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09554\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09555\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2MC4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09556\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MC4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2MC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09557\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MPER\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09558\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MPER\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2MPER\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09559\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2MPER\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09560\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV6\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09561\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2EEV6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09562\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2EEV6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09563\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV7\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09564\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2EEV7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09565\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2EEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09566\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV8\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09567\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2EEV8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09568\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2EEV8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09569\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV9\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09570\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2EEV9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09571\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2EEV9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09572\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV10\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09573\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2EEV10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09574\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2EEV10\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2EEV10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09575\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09576\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TAC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09577\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TAC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09579\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC2\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09580\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TFC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09581\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TFC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09583\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09584\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TAC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09585\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TAC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09586\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAPER\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09587\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TAPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09588\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TAPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TAPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09589\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC2\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09590\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TBC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09591\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TBC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09593\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC3\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09594\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TFC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09595\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TFC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09597\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC4\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09598\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TBC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09599\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TBC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09600\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBPER\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09601\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TBPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09602\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TBPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TBPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09603\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC2\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09604\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TCC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09605\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TCC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09607\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC4\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09608\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TFC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09609\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TFC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09611\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC4\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09612\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TCC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09613\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TCC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09614\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCPER\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09615\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TCPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09616\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TCPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09617\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCRST\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09618\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TCRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09619\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TCRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09620\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC2\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09621\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TDC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09622\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TDC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09624\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFPER\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09625\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TFPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09626\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TFPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TFPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09628\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC4\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09629\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TDC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09630\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TDC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09631\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDPER\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09632\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TDPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09633\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TDPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09634\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDRST\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09635\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TDRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09636\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TDRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09637\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC2\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09638\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TEC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09639\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TEC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09640\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC3\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09641\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TEC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09642\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TEC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09643\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC4\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09644\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TEC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09645\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TEC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TEC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09646\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TERST\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09647\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TERST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC2R\_AD2TERST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09648\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC2R\_AD2TERST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC2R\_AD2TERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09650\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC3R\ register\ \ ****************/}}
\DoxyCodeLine{09651\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09652\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3MC1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09653\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3MC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09654\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC2\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09655\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3MC2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09656\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3MC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09657\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC3\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09658\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3MC3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09659\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3MC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09660\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09661\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3MC4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09662\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MC4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3MC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09663\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MPER\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09664\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MPER\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3MPER\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09665\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3MPER\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09666\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV1\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09667\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3EEV1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09668\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV1\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3EEV1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09669\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV2\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09670\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3EEV2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09671\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3EEV2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09672\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV3\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09673\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3EEV3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09674\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3EEV3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09675\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09676\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3EEV4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09677\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3EEV4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09678\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV5\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09679\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3EEV5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09680\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3EEV5\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3EEV5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09682\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09683\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TFC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09684\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TFC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09686\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC3\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09687\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TAC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09688\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TAC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09689\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09690\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TAC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09691\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TAC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09692\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAPER\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09693\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TAPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09694\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TAPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TAPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09695\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TARST\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09696\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TARST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TARST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09697\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TARST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09699\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC3\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09700\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TFC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09701\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TFC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09703\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC3\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09704\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TBC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09705\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TBC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09706\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC4\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09707\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TBC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09708\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TBC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09709\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBPER\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09710\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TBPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09711\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TBPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09712\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBRST\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09713\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TBRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09714\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TBRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09716\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC4\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09717\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TFC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09718\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TFC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09720\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC3\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09721\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TCC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09722\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TCC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09723\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC4\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09724\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TCC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09725\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TCC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09726\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCPER\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09727\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TCPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09728\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TCPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TCPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09730\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFPER\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09731\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TFPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09732\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TFPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09734\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC3\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09735\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TDC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09736\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TDC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09737\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC4\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09738\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TDC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09739\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TDC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09740\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDPER\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09741\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TDPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09742\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TDPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TDPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09744\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFRST\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09745\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TFRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09746\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TFRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09748\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC3\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09749\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TEC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09750\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TEC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09751\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC4\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09752\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TEC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09753\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TEC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09754\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEPER\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09755\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC3R\_AD3TEPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09756\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC3R\_AD3TEPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC3R\_AD3TEPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09758\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC4R\ register\ \ ****************/}}
\DoxyCodeLine{09759\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09760\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4MC1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09761\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4MC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09762\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC2\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09763\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4MC2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09764\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4MC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09765\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC3\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09766\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4MC3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09767\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4MC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09768\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09769\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4MC4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09770\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MC4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4MC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09771\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MPER\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09772\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MPER\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4MPER\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09773\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4MPER\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09774\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV6\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09775\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4EEV6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09776\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV6\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4EEV6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09777\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV7\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09778\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4EEV7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09779\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV7\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4EEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09780\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV8\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09781\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4EEV8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09782\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV8\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4EEV8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09783\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV9\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09784\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4EEV9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09785\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV9\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4EEV9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09786\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV10\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09787\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4EEV10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09788\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4EEV10\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4EEV10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09789\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC2\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09790\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TAC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09791\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TAC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09793\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC2\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09794\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TFC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09795\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TFC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09797\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09798\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TAC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09799\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TAC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09800\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAPER\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09801\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TAPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09802\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TAPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TAPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09803\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC2\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09804\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TBC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09805\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TBC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09807\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC3\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09808\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TFC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09809\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TFC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09811\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC4\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09812\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TBC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09813\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TBC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09814\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBPER\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09815\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TBPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09816\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TBPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TBPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09817\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC2\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09818\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TCC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09819\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TCC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09821\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC4\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09822\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TFC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09823\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TFC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09825\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC4\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09826\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TCC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09827\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TCC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09828\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCPER\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09829\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TCPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09830\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TCPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09831\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCRST\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09832\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TCRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09833\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TCRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09834\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC2\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{09835\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TDC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09836\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TDC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09838\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFPER\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09839\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TFPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09840\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TFPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TFPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09842\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC4\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09843\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TDC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09844\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TDC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09845\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDPER\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09846\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDPER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TDPER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09847\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDPER\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TDPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09848\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDRST\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09849\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TDRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09850\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TDRST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09851\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC2\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09852\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TEC2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09853\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TEC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09854\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC3\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{09855\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TEC3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09856\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC3\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TEC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09857\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC4\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{09858\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TEC4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09859\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TEC4\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TEC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09860\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TERST\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{09861\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TERST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_ADC4R\_AD4TERST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{09862\ \textcolor{preprocessor}{\#define\ HRTIM\_ADC4R\_AD4TERST\ \ \ \ \ \ \ \ \ \ HRTIM\_ADC4R\_AD4TERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09864\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_DLLCR\ register\ \ ****************/}}
\DoxyCodeLine{09865\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CAL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09866\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DLLCR\_CAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09867\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DLLCR\_CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09868\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09869\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DLLCR\_CALEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09870\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALEN\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DLLCR\_CALEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09871\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALRTE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09872\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALRTE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_DLLCR\_CALRTE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09873\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALRTE\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_DLLCR\_CALRTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09874\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALRTE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_DLLCR\_CALRTE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09875\ \textcolor{preprocessor}{\#define\ HRTIM\_DLLCR\_CALRTE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_DLLCR\_CALRTE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09877\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_FLTINR1\ register\ \ ***************/}}
\DoxyCodeLine{09878\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1E\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09879\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT1E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09880\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09881\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1P\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09882\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT1P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09883\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09884\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1SRC\_0\_Pos\ \ \ (2U)}}
\DoxyCodeLine{09885\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT1SRC\_0\_Pos)\ \ \ }}
\DoxyCodeLine{09886\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT1SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09887\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09888\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR1\_FLT1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09889\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09890\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09891\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR1\_FLT1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09892\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR1\_FLT1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09893\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR1\_FLT1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09894\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1LCK\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{09895\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT1LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09896\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT1LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT1LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09897\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2E\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09898\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT2E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09899\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09900\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2P\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09901\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT2P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09902\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09903\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2SRC\_0\_Pos\ \ \ (10U)}}
\DoxyCodeLine{09904\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT2SRC\_0\_Pos)\ \ \ \ }}
\DoxyCodeLine{09905\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT2SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09906\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09907\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR1\_FLT2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09908\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09909\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09910\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR1\_FLT2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09911\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR1\_FLT2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09912\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR1\_FLT2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09913\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2LCK\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{09914\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT2LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09915\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT2LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT2LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09916\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3E\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09917\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT3E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09918\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09919\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3P\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09920\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT3P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09921\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09922\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3SRC\_0\_Pos\ \ \ (18U)}}
\DoxyCodeLine{09923\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT3SRC\_0\_Pos)\ \ \ }}
\DoxyCodeLine{09924\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT3SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09925\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09926\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR1\_FLT3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09927\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09928\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09929\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR1\_FLT3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09930\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR1\_FLT3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09931\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR1\_FLT3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09932\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3LCK\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{09933\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT3LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09934\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT3LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT3LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09935\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4E\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09936\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT4E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09937\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09938\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4P\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{09939\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT4P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09940\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09941\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4SRC\_0\_Pos\ \ \ (26U)}}
\DoxyCodeLine{09942\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT4SRC\_0\_Pos)\ \ \ \ }}
\DoxyCodeLine{09943\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT4SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09944\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09945\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR1\_FLT4F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09946\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09947\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT4F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09948\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR1\_FLT4F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09949\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR1\_FLT4F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09950\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR1\_FLT4F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09951\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4LCK\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{09952\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR1\_FLT4LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09953\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR1\_FLT4LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR1\_FLT4LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09955\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_FLTINR2\ register\ \ ***************/}}
\DoxyCodeLine{09956\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5E\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09957\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09958\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09959\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5P\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09960\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09961\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09962\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_0\_Pos\ \ \ (2U)}}
\DoxyCodeLine{09963\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5SRC\_0\_Pos)\ \ \ }}
\DoxyCodeLine{09964\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09965\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09966\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR2\_FLT5F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09967\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09968\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09969\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR2\_FLT5F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09970\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR2\_FLT5F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09971\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR2\_FLT5F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09972\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5LCK\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{09973\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09974\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09975\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6E\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09976\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6E\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09977\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6E\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09978\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6P\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09979\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6P\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6P\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09980\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6P\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09981\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_0\_Pos\ \ \ (10U)}}
\DoxyCodeLine{09982\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_0\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6SRC\_0\_Pos)\ \ \ }}
\DoxyCodeLine{09983\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_0\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6SRC\_0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09984\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09985\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR2\_FLT6F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09986\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09987\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09988\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR2\_FLT6F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09989\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR2\_FLT6F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09990\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6F\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR2\_FLT6F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{09991\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6LCK\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{09992\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6LCK\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6LCK\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{09993\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6LCK\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09994\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT1SRC\_1\_Pos\ \ \ (16U)}}
\DoxyCodeLine{09995\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT1SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT1SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{09996\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT1SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT1SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{09997\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT2SRC\_1\_Pos\ \ \ (17U)}}
\DoxyCodeLine{09998\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT2SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT2SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{09999\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT2SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT2SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10000\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT3SRC\_1\_Pos\ \ \ (18U)}}
\DoxyCodeLine{10001\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT3SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT3SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{10002\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT3SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT3SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10003\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT4SRC\_1\_Pos\ \ \ (19U)}}
\DoxyCodeLine{10004\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT4SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT4SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{10005\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT4SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT4SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10006\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_1\_Pos\ \ \ (20U)}}
\DoxyCodeLine{10007\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT5SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{10008\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT5SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT5SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10009\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_1\_Pos\ \ \ (21U)}}
\DoxyCodeLine{10010\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_1\_Msk\ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLT6SRC\_1\_Pos)\ \ \ }}
\DoxyCodeLine{10011\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLT6SRC\_1\ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLT6SRC\_1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10012\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLTSD\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10013\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLTSD\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ HRTIM\_FLTINR2\_FLTSD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10014\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLTSD\ \ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR2\_FLTSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10015\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLTSD\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR2\_FLTSD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10016\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR2\_FLTSD\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR2\_FLTSD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10018\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_FLTINR3\ register\ \ ***************/}}
\DoxyCodeLine{10019\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{10020\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT1BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10021\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT1BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10022\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{10023\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT1BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10024\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT1BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10025\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10026\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR3\_FLT1CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10027\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT1CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10028\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT1CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10029\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR3\_FLT1CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10030\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR3\_FLT1CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10031\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR3\_FLT1CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10032\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CRES\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{10033\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT1CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10034\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT1CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10035\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1RSTM\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{10036\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT1RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10037\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT1RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT1RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10038\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKE\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{10039\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT2BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10040\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT2BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10041\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKS\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{10042\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT2BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10043\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT2BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10044\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10045\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR3\_FLT2CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10046\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT2CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10047\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT2CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10048\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR3\_FLT2CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10049\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR3\_FLT2CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10050\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR3\_FLT2CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10051\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CRES\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{10052\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT2CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10053\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT2CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10054\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2RSTM\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{10055\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT2RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10056\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT2RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT2RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10057\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKE\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{10058\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT3BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10059\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT3BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10060\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKS\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{10061\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT3BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10062\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT3BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10063\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10064\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR3\_FLT3CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10065\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT3CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10066\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT3CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10067\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR3\_FLT3CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10068\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR3\_FLT3CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10069\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR3\_FLT3CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10070\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CRES\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{10071\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT3CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10072\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT3CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10073\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3RSTM\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{10074\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT3RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10075\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT3RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT3RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10076\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKE\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{10077\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT4BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10078\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT4BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10079\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKS\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{10080\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT4BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10081\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT4BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10082\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{10083\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR3\_FLT4CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10084\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT4CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10085\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT4CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10086\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR3\_FLT4CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10087\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR3\_FLT4CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10088\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR3\_FLT4CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10089\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CRES\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{10090\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT4CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10091\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT4CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10092\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4RSTM\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{10093\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR3\_FLT4RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10094\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR3\_FLT4RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR3\_FLT4RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10096\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_FLTINR4\ register\ \ ***************/}}
\DoxyCodeLine{10097\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{10098\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT5BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10099\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT5BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10100\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{10101\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT5BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10102\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT5BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10103\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10104\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR4\_FLT5CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10105\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT5CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10106\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT5CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10107\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR4\_FLT5CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10108\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR4\_FLT5CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10109\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR4\_FLT5CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10110\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CRES\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{10111\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT5CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10112\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT5CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10113\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5RSTM\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{10114\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT5RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10115\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT5RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT5RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10116\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKE\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{10117\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKE\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT6BLKE\_Pos)\ \ \ }}
\DoxyCodeLine{10118\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKE\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT6BLKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10119\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKS\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{10120\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKS\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT6BLKS\_Pos)\ \ \ }}
\DoxyCodeLine{10121\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6BLKS\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT6BLKS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10122\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10123\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HRTIM\_FLTINR4\_FLT6CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10124\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\ \ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT6CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10125\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT6CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10126\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ HRTIM\_FLTINR4\_FLT6CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10127\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ HRTIM\_FLTINR4\_FLT6CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10128\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CNT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ HRTIM\_FLTINR4\_FLT6CNT\_Pos)\ \ \ \ }}
\DoxyCodeLine{10129\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CRES\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{10130\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CRES\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT6CRES\_Pos)\ \ \ }}
\DoxyCodeLine{10131\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6CRES\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT6CRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10132\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6RSTM\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{10133\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6RSTM\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_FLTINR4\_FLT6RSTM\_Pos)\ \ \ }}
\DoxyCodeLine{10134\ \textcolor{preprocessor}{\#define\ HRTIM\_FLTINR4\_FLT6RSTM\ \ \ \ \ \ \ \ \ HRTIM\_FLTINR4\_FLT6RSTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10136\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_BDMUPR\ register\ \ ***************/}}
\DoxyCodeLine{10137\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCR\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10138\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10139\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10140\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MICR\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10141\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MICR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MICR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10142\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MICR\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MICR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10143\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MDIER\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10144\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MDIER\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MDIER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10145\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MDIER\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MDIER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10146\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCNT\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10147\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCNT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCNT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10148\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCNT\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10149\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MPER\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10150\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MPER\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MPER\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10151\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MPER\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10152\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MREP\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10153\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MREP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MREP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10154\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MREP\ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10155\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP1\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10156\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCMP1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10157\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP1\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10158\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP2\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10159\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCMP2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10160\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP2\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10161\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP3\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10162\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCMP3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10163\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP3\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10164\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP4\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10165\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDMUPR\_MCMP4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10166\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMUPR\_MCMP4\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMUPR\_MCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10168\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_BDTUPR\ register\ \ ***************/}}
\DoxyCodeLine{10169\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10170\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10171\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR\ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10172\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMICR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10173\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMICR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMICR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10174\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMICR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMICR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10175\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDIER\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10176\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDIER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMDIER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10177\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDIER\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMDIER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10178\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCNT\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10179\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCNT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCNT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10180\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCNT\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10181\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMPER\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10182\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMPER\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMPER\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10183\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMPER\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10184\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMREP\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10185\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMREP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMREP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10186\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMREP\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMREP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10187\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP1\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10188\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCMP1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10189\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP1\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10190\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10191\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCMP2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10192\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP2\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10193\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP3\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10194\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCMP3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10195\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP3\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10196\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP4\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10197\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCMP4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10198\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCMP4\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10199\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDTR\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10200\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMDTR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10201\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMDTR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMDTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10202\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET1R\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{10203\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET1R\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMSET1R\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10204\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET1R\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMSET1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10205\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST1R\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{10206\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST1R\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMRST1R\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10207\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST1R\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMRST1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10208\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET2R\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{10209\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET2R\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMSET2R\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10210\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMSET2R\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMSET2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10211\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST2R\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{10212\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST2R\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMRST2R\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10213\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRST2R\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMRST2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10214\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR1\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{10215\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR1\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMEEFR1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10216\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR1\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMEEFR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10217\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR2\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{10218\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR2\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMEEFR2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10219\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR2\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMEEFR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10220\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRSTR\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10221\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRSTR\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMRSTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10222\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMRSTR\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMRSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10223\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCHPR\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10224\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCHPR\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCHPR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10225\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCHPR\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCHPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10226\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMOUTR\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{10227\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMOUTR\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMOUTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10228\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMOUTR\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMOUTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10229\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMFLTR\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10230\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMFLTR\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMFLTR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10231\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMFLTR\ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMFLTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10232\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR2\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10233\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMCR2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10234\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMCR2\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10235\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{10236\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR3\_Msk\ \ \ \ \ (0x1UL\ <<\ HRTIM\_BDTUPR\_TIMEEFR3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10237\ \textcolor{preprocessor}{\#define\ HRTIM\_BDTUPR\_TIMEEFR3\ \ \ \ \ \ \ \ \ HRTIM\_BDTUPR\_TIMEEFR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10239\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_BDMADR\ register\ \ ***************/}}
\DoxyCodeLine{10240\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMADR\_BDMADR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10241\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMADR\_BDMADR\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ HRTIM\_BDMADR\_BDMADR\_Pos)}}
\DoxyCodeLine{10242\ \textcolor{preprocessor}{\#define\ HRTIM\_BDMADR\_BDMADR\ \ \ \ \ \ \ \ \ \ \ HRTIM\_BDMADR\_BDMADR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10244\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC\ Extended\ Trigger\ register\ \ ***************/}}
\DoxyCodeLine{10245\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD5TRG\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10246\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD5TRG\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD5TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10247\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD5TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD5TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10248\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD6TRG\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10249\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD6TRG\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD6TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10250\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD6TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD6TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10251\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD7TRG\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10252\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD7TRG\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD7TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10253\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD7TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD7TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10254\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD8TRG\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10255\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD8TRG\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD8TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10256\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD8TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD8TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10257\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD9TRG\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10258\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD9TRG\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD9TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10259\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD9TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD9TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10260\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD10TRG\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{10261\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD10TRG\_Msk\ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCER\_AD10TRG\_Pos)\ \ \ \ }}
\DoxyCodeLine{10262\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCER\_AD10TRG\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCER\_AD10TRG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10264\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADC\ Trigger\ Update\ register\ \ ***************/}}
\DoxyCodeLine{10265\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD5USRC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10266\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD5USRC\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD5USRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10267\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD5USRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD5USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10268\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD6USRC\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10269\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD6USRC\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD6USRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10270\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD6USRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD6USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10271\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD7USRC\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10272\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD7USRC\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD7USRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10273\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD7USRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD7USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10274\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD8USRC\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10275\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD8USRC\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD8USRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10276\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD8USRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD8USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10277\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD9USRC\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10278\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD9USRC\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD9USRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10279\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD9USRC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD9USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10280\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD10USRC\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10281\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD10USRC\_Msk\ \ \ \ \ \ (0x7UL\ <<\ HRTIM\_ADCUR\_AD10USRC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10282\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCUR\_AD10USRC\ \ \ \ \ \ \ \ \ \ HRTIM\_ADCUR\_AD10USRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10284\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADCPS1\ ADC\ Post\ Scaler\ register\ 1\ ***************/}}
\DoxyCodeLine{10285\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD1PSC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10286\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD1PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS1\_AD1PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10287\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD1PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS1\_AD1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10288\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD2PSC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10289\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD2PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS1\_AD2PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10290\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD2PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS1\_AD2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10291\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD3PSC\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10292\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD3PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS1\_AD3PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10293\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD3PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS1\_AD3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10294\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD4PSC\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10295\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD4PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS1\_AD4PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10296\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD4PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS1\_AD4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10297\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD5PSC\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10298\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD5PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS1\_AD5PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10299\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS1\_AD5PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS1\_AD5PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10301\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ HRTIM\_ADCPS2\ ADC\ Post\ Scaler\ register\ 2\ ***************/}}
\DoxyCodeLine{10302\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD6PSC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10303\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD6PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS2\_AD6PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10304\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD6PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS2\_AD6PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10305\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD7PSC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10306\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD7PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS2\_AD7PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10307\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD7PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS2\_AD7PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10308\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD8PSC\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10309\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD8PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS2\_AD8PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10310\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD8PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS2\_AD8PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10311\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD9PSC\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10312\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD9PSC\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS2\_AD9PSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{10313\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD9PSC\ \ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS2\_AD9PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10314\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD10PSC\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10315\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD10PSC\_Msk\ \ \ \ \ \ (0x1FUL\ <<\ HRTIM\_ADCPS2\_AD10PSC\_Pos)\ \ \ }}
\DoxyCodeLine{10316\ \textcolor{preprocessor}{\#define\ HRTIM\_ADCPS2\_AD10PSC\ \ \ \ \ \ \ \ \ \ HRTIM\_ADCPS2\_AD10PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10319\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10320\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10321\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10322\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10323\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10324\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{10325\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10326\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10327\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10328\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10329\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10330\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10331\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10332\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10333\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10334\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10335\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10336\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10337\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10338\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10339\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10340\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10341\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10342\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10343\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10344\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10345\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10346\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10347\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10348\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10349\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10350\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10351\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10352\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10353\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10354\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10355\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10356\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10357\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10358\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10359\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10360\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10361\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10362\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10363\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10364\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10365\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10366\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10367\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10368\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10369\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10370\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10371\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_WUPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10372\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10373\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{10374\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10375\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10376\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10377\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10378\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10379\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10380\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10381\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10382\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{10383\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10384\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10385\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{10386\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10387\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10389\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{10390\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10391\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10392\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10393\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10394\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10395\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10396\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10397\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10398\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10399\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10400\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10401\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10402\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10403\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10404\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10405\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10406\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10407\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10408\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10409\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10410\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10411\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10412\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10413\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10414\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10415\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10416\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10417\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{10418\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10419\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10420\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{10421\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10422\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10424\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{10425\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10426\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10427\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10428\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10429\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10430\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10431\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10432\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10433\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10435\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{10436\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10437\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10438\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10439\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10440\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10441\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10442\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2NOMASK\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10443\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10444\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK01\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10445\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10446\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10447\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK02\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10448\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10449\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10450\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK03\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10451\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10452\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10453\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK04\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10454\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10455\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10456\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ (0x5UL\ <<\ I2C\_OAR2\_OA2MASK05\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10457\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10458\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10459\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK06\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10460\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10461\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10462\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MASK07\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10463\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10464\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10465\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10466\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10468\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ *******************/}}
\DoxyCodeLine{10469\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10470\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10471\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10472\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10473\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10474\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10475\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10476\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10477\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10478\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10479\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10480\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10481\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{10482\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10483\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10485\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ *******************/}}
\DoxyCodeLine{10486\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{10487\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ \ \ \ }}
\DoxyCodeLine{10488\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10489\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10490\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10491\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10492\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{10493\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10494\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10495\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{10496\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ \ \ \ }}
\DoxyCodeLine{10497\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10498\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{10499\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10500\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10502\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{10503\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10504\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10505\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10506\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10507\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10508\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10509\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10510\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10511\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10512\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10513\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10514\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10515\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10516\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10517\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10518\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10519\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10520\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10521\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10522\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10523\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10524\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10525\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10526\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10527\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10528\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10529\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10530\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10531\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10532\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10533\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10534\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10535\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10536\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10537\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10538\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10539\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10540\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10541\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10542\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10543\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10544\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10545\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10546\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10547\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10548\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10549\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10550\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10551\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10552\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10553\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10555\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{10556\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10557\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10558\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10559\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10560\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10561\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10562\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10563\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10564\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10565\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10566\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10567\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10568\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10569\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10570\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10571\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10572\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10573\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10574\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10575\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10576\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10577\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10578\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10579\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10580\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10581\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10582\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10584\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *********************/}}
\DoxyCodeLine{10585\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10586\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10587\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10589\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{10590\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10591\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10592\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10594\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *********************/}}
\DoxyCodeLine{10595\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10596\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10597\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10599\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10600\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10601\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10602\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10603\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10604\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{10605\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10606\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10607\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10609\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{10610\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10611\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10612\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10613\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10614\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10615\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10617\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{10618\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10619\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10620\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10622\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{10623\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10624\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10625\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10626\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10627\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10628\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10629\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10630\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_WVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10631\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10633\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{10634\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{10635\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Msk\ \ \ \ (0xFFFUL\ <<\ IWDG\_WINR\_WIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10636\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\ \ \ \ \ \ \ \ IWDG\_WINR\_WIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10638\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10639\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10640\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Operational\ Amplifier\ (OPAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10641\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10642\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10643\ \textcolor{comment}{/*********************\ \ Bit\ definition\ for\ OPAMPx\_CSR\ register\ \ ***************/}}
\DoxyCodeLine{10644\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10645\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OPAMPxEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10646\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAMPxEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10647\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10648\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_FORCEVP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10649\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_FORCEVP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10650\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10651\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10652\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_VPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10653\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10654\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10655\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10656\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_USERTRIM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10657\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_USERTRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10658\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10659\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10660\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_VMSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10661\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10662\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10663\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{10664\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\_Msk\ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_HIGHSPEEDEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10665\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\ \ \ \ \ \ \ \ OPAMP\_CSR\_HIGHSPEEDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10666\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{10667\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OPAMPINTEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10668\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAMPINTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10669\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10670\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_CALON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10671\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_CALON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10672\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10673\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10674\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_CALSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10675\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10676\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10677\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10678\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10679\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_PGGAIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10680\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10681\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10682\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10683\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10684\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10685\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{10686\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\_Msk\ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_TRIMOFFSETP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10687\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\ \ \ \ \ \ \ \ OPAMP\_CSR\_TRIMOFFSETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10688\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{10689\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\_Msk\ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_TRIMOFFSETN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{10690\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\ \ \ \ \ \ \ \ OPAMP\_CSR\_TRIMOFFSETN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10691\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{10692\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OUTCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10693\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OUTCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10694\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{10695\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10696\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10698\ \textcolor{comment}{/*********************\ \ Bit\ definition\ for\ OPAMPx\_TCMR\ register\ \ ***************/}}
\DoxyCodeLine{10699\ }
\DoxyCodeLine{10700\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10701\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_VMSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10702\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_VMSSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10703\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10704\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10705\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_VPSSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10706\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10707\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10708\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10709\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T1CMEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10710\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T1CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10711\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10712\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T8CMEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10713\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T8CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10714\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10715\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T20CMEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10716\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T20CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10717\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{10718\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10719\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10722\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10723\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10724\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10725\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10726\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10727\ }
\DoxyCodeLine{10728\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{10729\ }
\DoxyCodeLine{10730\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10731\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10732\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10733\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10734\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10735\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10736\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10737\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10738\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10739\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10740\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10741\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10742\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10743\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10744\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP0\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10745\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10746\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_STOP1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10747\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_STOP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10748\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{10749\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\_Msk\ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_LPMS\_STANDBY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{10750\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10751\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{10752\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\_Msk\ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_SHUTDOWN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{10753\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_SHUTDOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10756\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{10757\ }
\DoxyCodeLine{10759\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10760\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ PWR\_CR2\_PVME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10761\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10762\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10763\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10764\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10765\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10766\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10767\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10768\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10769\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10770\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10771\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10772\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10773\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10776\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10777\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10778\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10779\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10780\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10781\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10782\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10783\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10784\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10785\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10786\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10787\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR2\_PLS\_LEV3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10788\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10789\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10790\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10791\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10792\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10793\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\_Msk\ \ \ \ \ \ \ \ \ (0x5UL\ <<\ PWR\_CR2\_PLS\_LEV5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10794\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10795\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10796\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR2\_PLS\_LEV6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10797\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10798\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10799\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR2\_PLS\_LEV7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10800\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10801\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10802\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10803\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10805\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR3\ register\ \ ********************/}}
\DoxyCodeLine{10806\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10807\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EIWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10808\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EIWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10809\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10810\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_UCPD\_DBDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10811\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_UCPD\_DBDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10812\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10813\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_UCPD\_STDBY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10814\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_UCPD\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10815\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10816\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_APC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10817\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10818\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10819\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_RRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10820\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10821\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10822\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10823\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10824\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10825\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10826\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10827\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10828\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10829\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10830\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10831\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10832\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10833\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10834\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10835\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10836\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10837\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_CR3\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10838\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10840\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR4\ register\ \ ********************/}}
\DoxyCodeLine{10841\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10842\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10843\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10844\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10845\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10846\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10847\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10848\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10849\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10850\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10851\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10852\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10853\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10854\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10855\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10856\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10857\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10858\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10859\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10860\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10861\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10863\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{10864\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10865\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUFI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10866\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10867\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10868\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10869\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10870\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10871\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_SR1\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10872\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10873\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10874\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10875\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10876\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10877\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10878\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10879\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10880\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10881\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10882\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10883\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10884\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10885\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10886\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10887\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10889\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{10890\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10891\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10892\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10893\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10894\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10895\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10896\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10897\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10898\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10899\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10900\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10901\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10902\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10903\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10904\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10905\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10906\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_VOSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10907\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10908\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10909\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10910\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10911\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10912\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10913\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10915\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SCR\ register\ \ ********************/}}
\DoxyCodeLine{10916\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10917\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10918\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10919\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10920\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_SCR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10921\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10922\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10923\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10924\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10925\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10926\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10927\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10928\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10929\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10930\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10931\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10932\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10933\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10934\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10935\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10936\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10938\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRA\ register\ \ ********************/}}
\DoxyCodeLine{10939\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10940\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10941\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10942\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10943\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10944\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10945\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10946\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10947\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10948\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10949\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10950\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10951\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10952\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10953\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10954\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10955\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10956\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10957\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10958\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10959\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10960\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10961\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10962\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10963\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10964\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10965\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10966\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10967\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10968\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10969\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10970\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10971\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10972\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10973\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10974\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10975\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10976\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10977\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10978\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10979\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10980\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10981\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10982\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10983\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10985\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRA\ register\ \ ********************/}}
\DoxyCodeLine{10986\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10987\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10988\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10989\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10990\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10991\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10992\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10993\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10994\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10995\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10996\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10997\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{10998\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10999\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11000\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11001\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11002\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11003\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11004\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11005\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11006\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11007\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11008\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11009\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11010\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11011\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11012\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11013\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11014\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11015\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11016\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11017\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11018\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11019\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11020\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11021\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11022\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11023\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11024\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11025\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11026\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11027\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11029\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRB\ register\ \ ********************/}}
\DoxyCodeLine{11030\ }
\DoxyCodeLine{11031\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11032\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11033\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11034\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11035\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11036\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11037\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11038\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11039\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11040\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11041\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11042\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11043\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11044\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11045\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11046\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11047\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11048\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11049\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11050\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11051\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11052\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11053\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11054\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11055\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11056\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11057\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11058\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11059\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11060\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11061\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11062\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11063\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11064\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11065\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11066\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11067\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11068\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11069\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11070\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11071\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11072\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11073\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11074\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11075\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11076\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11077\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11078\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11080\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRB\ register\ \ ********************/}}
\DoxyCodeLine{11081\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11082\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11083\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11084\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11085\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11086\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11087\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11088\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11089\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11090\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11091\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11092\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11093\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11094\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11095\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11096\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11097\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11098\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11099\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11100\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11101\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11102\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11103\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11104\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11105\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11106\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11107\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11108\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11109\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11110\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11111\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11112\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11113\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11114\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11115\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11116\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11117\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11118\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11119\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11120\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11121\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11122\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11123\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11124\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11125\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11127\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRC\ register\ \ ********************/}}
\DoxyCodeLine{11128\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11129\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11130\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11131\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11132\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11133\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11134\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11135\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11136\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11137\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11138\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11139\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11140\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11141\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11142\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11143\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11144\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11145\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11146\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11147\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11148\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11149\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11150\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11151\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11152\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11153\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11154\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11155\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11156\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11157\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11158\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11159\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11160\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11161\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11162\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11163\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11164\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11165\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11166\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11167\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11168\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11169\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11170\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11171\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11172\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11173\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11174\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11175\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11177\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRC\ register\ \ ********************/}}
\DoxyCodeLine{11178\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11179\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11180\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11181\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11182\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11183\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11184\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11185\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11186\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11187\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11188\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11189\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11190\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11191\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11192\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11193\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11194\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11195\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11196\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11197\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11198\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11199\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11200\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11201\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11202\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11203\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11204\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11205\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11206\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11207\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11208\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11209\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11210\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11211\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11212\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11213\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11214\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11215\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11216\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11217\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11218\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11219\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11220\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11221\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11222\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11223\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11224\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11225\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11227\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRD\ register\ \ ********************/}}
\DoxyCodeLine{11228\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11229\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11230\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11231\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11232\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11233\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11234\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11235\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11236\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11237\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11238\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11239\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11240\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11241\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11242\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11243\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11244\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11245\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11246\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11247\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11248\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11249\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11250\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11251\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11252\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11253\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11254\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11255\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11256\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11257\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11258\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11259\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11260\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11261\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11262\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11263\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11264\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11265\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11266\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11267\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11268\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11269\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11270\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11271\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11272\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11273\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11274\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11275\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11277\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRD\ register\ \ ********************/}}
\DoxyCodeLine{11278\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11279\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11280\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11281\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11282\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11283\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11284\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11285\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11286\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11287\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11288\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11289\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11290\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11291\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11292\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11293\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11294\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11295\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11296\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11297\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11298\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11299\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11300\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11301\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11302\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11303\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11304\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11305\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11306\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11307\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11308\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11309\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11310\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11311\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11312\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11313\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11314\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11315\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11316\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11317\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11318\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11319\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11320\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11321\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11322\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11323\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11324\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11325\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11327\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRE\ register\ \ ********************/}}
\DoxyCodeLine{11328\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11329\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11330\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11331\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11332\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11333\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11334\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11335\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11336\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11337\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11338\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11339\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11340\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11341\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11342\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11343\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11344\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11345\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11346\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11347\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11348\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11349\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11350\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11351\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11352\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11353\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11354\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11355\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11356\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11357\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11358\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11359\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11360\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11361\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11362\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11363\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11364\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11365\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11366\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11367\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11368\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11369\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11370\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11371\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11372\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11373\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11374\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11375\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11377\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRE\ register\ \ ********************/}}
\DoxyCodeLine{11378\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11379\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11380\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11381\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11382\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11383\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11384\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11385\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11386\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11387\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11388\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11389\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11390\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11391\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11392\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11393\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11394\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11395\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11396\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11397\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11398\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11399\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11400\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11401\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11402\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11403\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11404\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11405\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11406\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11407\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11408\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11409\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11410\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11411\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11412\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11413\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11414\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11415\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11416\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11417\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11418\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11419\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11420\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11421\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11422\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11423\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11424\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11425\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11427\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRF\ register\ \ ********************/}}
\DoxyCodeLine{11428\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11429\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11430\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11431\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11432\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11433\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11434\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11435\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11436\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11437\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11438\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11439\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11440\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11441\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11442\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11443\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11444\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11445\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11446\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11447\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11448\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11449\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11450\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11451\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11452\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11453\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11454\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11455\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11456\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11457\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11458\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11459\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11460\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11461\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11462\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11463\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11464\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11465\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11466\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11467\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11468\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11469\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11470\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11471\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11472\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11473\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11474\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11475\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11477\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRF\ register\ \ ********************/}}
\DoxyCodeLine{11478\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11479\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11480\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11481\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11482\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11483\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11484\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11485\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11486\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11487\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11488\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11489\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11490\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11491\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11492\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11493\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11494\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11495\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11496\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11497\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11498\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11499\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11500\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11501\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11502\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11503\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11504\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11505\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11506\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11507\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11508\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11509\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11510\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11511\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11512\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11513\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11514\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11515\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11516\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11517\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11518\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11519\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11520\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11521\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11522\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11523\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11524\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11525\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11527\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRG\ register\ \ ********************/}}
\DoxyCodeLine{11528\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11529\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11530\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11531\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11532\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11533\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11534\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11535\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11536\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11537\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11538\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11539\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11540\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11541\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11542\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11543\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11544\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11545\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11546\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11547\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11548\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11549\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11550\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11551\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11552\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11553\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11554\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11555\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11556\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11557\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11558\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11559\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11560\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11561\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11562\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11563\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11564\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11565\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11566\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11567\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11568\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11569\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11570\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11571\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11572\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11573\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11574\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11575\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11577\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRG\ register\ \ ********************/}}
\DoxyCodeLine{11578\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11579\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11580\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11581\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11582\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11583\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11584\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11585\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11586\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11587\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11588\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11589\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11590\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11591\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11592\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11593\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11594\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11595\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11596\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11597\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11598\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11599\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11600\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11601\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11602\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11603\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11604\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11605\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11606\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11607\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11608\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11609\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11610\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11612\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR5\ register\ \ ********************/}}
\DoxyCodeLine{11613\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11614\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1U\ <<\ PWR\_CR5\_R1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11615\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR5\_R1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11617\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11618\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11619\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11620\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11621\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11622\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ QUADSPI\_CR\ register\ \ *******************/}}
\DoxyCodeLine{11623\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11624\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11625\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11626\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_ABORT\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11627\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_ABORT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_ABORT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11628\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_ABORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_ABORT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11629\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11630\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11631\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11632\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11633\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_TCEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11634\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_TCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11635\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SSHIFT\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11636\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SSHIFT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_SSHIFT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11637\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SSHIFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_SSHIFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11638\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11639\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_DFM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11640\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_DFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_DFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11641\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11642\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_FSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11643\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_FSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11644\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTHRES\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11645\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTHRES\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ QUADSPI\_CR\_FTHRES\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11646\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTHRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_FTHRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11647\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11648\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11649\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11650\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11651\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11652\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11653\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{11654\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_FTIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11655\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_FTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_FTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11656\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{11657\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_SMIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11658\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_SMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_SMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11659\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{11660\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_TOIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11661\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_TOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_TOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11662\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_APMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{11663\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_APMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_APMS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11664\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_APMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_APMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11665\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PMM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{11666\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PMM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CR\_PMM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11667\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PMM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_PMM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11668\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PRESCALER\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11669\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PRESCALER\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ QUADSPI\_CR\_PRESCALER\_Pos)\ \ \ \ }}
\DoxyCodeLine{11670\ \textcolor{preprocessor}{\#define\ QUADSPI\_CR\_PRESCALER\ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CR\_PRESCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11672\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ QUADSPI\_DCR\ register\ \ ******************/}}
\DoxyCodeLine{11673\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CKMODE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11674\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_DCR\_CKMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11675\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CKMODE\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_DCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11676\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11677\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ QUADSPI\_DCR\_CSHT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11678\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_DCR\_CSHT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11679\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_DCR\_CSHT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11680\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_DCR\_CSHT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11681\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_CSHT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ QUADSPI\_DCR\_CSHT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11682\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_FSIZE\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11683\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_FSIZE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ QUADSPI\_DCR\_FSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11684\ \textcolor{preprocessor}{\#define\ QUADSPI\_DCR\_FSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_DCR\_FSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11686\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_SR\ register\ \ *******************/}}
\DoxyCodeLine{11687\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11688\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_TEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11689\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_TEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11690\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11691\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_TCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11692\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11693\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11694\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_FTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11695\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_FTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11696\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_SMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11697\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_SMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_SMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11698\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_SMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_SMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11699\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TOF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11700\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_TOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11701\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_TOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_TOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11702\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11703\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_SR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11704\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11705\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FLEVEL\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11706\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FLEVEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ QUADSPI\_SR\_FLEVEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11707\ \textcolor{preprocessor}{\#define\ QUADSPI\_SR\_FLEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_SR\_FLEVEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11709\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_FCR\ register\ \ ******************/}}
\DoxyCodeLine{11710\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTEF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11711\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTEF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_FCR\_CTEF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11712\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_FCR\_CTEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11713\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11714\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_FCR\_CTCF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11715\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_FCR\_CTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11716\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11717\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_FCR\_CSMF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11718\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_FCR\_CSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11719\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11720\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_FCR\_CTOF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11721\ \textcolor{preprocessor}{\#define\ QUADSPI\_FCR\_CTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_FCR\_CTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11723\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_DLR\ register\ \ ******************/}}
\DoxyCodeLine{11724\ \textcolor{preprocessor}{\#define\ QUADSPI\_DLR\_DL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11725\ \textcolor{preprocessor}{\#define\ QUADSPI\_DLR\_DL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_DLR\_DL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11726\ \textcolor{preprocessor}{\#define\ QUADSPI\_DLR\_DL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_DLR\_DL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11728\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_CCR\ register\ \ ******************/}}
\DoxyCodeLine{11729\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_INSTRUCTION\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{11730\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_INSTRUCTION\_Msk\ \ \ \ (0xFFUL\ <<\ QUADSPI\_CCR\_INSTRUCTION\_Pos)\ }}
\DoxyCodeLine{11731\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_INSTRUCTION\ \ \ \ \ \ \ \ QUADSPI\_CCR\_INSTRUCTION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11732\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_IMODE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11733\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_IMODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_IMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11734\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_IMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_IMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11735\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_IMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_IMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11736\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_IMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_IMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11737\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADMODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11738\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADMODE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_ADMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11739\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADMODE\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_ADMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11740\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADMODE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_ADMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11741\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADMODE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_ADMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11742\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADSIZE\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11743\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_ADSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11744\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_ADSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11745\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_ADSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11746\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ADSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_ADSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11747\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABMODE\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11748\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABMODE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_ABMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11749\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABMODE\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_ABMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11750\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABMODE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_ABMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11751\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABMODE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_ABMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11752\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABSIZE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11753\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_ABSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11754\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_ABSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11755\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_ABSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11756\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_ABSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_ABSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11757\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DCYC\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{11758\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DCYC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ QUADSPI\_CCR\_DCYC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11759\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DCYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_DCYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11760\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DMODE\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11761\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DMODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_DMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11762\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_DMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11763\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_DMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11764\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_DMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11765\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_FMODE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{11766\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_FMODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ QUADSPI\_CCR\_FMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11767\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_FMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_FMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11768\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_FMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_FMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11769\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_FMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ QUADSPI\_CCR\_FMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11770\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_SIOO\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{11771\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_SIOO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_SIOO\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11772\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_SIOO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_SIOO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11773\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DHHC\_Pos\ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{11774\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DHHC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_DHHC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11775\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DHHC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_DHHC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11776\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DDRM\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{11777\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DDRM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ QUADSPI\_CCR\_DDRM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11778\ \textcolor{preprocessor}{\#define\ QUADSPI\_CCR\_DDRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_CCR\_DDRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11780\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_AR\ register\ \ *******************/}}
\DoxyCodeLine{11781\ \textcolor{preprocessor}{\#define\ QUADSPI\_AR\_ADDRESS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11782\ \textcolor{preprocessor}{\#define\ QUADSPI\_AR\_ADDRESS\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_AR\_ADDRESS\_Pos)}}
\DoxyCodeLine{11783\ \textcolor{preprocessor}{\#define\ QUADSPI\_AR\_ADDRESS\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_AR\_ADDRESS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11785\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_ABR\ register\ \ ******************/}}
\DoxyCodeLine{11786\ \textcolor{preprocessor}{\#define\ QUADSPI\_ABR\_ALTERNATE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11787\ \textcolor{preprocessor}{\#define\ QUADSPI\_ABR\_ALTERNATE\_Msk\ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_ABR\_ALTERNATE\_Pos)}}
\DoxyCodeLine{11788\ \textcolor{preprocessor}{\#define\ QUADSPI\_ABR\_ALTERNATE\ \ \ \ \ \ \ \ \ \ QUADSPI\_ABR\_ALTERNATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11790\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_DR\ register\ \ *******************/}}
\DoxyCodeLine{11791\ \textcolor{preprocessor}{\#define\ QUADSPI\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11792\ \textcolor{preprocessor}{\#define\ QUADSPI\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_DR\_DATA\_Pos)\ \ \ }}
\DoxyCodeLine{11793\ \textcolor{preprocessor}{\#define\ QUADSPI\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11795\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_PSMKR\ register\ \ ****************/}}
\DoxyCodeLine{11796\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMKR\_MASK\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11797\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMKR\_MASK\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_PSMKR\_MASK\_Pos)}}
\DoxyCodeLine{11798\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMKR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_PSMKR\_MASK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11800\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_PSMAR\ register\ \ ****************/}}
\DoxyCodeLine{11801\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMAR\_MATCH\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11802\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMAR\_MATCH\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ QUADSPI\_PSMAR\_MATCH\_Pos)}}
\DoxyCodeLine{11803\ \textcolor{preprocessor}{\#define\ QUADSPI\_PSMAR\_MATCH\ \ \ \ \ \ \ \ \ \ \ \ QUADSPI\_PSMAR\_MATCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11805\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_PIR\ register\ \ *****************/}}
\DoxyCodeLine{11806\ \textcolor{preprocessor}{\#define\ QUADSPI\_PIR\_INTERVAL\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11807\ \textcolor{preprocessor}{\#define\ QUADSPI\_PIR\_INTERVAL\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ QUADSPI\_PIR\_INTERVAL\_Pos)\ \ }}
\DoxyCodeLine{11808\ \textcolor{preprocessor}{\#define\ QUADSPI\_PIR\_INTERVAL\ \ \ \ \ \ \ \ \ \ \ QUADSPI\_PIR\_INTERVAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11810\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ QUADSPI\_LPTR\ register\ \ *****************/}}
\DoxyCodeLine{11811\ \textcolor{preprocessor}{\#define\ QUADSPI\_LPTR\_TIMEOUT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11812\ \textcolor{preprocessor}{\#define\ QUADSPI\_LPTR\_TIMEOUT\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ QUADSPI\_LPTR\_TIMEOUT\_Pos)\ \ }}
\DoxyCodeLine{11813\ \textcolor{preprocessor}{\#define\ QUADSPI\_LPTR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ QUADSPI\_LPTR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11815\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11816\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11817\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11818\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11819\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11820\ \textcolor{comment}{/*}}
\DoxyCodeLine{11821\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{11822\ \textcolor{comment}{*/}}
\DoxyCodeLine{11823\ }
\DoxyCodeLine{11824\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_SUPPORT}}
\DoxyCodeLine{11825\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT}}
\DoxyCodeLine{11826\ }
\DoxyCodeLine{11827\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{11828\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11829\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11830\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11831\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11832\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIKERON\_Pos)\ \ \ \ }}
\DoxyCodeLine{11833\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11834\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11835\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11836\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11838\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11839\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11840\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11841\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11842\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11843\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11844\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{11845\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11846\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11847\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{11848\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11849\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11851\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11852\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11853\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11854\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{11855\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11856\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11858\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_ICSCR\ register\ \ ***************/}}
\DoxyCodeLine{11860\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11861\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11862\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11863\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11864\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11865\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11866\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11867\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11868\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11869\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11870\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{11873\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11874\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11875\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11876\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11877\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11878\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11879\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11880\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11881\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11882\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{11884\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{11886\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11887\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11888\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11889\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11890\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11892\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11893\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11894\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11897\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11898\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11899\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11900\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11901\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{11903\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11904\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11905\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11908\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11909\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11910\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11911\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11912\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11913\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11914\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{11916\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11917\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11918\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000090U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11919\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000A0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11920\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000B0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11921\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000C0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11922\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000D0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11923\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000E0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11924\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000F0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11927\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11928\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11929\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11930\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11931\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11932\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11934\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11935\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11936\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11937\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11938\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000700U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11941\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11942\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11943\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11944\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11945\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11946\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{11948\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11949\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11950\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11951\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11952\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11955\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11956\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11957\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11958\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11959\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11960\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11961\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{11963\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{11964\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{11965\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11966\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{11967\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{11968\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{11970\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11971\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11972\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11973\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11974\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11976\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{11977\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE}}
\DoxyCodeLine{11978\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV1}}
\DoxyCodeLine{11979\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV2}}
\DoxyCodeLine{11980\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV4}}
\DoxyCodeLine{11981\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV8}}
\DoxyCodeLine{11982\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV16}}
\DoxyCodeLine{11983\ }
\DoxyCodeLine{11984\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{11985\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11986\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }}
\DoxyCodeLine{11987\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{11988\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }}
\DoxyCodeLine{11989\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }}
\DoxyCodeLine{11991\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11992\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos)}}
\DoxyCodeLine{11993\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11994\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11995\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)}}
\DoxyCodeLine{11996\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{11998\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11999\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }}
\DoxyCodeLine{12000\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{12001\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }}
\DoxyCodeLine{12002\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }}
\DoxyCodeLine{12003\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }}
\DoxyCodeLine{12004\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }}
\DoxyCodeLine{12006\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12007\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12008\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{12009\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12010\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12011\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12012\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12013\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12014\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12015\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }}
\DoxyCodeLine{12017\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12018\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLPEN\_Pos)\ }}
\DoxyCodeLine{12019\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{12020\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12021\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ }}
\DoxyCodeLine{12022\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{12023\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12024\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQEN\_Pos)\ }}
\DoxyCodeLine{12025\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\_Msk}}
\DoxyCodeLine{12026\ }
\DoxyCodeLine{12027\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12028\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }}
\DoxyCodeLine{12029\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{12030\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }}
\DoxyCodeLine{12031\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }}
\DoxyCodeLine{12033\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{12034\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLREN\_Pos)\ }}
\DoxyCodeLine{12035\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{12036\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12037\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }}
\DoxyCodeLine{12038\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{12039\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }}
\DoxyCodeLine{12040\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }}
\DoxyCodeLine{12042\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{12043\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12044\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPDIV\_Msk}}
\DoxyCodeLine{12045\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12046\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12047\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12048\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12049\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12051\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIER\ register\ \ ******************/}}
\DoxyCodeLine{12052\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12053\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSIRDYIE\_Pos)\ \ }}
\DoxyCodeLine{12054\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{12055\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12056\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSERDYIE\_Pos)\ \ }}
\DoxyCodeLine{12057\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{12058\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12059\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSIRDYIE\_Pos)\ \ }}
\DoxyCodeLine{12060\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{12061\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12062\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSERDYIE\_Pos)\ \ }}
\DoxyCodeLine{12063\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{12064\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12065\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_PLLRDYIE\_Pos)\ \ }}
\DoxyCodeLine{12066\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{12067\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12068\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSECSSIE\_Pos)\ \ }}
\DoxyCodeLine{12069\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{12070\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12071\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSI48RDYIE\_Pos)}}
\DoxyCodeLine{12072\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSI48RDYIE\_Msk}}
\DoxyCodeLine{12073\ }
\DoxyCodeLine{12074\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIFR\ register\ \ ******************/}}
\DoxyCodeLine{12075\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12076\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSIRDYF\_Pos)\ \ \ }}
\DoxyCodeLine{12077\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{12078\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12079\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSERDYF\_Pos)\ \ \ }}
\DoxyCodeLine{12080\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{12081\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12082\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSIRDYF\_Pos)\ \ \ }}
\DoxyCodeLine{12083\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{12084\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12085\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSERDYF\_Pos)\ \ \ }}
\DoxyCodeLine{12086\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{12087\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12088\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_PLLRDYF\_Pos)\ \ \ }}
\DoxyCodeLine{12089\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{12090\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12091\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_CSSF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{12092\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{12093\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12094\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSECSSF\_Pos)\ \ \ }}
\DoxyCodeLine{12095\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{12096\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12097\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSI48RDYF\_Pos)\ }}
\DoxyCodeLine{12098\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\_Msk}}
\DoxyCodeLine{12099\ }
\DoxyCodeLine{12100\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CICR\ register\ \ ******************/}}
\DoxyCodeLine{12101\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12102\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSIRDYC\_Pos)\ \ \ }}
\DoxyCodeLine{12103\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{12104\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12105\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSERDYC\_Pos)\ \ \ }}
\DoxyCodeLine{12106\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{12107\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12108\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSIRDYC\_Pos)\ \ \ }}
\DoxyCodeLine{12109\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{12110\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12111\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSERDYC\_Pos)\ \ \ }}
\DoxyCodeLine{12112\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{12113\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12114\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_PLLRDYC\_Pos)\ \ \ }}
\DoxyCodeLine{12115\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{12116\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12117\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_CSSC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{12118\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{12119\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12120\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSECSSC\_Pos)\ \ \ }}
\DoxyCodeLine{12121\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{12122\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12123\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSI48RDYC\_Pos)\ }}
\DoxyCodeLine{12124\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSI48RDYC\_Msk}}
\DoxyCodeLine{12125\ }
\DoxyCodeLine{12126\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{12127\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12128\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA1RST\_Pos)}}
\DoxyCodeLine{12129\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{12130\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12131\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA2RST\_Pos)}}
\DoxyCodeLine{12132\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{12133\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12134\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos)}}
\DoxyCodeLine{12135\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk}}
\DoxyCodeLine{12136\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12137\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CORDICRST\_Pos)}}
\DoxyCodeLine{12138\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CORDICRST\_Msk}}
\DoxyCodeLine{12139\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12140\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_FMACRST\_Pos)\ \ }}
\DoxyCodeLine{12141\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_FMACRST\_Msk}}
\DoxyCodeLine{12142\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12143\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_FLASHRST\_Pos)}}
\DoxyCodeLine{12144\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{12145\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12146\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CRCRST\_Pos)}}
\DoxyCodeLine{12147\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{12148\ }
\DoxyCodeLine{12149\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{12150\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12151\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOARST\_Pos)}}
\DoxyCodeLine{12152\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{12153\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12154\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOBRST\_Pos)}}
\DoxyCodeLine{12155\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{12156\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12157\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOCRST\_Pos)}}
\DoxyCodeLine{12158\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{12159\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12160\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIODRST\_Pos)}}
\DoxyCodeLine{12161\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{12162\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12163\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOERST\_Pos)}}
\DoxyCodeLine{12164\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{12165\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12166\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOFRST\_Pos)}}
\DoxyCodeLine{12167\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{12168\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12169\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOGRST\_Pos)}}
\DoxyCodeLine{12170\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{12171\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12172\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_ADC12RST\_Pos)}}
\DoxyCodeLine{12173\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_ADC12RST\_Msk}}
\DoxyCodeLine{12174\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC345RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12175\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC345RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_ADC345RST\_Pos)}}
\DoxyCodeLine{12176\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC345RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_ADC345RST\_Msk}}
\DoxyCodeLine{12177\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12178\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC1RST\_Pos)}}
\DoxyCodeLine{12179\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC1RST\_Msk}}
\DoxyCodeLine{12180\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12181\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC2RST\_Pos)}}
\DoxyCodeLine{12182\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC2RST\_Msk}}
\DoxyCodeLine{12183\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12184\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC3RST\_Pos)}}
\DoxyCodeLine{12185\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC3RST\_Msk}}
\DoxyCodeLine{12186\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12187\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC4RST\_Pos)}}
\DoxyCodeLine{12188\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC4RST\_Msk}}
\DoxyCodeLine{12189\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12190\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_RNGRST\_Pos)}}
\DoxyCodeLine{12191\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{12192\ }
\DoxyCodeLine{12193\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3RSTR\ register\ \ **************/}}
\DoxyCodeLine{12194\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FMCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12195\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FMCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_FMCRST\_Pos)}}
\DoxyCodeLine{12196\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FMCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_FMCRST\_Msk}}
\DoxyCodeLine{12197\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_QSPIRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12198\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_QSPIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_QSPIRST\_Pos)}}
\DoxyCodeLine{12199\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_QSPIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_QSPIRST\_Msk}}
\DoxyCodeLine{12200\ }
\DoxyCodeLine{12201\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR1\ register\ \ **************/}}
\DoxyCodeLine{12202\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12203\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM2RST\_Pos)}}
\DoxyCodeLine{12204\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM2RST\_Msk}}
\DoxyCodeLine{12205\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12206\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM3RST\_Pos)}}
\DoxyCodeLine{12207\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM3RST\_Msk}}
\DoxyCodeLine{12208\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12209\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM4RST\_Pos)}}
\DoxyCodeLine{12210\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM4RST\_Msk}}
\DoxyCodeLine{12211\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM5RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12212\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM5RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM5RST\_Pos)}}
\DoxyCodeLine{12213\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM5RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM5RST\_Msk}}
\DoxyCodeLine{12214\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12215\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM6RST\_Pos)}}
\DoxyCodeLine{12216\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM6RST\_Msk}}
\DoxyCodeLine{12217\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12218\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM7RST\_Pos)}}
\DoxyCodeLine{12219\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM7RST\_Msk}}
\DoxyCodeLine{12220\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12221\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_CRSRST\_Pos)}}
\DoxyCodeLine{12222\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_CRSRST\_Msk}}
\DoxyCodeLine{12223\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12224\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_SPI2RST\_Pos)}}
\DoxyCodeLine{12225\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{12226\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12227\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_SPI3RST\_Pos)}}
\DoxyCodeLine{12228\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_SPI3RST\_Msk}}
\DoxyCodeLine{12229\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12230\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USART2RST\_Pos)}}
\DoxyCodeLine{12231\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{12232\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12233\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USART3RST\_Pos)}}
\DoxyCodeLine{12234\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USART3RST\_Msk}}
\DoxyCodeLine{12235\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12236\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_UART4RST\_Pos)}}
\DoxyCodeLine{12237\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_UART4RST\_Msk}}
\DoxyCodeLine{12238\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART5RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12239\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART5RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_UART5RST\_Pos)}}
\DoxyCodeLine{12240\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART5RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_UART5RST\_Msk}}
\DoxyCodeLine{12241\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12242\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C1RST\_Pos)}}
\DoxyCodeLine{12243\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{12244\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{12245\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C2RST\_Pos)}}
\DoxyCodeLine{12246\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{12247\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{12248\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USBRST\_Pos)}}
\DoxyCodeLine{12249\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USBRST\_Msk}}
\DoxyCodeLine{12250\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12251\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_FDCANRST\_Pos)}}
\DoxyCodeLine{12252\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_FDCANRST\_Msk}}
\DoxyCodeLine{12253\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{12254\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_PWRRST\_Pos)}}
\DoxyCodeLine{12255\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_PWRRST\_Msk}}
\DoxyCodeLine{12256\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12257\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C3RST\_Pos)}}
\DoxyCodeLine{12258\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C3RST\_Msk}}
\DoxyCodeLine{12259\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{12260\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos)}}
\DoxyCodeLine{12261\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_LPTIM1RST\_Msk}}
\DoxyCodeLine{12262\ }
\DoxyCodeLine{12263\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR2\ register\ \ **************/}}
\DoxyCodeLine{12264\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12265\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_LPUART1RST\_Pos)}}
\DoxyCodeLine{12266\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_LPUART1RST\_Msk}}
\DoxyCodeLine{12267\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_I2C4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12268\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_I2C4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_I2C4RST\_Pos)}}
\DoxyCodeLine{12269\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_I2C4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_I2C4RST\_Msk}}
\DoxyCodeLine{12270\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12271\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_UCPD1RST\_Pos)}}
\DoxyCodeLine{12272\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_UCPD1RST\_Msk}}
\DoxyCodeLine{12273\ }
\DoxyCodeLine{12274\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{12275\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12276\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SYSCFGRST\_Pos)}}
\DoxyCodeLine{12277\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{12278\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12279\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)}}
\DoxyCodeLine{12280\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{12281\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12282\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)}}
\DoxyCodeLine{12283\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{12284\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12285\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM8RST\_Pos)}}
\DoxyCodeLine{12286\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{12287\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12288\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)}}
\DoxyCodeLine{12289\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{12290\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12291\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI4RST\_Pos)}}
\DoxyCodeLine{12292\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI4RST\_Msk}}
\DoxyCodeLine{12293\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12294\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM15RST\_Pos)}}
\DoxyCodeLine{12295\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM15RST\_Msk}}
\DoxyCodeLine{12296\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12297\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM16RST\_Pos)}}
\DoxyCodeLine{12298\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{12299\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12300\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM17RST\_Pos)}}
\DoxyCodeLine{12301\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{12302\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM20RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12303\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM20RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM20RST\_Pos)}}
\DoxyCodeLine{12304\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM20RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM20RST\_Msk}}
\DoxyCodeLine{12305\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12306\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SAI1RST\_Pos)}}
\DoxyCodeLine{12307\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{12308\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_HRTIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12309\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_HRTIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_HRTIM1RST\_Pos)}}
\DoxyCodeLine{12310\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_HRTIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_HRTIM1RST\_Msk}}
\DoxyCodeLine{12311\ }
\DoxyCodeLine{12312\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{12313\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12314\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA1EN\_Pos)\ }}
\DoxyCodeLine{12315\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{12316\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12317\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA2EN\_Pos)\ }}
\DoxyCodeLine{12318\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{12319\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12320\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos)}}
\DoxyCodeLine{12321\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{12322\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12323\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CORDICEN\_Pos)}}
\DoxyCodeLine{12324\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CORDICEN\_Msk}}
\DoxyCodeLine{12325\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12326\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_FMACEN\_Pos)\ \ }}
\DoxyCodeLine{12327\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_FMACEN\_Msk}}
\DoxyCodeLine{12328\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12329\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_FLASHEN\_Pos)}}
\DoxyCodeLine{12330\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{12331\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12332\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CRCEN\_Pos)\ \ }}
\DoxyCodeLine{12333\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{12334\ }
\DoxyCodeLine{12335\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{12336\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12337\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOAEN\_Pos)}}
\DoxyCodeLine{12338\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{12339\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12340\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOBEN\_Pos)}}
\DoxyCodeLine{12341\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{12342\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12343\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOCEN\_Pos)}}
\DoxyCodeLine{12344\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{12345\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12346\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIODEN\_Pos)}}
\DoxyCodeLine{12347\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{12348\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12349\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOEEN\_Pos)}}
\DoxyCodeLine{12350\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{12351\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12352\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOFEN\_Pos)}}
\DoxyCodeLine{12353\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{12354\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12355\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOGEN\_Pos)}}
\DoxyCodeLine{12356\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{12357\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12358\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_ADC12EN\_Pos)\ \ }}
\DoxyCodeLine{12359\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_ADC12EN\_Msk}}
\DoxyCodeLine{12360\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC345EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12361\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC345EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_ADC345EN\_Pos)\ \ }}
\DoxyCodeLine{12362\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC345EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_ADC345EN\_Msk}}
\DoxyCodeLine{12363\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12364\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC1EN\_Pos)\ \ }}
\DoxyCodeLine{12365\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC1EN\_Msk}}
\DoxyCodeLine{12366\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12367\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC2EN\_Pos)\ \ }}
\DoxyCodeLine{12368\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC2EN\_Msk}}
\DoxyCodeLine{12369\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12370\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC3EN\_Pos)\ \ }}
\DoxyCodeLine{12371\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC3EN\_Msk}}
\DoxyCodeLine{12372\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12373\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC4EN\_Pos)\ \ }}
\DoxyCodeLine{12374\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC4EN\_Msk}}
\DoxyCodeLine{12375\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12376\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_RNGEN\_Pos)\ \ }}
\DoxyCodeLine{12377\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{12378\ }
\DoxyCodeLine{12379\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3ENR\ register\ \ ***************/}}
\DoxyCodeLine{12380\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FMCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12381\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FMCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_FMCEN\_Pos)\ \ }}
\DoxyCodeLine{12382\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FMCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FMCEN\_Msk}}
\DoxyCodeLine{12383\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_QSPIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12384\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_QSPIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_QSPIEN\_Pos)\ \ }}
\DoxyCodeLine{12385\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_QSPIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_QSPIEN\_Msk}}
\DoxyCodeLine{12386\ }
\DoxyCodeLine{12387\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR1\ register\ \ ***************/}}
\DoxyCodeLine{12388\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12389\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM2EN\_Pos)}}
\DoxyCodeLine{12390\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{12391\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12392\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM3EN\_Pos)}}
\DoxyCodeLine{12393\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM3EN\_Msk}}
\DoxyCodeLine{12394\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12395\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM4EN\_Pos)}}
\DoxyCodeLine{12396\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM4EN\_Msk}}
\DoxyCodeLine{12397\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM5EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12398\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM5EN\_Pos)}}
\DoxyCodeLine{12399\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM5EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM5EN\_Msk}}
\DoxyCodeLine{12400\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12401\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM6EN\_Pos)}}
\DoxyCodeLine{12402\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM6EN\_Msk}}
\DoxyCodeLine{12403\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12404\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM7EN\_Pos)}}
\DoxyCodeLine{12405\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM7EN\_Msk}}
\DoxyCodeLine{12406\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12407\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_CRSEN\_Pos)\ }}
\DoxyCodeLine{12408\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_CRSEN\_Msk}}
\DoxyCodeLine{12409\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12410\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_RTCAPBEN\_Pos)}}
\DoxyCodeLine{12411\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{12412\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12413\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_WWDGEN\_Pos)}}
\DoxyCodeLine{12414\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{12415\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12416\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_SPI2EN\_Pos)}}
\DoxyCodeLine{12417\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{12418\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12419\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_SPI3EN\_Pos)}}
\DoxyCodeLine{12420\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI3EN\_Msk}}
\DoxyCodeLine{12421\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12422\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USART2EN\_Pos)}}
\DoxyCodeLine{12423\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{12424\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12425\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USART3EN\_Pos)}}
\DoxyCodeLine{12426\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART3EN\_Msk}}
\DoxyCodeLine{12427\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12428\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_UART4EN\_Pos)}}
\DoxyCodeLine{12429\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_UART4EN\_Msk}}
\DoxyCodeLine{12430\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART5EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12431\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_UART5EN\_Pos)}}
\DoxyCodeLine{12432\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART5EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_UART5EN\_Msk}}
\DoxyCodeLine{12433\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12434\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C1EN\_Pos)}}
\DoxyCodeLine{12435\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{12436\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{12437\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C2EN\_Pos)}}
\DoxyCodeLine{12438\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{12439\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{12440\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USBEN\_Pos)}}
\DoxyCodeLine{12441\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USBEN\_Msk}}
\DoxyCodeLine{12442\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12443\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_FDCANEN\_Pos)}}
\DoxyCodeLine{12444\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_FDCANEN\_Msk}}
\DoxyCodeLine{12445\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{12446\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_PWREN\_Pos)\ }}
\DoxyCodeLine{12447\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_PWREN\_Msk}}
\DoxyCodeLine{12448\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12449\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C3EN\_Pos)}}
\DoxyCodeLine{12450\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{12451\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{12452\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_LPTIM1EN\_Pos)}}
\DoxyCodeLine{12453\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{12454\ }
\DoxyCodeLine{12455\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR2\ register\ \ **************/}}
\DoxyCodeLine{12456\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12457\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_LPUART1EN\_Pos)}}
\DoxyCodeLine{12458\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{12459\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_I2C4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12460\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_I2C4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_I2C4EN\_Pos)}}
\DoxyCodeLine{12461\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_I2C4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_I2C4EN\_Msk}}
\DoxyCodeLine{12462\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12463\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_UCPD1EN\_Pos)}}
\DoxyCodeLine{12464\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_UCPD1EN\_Msk}}
\DoxyCodeLine{12465\ }
\DoxyCodeLine{12466\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{12467\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12468\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SYSCFGEN\_Pos)}}
\DoxyCodeLine{12469\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{12470\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12471\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ }}
\DoxyCodeLine{12472\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{12473\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12474\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ }}
\DoxyCodeLine{12475\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{12476\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12477\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM8EN\_Pos)\ }}
\DoxyCodeLine{12478\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{12479\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12480\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)}}
\DoxyCodeLine{12481\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{12482\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12483\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI4EN\_Pos)\ }}
\DoxyCodeLine{12484\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI4EN\_Msk}}
\DoxyCodeLine{12485\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12486\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM15EN\_Pos)}}
\DoxyCodeLine{12487\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM15EN\_Msk}}
\DoxyCodeLine{12488\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12489\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM16EN\_Pos)}}
\DoxyCodeLine{12490\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{12491\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12492\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM17EN\_Pos)}}
\DoxyCodeLine{12493\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{12494\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM20EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12495\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM20EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM20EN\_Pos)}}
\DoxyCodeLine{12496\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM20EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM20EN\_Msk}}
\DoxyCodeLine{12497\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12498\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SAI1EN\_Pos)}}
\DoxyCodeLine{12499\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{12500\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_HRTIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12501\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_HRTIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_HRTIM1EN\_Pos)}}
\DoxyCodeLine{12502\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_HRTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_HRTIM1EN\_Msk}}
\DoxyCodeLine{12503\ }
\DoxyCodeLine{12504\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1SMENR\ register\ \ ***************/}}
\DoxyCodeLine{12505\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12506\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos)}}
\DoxyCodeLine{12507\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{12508\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12509\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos)}}
\DoxyCodeLine{12510\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{12511\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12512\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos)}}
\DoxyCodeLine{12513\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{12514\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12515\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_CORDICSMEN\_Pos)}}
\DoxyCodeLine{12516\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_CORDICSMEN\_Msk}}
\DoxyCodeLine{12517\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12518\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_FMACSMEN\_Pos)\ \ }}
\DoxyCodeLine{12519\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_FMACSMEN\_Msk}}
\DoxyCodeLine{12520\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12521\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_FLASHSMEN\_Pos)}}
\DoxyCodeLine{12522\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{12523\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12524\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_SRAM1SMEN\_Pos)}}
\DoxyCodeLine{12525\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{12526\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12527\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_CRCSMEN\_Pos)}}
\DoxyCodeLine{12528\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{12529\ }
\DoxyCodeLine{12530\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2SMENR\ register\ \ *************/}}
\DoxyCodeLine{12531\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12532\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos)}}
\DoxyCodeLine{12533\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{12534\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12535\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos)}}
\DoxyCodeLine{12536\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{12537\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12538\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos)}}
\DoxyCodeLine{12539\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{12540\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12541\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIODSMEN\_Pos)}}
\DoxyCodeLine{12542\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIODSMEN\_Msk}}
\DoxyCodeLine{12543\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12544\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOESMEN\_Pos)}}
\DoxyCodeLine{12545\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOESMEN\_Msk}}
\DoxyCodeLine{12546\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12547\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOFSMEN\_Pos)}}
\DoxyCodeLine{12548\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOFSMEN\_Msk}}
\DoxyCodeLine{12549\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12550\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOGSMEN\_Pos)}}
\DoxyCodeLine{12551\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOGSMEN\_Msk}}
\DoxyCodeLine{12552\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12553\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos)\ \ }}
\DoxyCodeLine{12554\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk}}
\DoxyCodeLine{12555\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12556\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_SRAM2SMEN\_Pos)}}
\DoxyCodeLine{12557\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{12558\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12559\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_ADC12SMEN\_Pos)}}
\DoxyCodeLine{12560\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_ADC12SMEN\_Msk}}
\DoxyCodeLine{12561\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC345SMEN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12562\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC345SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_ADC345SMEN\_Pos)}}
\DoxyCodeLine{12563\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC345SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_ADC345SMEN\_Msk}}
\DoxyCodeLine{12564\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12565\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC1SMEN\_Pos)}}
\DoxyCodeLine{12566\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC1SMEN\_Msk}}
\DoxyCodeLine{12567\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12568\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC2SMEN\_Pos)}}
\DoxyCodeLine{12569\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC2SMEN\_Msk}}
\DoxyCodeLine{12570\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12571\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC3SMEN\_Pos)}}
\DoxyCodeLine{12572\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC3SMEN\_Msk}}
\DoxyCodeLine{12573\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC4SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12574\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC4SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC4SMEN\_Pos)}}
\DoxyCodeLine{12575\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC4SMEN\_Msk}}
\DoxyCodeLine{12576\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12577\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_RNGSMEN\_Pos)}}
\DoxyCodeLine{12578\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{12579\ }
\DoxyCodeLine{12580\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3SMENR\ register\ \ *************/}}
\DoxyCodeLine{12581\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FMCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12582\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FMCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_FMCSMEN\_Pos)}}
\DoxyCodeLine{12583\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FMCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_FMCSMEN\_Msk}}
\DoxyCodeLine{12584\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_QSPISMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12585\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_QSPISMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_QSPISMEN\_Pos)}}
\DoxyCodeLine{12586\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_QSPISMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_QSPISMEN\_Msk}}
\DoxyCodeLine{12587\ }
\DoxyCodeLine{12588\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR1\ register\ \ *************/}}
\DoxyCodeLine{12589\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12590\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos)}}
\DoxyCodeLine{12591\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{12592\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12593\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM3SMEN\_Pos)}}
\DoxyCodeLine{12594\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM3SMEN\_Msk}}
\DoxyCodeLine{12595\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12596\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM4SMEN\_Pos)}}
\DoxyCodeLine{12597\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM4SMEN\_Msk}}
\DoxyCodeLine{12598\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM5SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12599\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM5SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM5SMEN\_Pos)}}
\DoxyCodeLine{12600\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM5SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM5SMEN\_Msk}}
\DoxyCodeLine{12601\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12602\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM6SMEN\_Pos)}}
\DoxyCodeLine{12603\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM6SMEN\_Msk}}
\DoxyCodeLine{12604\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12605\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM7SMEN\_Pos)}}
\DoxyCodeLine{12606\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM7SMEN\_Msk}}
\DoxyCodeLine{12607\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12608\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_CRSSMEN\_Pos)}}
\DoxyCodeLine{12609\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_CRSSMEN\_Msk}}
\DoxyCodeLine{12610\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12611\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos)}}
\DoxyCodeLine{12612\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{12613\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12614\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos)}}
\DoxyCodeLine{12615\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{12616\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12617\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos)}}
\DoxyCodeLine{12618\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{12619\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12620\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_SPI3SMEN\_Pos)}}
\DoxyCodeLine{12621\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_SPI3SMEN\_Msk}}
\DoxyCodeLine{12622\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12623\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USART2SMEN\_Pos)}}
\DoxyCodeLine{12624\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{12625\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12626\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USART3SMEN\_Pos)}}
\DoxyCodeLine{12627\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USART3SMEN\_Msk}}
\DoxyCodeLine{12628\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{12629\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_UART4SMEN\_Pos)}}
\DoxyCodeLine{12630\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_UART4SMEN\_Msk}}
\DoxyCodeLine{12631\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART5SMEN\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12632\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART5SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_UART5SMEN\_Pos)}}
\DoxyCodeLine{12633\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART5SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_UART5SMEN\_Msk}}
\DoxyCodeLine{12634\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12635\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos)}}
\DoxyCodeLine{12636\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{12637\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{12638\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos)}}
\DoxyCodeLine{12639\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{12640\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{12641\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USBSMEN\_Pos)}}
\DoxyCodeLine{12642\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USBSMEN\_Msk}}
\DoxyCodeLine{12643\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12644\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_FDCANSMEN\_Pos)}}
\DoxyCodeLine{12645\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_FDCANSMEN\_Msk}}
\DoxyCodeLine{12646\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{12647\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_PWRSMEN\_Pos)}}
\DoxyCodeLine{12648\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_PWRSMEN\_Msk}}
\DoxyCodeLine{12649\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12650\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos)}}
\DoxyCodeLine{12651\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{12652\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{12653\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos)}}
\DoxyCodeLine{12654\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{12655\ }
\DoxyCodeLine{12656\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR2\ register\ \ *************/}}
\DoxyCodeLine{12657\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12658\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos)}}
\DoxyCodeLine{12659\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{12660\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_I2C4SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12661\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_I2C4SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_I2C4SMEN\_Pos)}}
\DoxyCodeLine{12662\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_I2C4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_I2C4SMEN\_Msk}}
\DoxyCodeLine{12663\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12664\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_UCPD1SMEN\_Pos)}}
\DoxyCodeLine{12665\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_UCPD1SMEN\_Msk}}
\DoxyCodeLine{12666\ }
\DoxyCodeLine{12667\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2SMENR\ register\ \ *************/}}
\DoxyCodeLine{12668\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12669\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SYSCFGSMEN\_Pos)}}
\DoxyCodeLine{12670\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SYSCFGSMEN\_Msk}}
\DoxyCodeLine{12671\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12672\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM1SMEN\_Pos)}}
\DoxyCodeLine{12673\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{12674\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12675\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SPI1SMEN\_Pos)}}
\DoxyCodeLine{12676\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{12677\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12678\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM8SMEN\_Pos)}}
\DoxyCodeLine{12679\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM8SMEN\_Msk}}
\DoxyCodeLine{12680\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12681\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_USART1SMEN\_Pos)}}
\DoxyCodeLine{12682\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{12683\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI4SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12684\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI4SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SPI4SMEN\_Pos)}}
\DoxyCodeLine{12685\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SPI4SMEN\_Msk}}
\DoxyCodeLine{12686\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12687\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM15SMEN\_Pos)}}
\DoxyCodeLine{12688\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM15SMEN\_Msk}}
\DoxyCodeLine{12689\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12690\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM16SMEN\_Pos)}}
\DoxyCodeLine{12691\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{12692\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12693\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM17SMEN\_Pos)}}
\DoxyCodeLine{12694\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{12695\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM20SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12696\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM20SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM20SMEN\_Pos)}}
\DoxyCodeLine{12697\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM20SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM20SMEN\_Msk}}
\DoxyCodeLine{12698\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12699\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SAI1SMEN\_Pos)}}
\DoxyCodeLine{12700\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SAI1SMEN\_Msk}}
\DoxyCodeLine{12701\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_HRTIM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12702\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_HRTIM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_HRTIM1SMEN\_Pos)}}
\DoxyCodeLine{12703\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_HRTIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_HRTIM1SMEN\_Msk}}
\DoxyCodeLine{12704\ }
\DoxyCodeLine{12705\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR\ register\ \ ******************/}}
\DoxyCodeLine{12706\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12707\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12708\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{12709\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12710\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12712\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12713\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12714\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\_Msk}}
\DoxyCodeLine{12715\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12716\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12718\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12719\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12720\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART3SEL\_Msk}}
\DoxyCodeLine{12721\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12722\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12724\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12725\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }}
\DoxyCodeLine{12726\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_Msk}}
\DoxyCodeLine{12727\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }}
\DoxyCodeLine{12728\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }}
\DoxyCodeLine{12730\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART5SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12731\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART5SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_UART5SEL\_Pos)\ }}
\DoxyCodeLine{12732\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART5SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\_Msk}}
\DoxyCodeLine{12733\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART5SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_UART5SEL\_Pos)\ }}
\DoxyCodeLine{12734\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART5SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_UART5SEL\_Pos)\ }}
\DoxyCodeLine{12736\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12737\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12738\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{12739\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12740\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12742\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12743\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }}
\DoxyCodeLine{12744\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{12745\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }}
\DoxyCodeLine{12746\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }}
\DoxyCodeLine{12748\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12749\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }}
\DoxyCodeLine{12750\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_Msk}}
\DoxyCodeLine{12751\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }}
\DoxyCodeLine{12752\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }}
\DoxyCodeLine{12754\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12755\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }}
\DoxyCodeLine{12756\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_Msk}}
\DoxyCodeLine{12757\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }}
\DoxyCodeLine{12758\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }}
\DoxyCodeLine{12760\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12761\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12762\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{12763\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12764\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12766\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12767\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12768\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_Msk}}
\DoxyCodeLine{12769\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12770\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12772\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{12773\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12774\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S23SEL\_Msk}}
\DoxyCodeLine{12775\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12776\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12778\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{12779\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }}
\DoxyCodeLine{12780\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_FDCANSEL\_Msk}}
\DoxyCodeLine{12781\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }}
\DoxyCodeLine{12782\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }}
\DoxyCodeLine{12784\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12785\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }}
\DoxyCodeLine{12786\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_Msk}}
\DoxyCodeLine{12787\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }}
\DoxyCodeLine{12788\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }}
\DoxyCodeLine{12790\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{12791\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12792\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADC12SEL\_Msk}}
\DoxyCodeLine{12793\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12794\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12796\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC345SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12797\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC345SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_ADC345SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12798\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC345SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADC345SEL\_Msk}}
\DoxyCodeLine{12799\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC345SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_ADC345SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12800\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC345SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_ADC345SEL\_Pos)\ \ \ }}
\DoxyCodeLine{12802\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{12803\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12804\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{12805\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{12806\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12807\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ }}
\DoxyCodeLine{12808\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{12809\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12810\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ }}
\DoxyCodeLine{12811\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{12812\ }
\DoxyCodeLine{12813\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12814\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }}
\DoxyCodeLine{12815\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{12816\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }}
\DoxyCodeLine{12817\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }}
\DoxyCodeLine{12819\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12820\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSON\_Pos)\ \ }}
\DoxyCodeLine{12821\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{12822\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12823\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSD\_Pos)\ \ \ }}
\DoxyCodeLine{12824\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{12825\ }
\DoxyCodeLine{12826\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12827\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{12828\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{12829\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{12830\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{12832\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12833\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{12834\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{12835\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12836\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{12837\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{12838\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{12839\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{12840\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{12841\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12842\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOSEL\_Pos)\ \ \ }}
\DoxyCodeLine{12843\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{12844\ }
\DoxyCodeLine{12845\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{12846\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12847\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{12848\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{12849\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12850\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{12851\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{12852\ }
\DoxyCodeLine{12853\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{12854\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{12855\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{12856\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{12857\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{12858\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{12859\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{12860\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{12861\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{12862\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{12863\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{12864\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{12865\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{12866\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{12867\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{12868\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{12869\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{12870\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{12871\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12872\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{12873\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{12874\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{12875\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{12876\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{12877\ }
\DoxyCodeLine{12878\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CRRCR\ register\ \ *****************/}}
\DoxyCodeLine{12879\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12880\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CRRCR\_HSI48ON\_Pos)\ \ }}
\DoxyCodeLine{12881\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48ON\_Msk}}
\DoxyCodeLine{12882\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12883\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CRRCR\_HSI48RDY\_Pos)\ }}
\DoxyCodeLine{12884\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48RDY\_Msk}}
\DoxyCodeLine{12885\ }
\DoxyCodeLine{12887\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{12888\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12889\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12890\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12891\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12892\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12893\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12894\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12895\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12896\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12897\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12898\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12900\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR2\ register\ \ ******************/}}
\DoxyCodeLine{12901\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_I2C4SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12902\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_I2C4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR2\_I2C4SEL\_Pos)\ }}
\DoxyCodeLine{12903\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_I2C4SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_I2C4SEL\_Msk}}
\DoxyCodeLine{12904\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_I2C4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR2\_I2C4SEL\_Pos)\ }}
\DoxyCodeLine{12905\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_I2C4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR2\_I2C4SEL\_Pos)\ }}
\DoxyCodeLine{12907\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_QSPISEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12908\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_QSPISEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR2\_QSPISEL\_Pos)\ }}
\DoxyCodeLine{12909\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_QSPISEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_QSPISEL\_Msk}}
\DoxyCodeLine{12910\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_QSPISEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR2\_QSPISEL\_Pos)\ }}
\DoxyCodeLine{12911\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR2\_QSPISEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR2\_QSPISEL\_Pos)\ }}
\DoxyCodeLine{12913\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12914\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12915\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12916\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12917\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12918\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_CR\ register\ \ *******************/}}
\DoxyCodeLine{12919\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{12920\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Msk\ \ \ \ (0x1UL\ <<\ RNG\_CR\_RNGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12921\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\ \ \ \ \ \ \ \ RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{12922\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12923\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12924\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{12925\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12926\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12927\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{12928\ }
\DoxyCodeLine{12929\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{12930\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{12931\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_DRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12932\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\ \ \ \ \ \ \ \ \ RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{12933\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{12934\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12935\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\ \ \ \ \ \ \ \ \ RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{12936\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{12937\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12938\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\ \ \ \ \ \ \ \ \ RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{12939\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{12940\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12941\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{12942\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{12943\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12944\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{12945\ }
\DoxyCodeLine{12946\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12947\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12948\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12949\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12950\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12951\ }
\DoxyCodeLine{12952\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{12953\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{12954\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12955\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{12956\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12957\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12958\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{12959\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12960\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12961\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12962\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12963\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{12964\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12965\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12966\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12967\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12968\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12969\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12970\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{12971\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12972\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12973\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12974\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12975\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12976\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{12977\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12978\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12979\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12980\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12981\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12982\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12983\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{12984\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12985\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12986\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12987\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12988\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12989\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{12990\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12991\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12992\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12993\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12995\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{12996\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12997\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{12998\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{12999\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13000\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13001\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13002\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13003\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13004\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13005\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{13006\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13007\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13008\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13009\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13010\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13011\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13012\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{13013\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13014\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13015\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13016\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13017\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13018\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{13019\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13020\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13021\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{13022\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13023\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13024\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13025\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13026\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13027\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13028\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{13029\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13030\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13031\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13032\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13033\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{13034\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13035\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13036\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13037\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13039\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{13040\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13041\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13042\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{13043\ }
\DoxyCodeLine{13044\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ICSR\ register\ \ ******************/}}
\DoxyCodeLine{13045\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13046\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13047\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{13048\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{13049\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13050\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{13051\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{13052\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13053\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{13054\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13055\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13056\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{13057\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13058\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13059\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{13060\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13061\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13062\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{13063\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13064\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13065\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_WUTWF\_Msk}}
\DoxyCodeLine{13066\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13067\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRBWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13068\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRBWF\_Msk}}
\DoxyCodeLine{13069\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13070\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13071\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRAWF\_Msk}}
\DoxyCodeLine{13072\ }
\DoxyCodeLine{13073\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{13074\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13075\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13076\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{13077\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13078\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13079\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{13080\ }
\DoxyCodeLine{13081\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{13082\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13083\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13084\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{13085\ }
\DoxyCodeLine{13086\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{13087\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{13088\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OUT2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13089\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13090\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{13091\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_TYPE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13092\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13093\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{13094\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_PU\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13095\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13096\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{13097\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13098\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13099\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{13100\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13101\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13102\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13103\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ITSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13104\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13105\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{13106\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13107\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{13108\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13109\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13110\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{13111\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13112\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13113\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13114\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13115\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{13116\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13117\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13118\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{13119\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13120\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13121\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{13122\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{13123\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13124\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{13125\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13126\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13127\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{13128\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{13129\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13130\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{13131\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{13132\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13133\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{13134\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13135\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13136\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{13137\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13138\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13139\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{13140\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{13141\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13142\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{13143\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{13144\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13145\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{13146\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{13147\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13148\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{13149\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13150\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13151\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{13152\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{13153\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13154\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{13155\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13156\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13157\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{13158\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13159\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13160\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{13161\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13162\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13163\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{13164\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13165\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13166\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{13167\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13168\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13169\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13171\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{13172\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13173\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13174\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{13175\ }
\DoxyCodeLine{13176\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALR\ register\ \ *****************/}}
\DoxyCodeLine{13177\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{13178\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13179\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{13180\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{13181\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13182\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{13183\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13184\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13185\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{13186\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13187\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13188\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{13189\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13190\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13191\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13192\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13193\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13194\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13195\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13196\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13197\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13199\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{13200\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13201\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13202\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{13203\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{13204\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13205\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{13206\ }
\DoxyCodeLine{13207\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{13208\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{13209\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13210\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{13211\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13212\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13213\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{13214\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13215\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13216\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13217\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13218\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{13219\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13220\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13221\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13222\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13223\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13224\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13225\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{13226\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13227\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13228\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13229\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13230\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13231\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{13232\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13233\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13234\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13235\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13236\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13237\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13238\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{13239\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13240\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13241\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13242\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13243\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13244\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{13245\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13246\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13247\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13248\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13250\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{13251\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13252\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13253\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{13254\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13255\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13256\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13257\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13258\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13259\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{13260\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13261\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13262\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{13263\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13264\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13265\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13266\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13267\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13268\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13269\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{13270\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13271\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13272\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13273\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13274\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{13275\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13276\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13277\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13278\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13280\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{13281\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13282\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13283\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{13284\ }
\DoxyCodeLine{13285\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{13286\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{13287\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13288\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{13289\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{13290\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13291\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{13292\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{13293\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13294\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{13295\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13296\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13297\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13298\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13299\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{13300\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13301\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13302\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13303\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13304\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{13305\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13306\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{13307\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{13308\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13309\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{13310\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13311\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13312\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{13313\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13314\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13315\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13316\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13317\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{13318\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13319\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13320\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13321\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13322\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{13323\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13324\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{13325\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13326\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13327\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{13328\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13329\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13330\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13331\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13332\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13333\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{13334\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13335\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13336\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13337\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13338\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{13339\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13340\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{13341\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13342\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13343\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{13344\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13345\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13346\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13347\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13348\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13349\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{13350\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13351\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13352\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13353\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13355\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{13356\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13357\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13358\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{13359\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13360\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13361\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13362\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13363\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13364\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13365\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{13366\ }
\DoxyCodeLine{13367\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{13368\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{13369\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13370\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{13371\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{13372\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13373\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{13374\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{13375\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13376\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{13377\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13378\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13379\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13380\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13381\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{13382\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13383\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13384\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13385\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13386\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{13387\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13388\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{13389\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{13390\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13391\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{13392\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13393\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13394\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{13395\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13396\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13397\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13398\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13399\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{13400\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13401\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13402\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13403\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13404\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{13405\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13406\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{13407\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13408\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13409\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{13410\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13411\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13412\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13413\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13414\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13415\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{13416\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13417\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13418\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13419\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13420\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{13421\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13422\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{13423\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13424\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13425\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{13426\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13427\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13428\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13429\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13430\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13431\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{13432\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13433\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13434\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13435\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13437\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{13438\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13439\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13440\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{13441\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13442\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13443\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13444\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13445\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13446\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13447\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{13448\ }
\DoxyCodeLine{13449\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SR\ register\ \ *******************/}}
\DoxyCodeLine{13450\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13451\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13452\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{13453\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13454\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13455\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSOVF\_Msk}}
\DoxyCodeLine{13456\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13457\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13458\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSF\_Msk}}
\DoxyCodeLine{13459\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13460\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13461\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_WUTF\_Msk}}
\DoxyCodeLine{13462\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13463\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13464\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{13465\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13466\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13467\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{13468\ }
\DoxyCodeLine{13469\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_MISR\ register\ \ *****************/}}
\DoxyCodeLine{13470\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13471\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ITSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13472\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{13473\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13474\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSOVMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13475\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSOVMF\_Msk}}
\DoxyCodeLine{13476\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13477\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13478\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSMF\_Msk}}
\DoxyCodeLine{13479\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13480\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_WUTMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13481\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_WUTMF\_Msk}}
\DoxyCodeLine{13482\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13483\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRBMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13484\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{13485\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13486\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRAMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13487\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{13488\ }
\DoxyCodeLine{13489\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SCR\ register\ \ ******************/}}
\DoxyCodeLine{13490\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13491\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13492\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{13493\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13494\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13495\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSOVF\_Msk}}
\DoxyCodeLine{13496\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13497\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13498\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSF\_Msk}}
\DoxyCodeLine{13499\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13500\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CWUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13501\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CWUTF\_Msk}}
\DoxyCodeLine{13502\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13503\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13504\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{13505\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13506\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13507\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{13508\ }
\DoxyCodeLine{13509\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13510\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13511\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Tamper\ and\ backup\ register\ (TAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13512\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13513\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13514\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR1\ register\ \ *****************/}}
\DoxyCodeLine{13515\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13516\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13517\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{13518\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13519\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13520\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{13521\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13522\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13523\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP3E\_Msk}}
\DoxyCodeLine{13524\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13525\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13526\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{13527\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13528\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13529\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP4E\_Msk}}
\DoxyCodeLine{13530\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13531\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13532\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{13533\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13534\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13535\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{13536\ }
\DoxyCodeLine{13537\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR2\ register\ \ *****************/}}
\DoxyCodeLine{13538\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{13539\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13540\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{13541\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{13542\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13543\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{13544\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{13545\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13546\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{13547\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13548\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13549\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MF\_Msk}}
\DoxyCodeLine{13550\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{13551\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13552\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MF\_Msk}}
\DoxyCodeLine{13553\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13554\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13555\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MF\_Msk}}
\DoxyCodeLine{13556\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{13557\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13558\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{13559\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{13560\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13561\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{13562\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{13563\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13564\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3TRG\_Msk}}
\DoxyCodeLine{13565\ }
\DoxyCodeLine{13566\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_FLTCR\ register\ \ ***************/}}
\DoxyCodeLine{13567\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{13568\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{13569\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ (0x00000004UL)}}
\DoxyCodeLine{13570\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13571\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Msk\ \ \ \ \ \ (0x7UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13572\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{13573\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ (0x00000008UL)}}
\DoxyCodeLine{13574\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ (0x00000010UL)}}
\DoxyCodeLine{13575\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13576\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13577\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{13578\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ (0x00000020UL)}}
\DoxyCodeLine{13579\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ (0x00000040UL)}}
\DoxyCodeLine{13580\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13581\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13582\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{13583\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{13584\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Msk\ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13585\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{13586\ }
\DoxyCodeLine{13587\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_IER\ register\ \ *****************/}}
\DoxyCodeLine{13588\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13589\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13590\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{13591\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13592\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13593\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{13594\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13595\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13596\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP3IE\_Msk}}
\DoxyCodeLine{13597\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13598\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13599\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{13600\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13601\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP4IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13602\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP4IE\_Msk}}
\DoxyCodeLine{13603\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13604\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP5IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13605\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{13606\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13607\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP6IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13608\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{13609\ }
\DoxyCodeLine{13610\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SR\ register\ \ ******************/}}
\DoxyCodeLine{13611\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13612\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13613\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{13614\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13615\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13616\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{13617\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13618\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13619\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP3F\_Msk}}
\DoxyCodeLine{13620\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13621\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP3F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13622\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{13623\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13624\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP4F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13625\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP4F\_Msk}}
\DoxyCodeLine{13626\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13627\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP5F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13628\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{13629\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13630\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP6F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13631\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{13632\ }
\DoxyCodeLine{13633\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_MISR\ register\ \ ****************/}}
\DoxyCodeLine{13634\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13635\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP1MF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13636\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{13637\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13638\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP2MF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13639\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{13640\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13641\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP3MF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13642\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{13643\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13644\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP3MF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13645\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{13646\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13647\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP4MF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13648\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP4MF\_Msk}}
\DoxyCodeLine{13649\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13650\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP5MF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13651\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{13652\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13653\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP6MF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13654\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{13655\ }
\DoxyCodeLine{13656\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SCR\ register\ \ *****************/}}
\DoxyCodeLine{13657\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13658\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP1F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13659\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{13660\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{13661\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP2F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13662\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{13663\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13664\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP3F\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{13665\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP3F\_Msk}}
\DoxyCodeLine{13666\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13667\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP3F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13668\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{13669\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13670\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP4F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13671\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP4F\_Msk}}
\DoxyCodeLine{13672\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13673\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP5F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13674\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{13675\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{13676\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP6F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{13677\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{13678\ }
\DoxyCodeLine{13679\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP0R\ register\ \ ***************/}}
\DoxyCodeLine{13680\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13681\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13682\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{13683\ }
\DoxyCodeLine{13684\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP1R\ register\ \ ***************/}}
\DoxyCodeLine{13685\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13686\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13687\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{13688\ }
\DoxyCodeLine{13689\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP2R\ register\ \ ***************/}}
\DoxyCodeLine{13690\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13691\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13692\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{13693\ }
\DoxyCodeLine{13694\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP3R\ register\ \ ***************/}}
\DoxyCodeLine{13695\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13696\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13697\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{13698\ }
\DoxyCodeLine{13699\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP4R\ register\ \ ***************/}}
\DoxyCodeLine{13700\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13701\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13702\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{13703\ }
\DoxyCodeLine{13704\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP5R\ register\ \ ***************/}}
\DoxyCodeLine{13705\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13706\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP5R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13707\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP5R\_Msk}}
\DoxyCodeLine{13708\ }
\DoxyCodeLine{13709\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP6R\ register\ \ ***************/}}
\DoxyCodeLine{13710\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13711\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP6R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13712\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP6R\_Msk}}
\DoxyCodeLine{13713\ }
\DoxyCodeLine{13714\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP7R\ register\ \ ***************/}}
\DoxyCodeLine{13715\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13716\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP7R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13717\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP7R\_Msk}}
\DoxyCodeLine{13718\ }
\DoxyCodeLine{13719\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP8R\ register\ \ ***************/}}
\DoxyCodeLine{13720\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13721\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP8R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13722\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP8R\_Msk}}
\DoxyCodeLine{13723\ }
\DoxyCodeLine{13724\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP9R\ register\ \ ***************/}}
\DoxyCodeLine{13725\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13726\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP9R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13727\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP9R\_Msk}}
\DoxyCodeLine{13728\ }
\DoxyCodeLine{13729\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP10R\ register\ \ ***************/}}
\DoxyCodeLine{13730\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13731\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP10R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13732\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP10R\_Msk}}
\DoxyCodeLine{13733\ }
\DoxyCodeLine{13734\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP11R\ register\ \ ***************/}}
\DoxyCodeLine{13735\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13736\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP11R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13737\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP11R\_Msk}}
\DoxyCodeLine{13738\ }
\DoxyCodeLine{13739\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP12R\ register\ \ ***************/}}
\DoxyCodeLine{13740\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13741\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP12R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13742\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP12R\_Msk}}
\DoxyCodeLine{13743\ }
\DoxyCodeLine{13744\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP13R\ register\ \ ***************/}}
\DoxyCodeLine{13745\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13746\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP13R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13747\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP13R\_Msk}}
\DoxyCodeLine{13748\ }
\DoxyCodeLine{13749\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP14R\ register\ \ ***************/}}
\DoxyCodeLine{13750\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13751\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP14R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13752\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP14R\_Msk}}
\DoxyCodeLine{13753\ }
\DoxyCodeLine{13754\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP15R\ register\ \ ***************/}}
\DoxyCodeLine{13755\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13756\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP15R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13757\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP15R\_Msk}}
\DoxyCodeLine{13758\ }
\DoxyCodeLine{13759\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP16R\ register\ \ ***************/}}
\DoxyCodeLine{13760\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13761\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP16R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13762\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP16R\_Msk}}
\DoxyCodeLine{13763\ }
\DoxyCodeLine{13764\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP17R\ register\ \ ***************/}}
\DoxyCodeLine{13765\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13766\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP17R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13767\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP17R\_Msk}}
\DoxyCodeLine{13768\ }
\DoxyCodeLine{13769\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP18R\ register\ \ ***************/}}
\DoxyCodeLine{13770\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13771\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP18R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13772\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP18R\_Msk}}
\DoxyCodeLine{13773\ }
\DoxyCodeLine{13774\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP19R\ register\ \ ***************/}}
\DoxyCodeLine{13775\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13776\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP19R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13777\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP19R\_Msk}}
\DoxyCodeLine{13778\ }
\DoxyCodeLine{13779\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP20R\ register\ \ ***************/}}
\DoxyCodeLine{13780\ \textcolor{preprocessor}{\#define\ TAMP\_BKP20R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13781\ \textcolor{preprocessor}{\#define\ TAMP\_BKP20R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP20R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13782\ \textcolor{preprocessor}{\#define\ TAMP\_BKP20R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP20R\_Msk}}
\DoxyCodeLine{13783\ }
\DoxyCodeLine{13784\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP21R\ register\ \ ***************/}}
\DoxyCodeLine{13785\ \textcolor{preprocessor}{\#define\ TAMP\_BKP21R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13786\ \textcolor{preprocessor}{\#define\ TAMP\_BKP21R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP21R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13787\ \textcolor{preprocessor}{\#define\ TAMP\_BKP21R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP21R\_Msk}}
\DoxyCodeLine{13788\ }
\DoxyCodeLine{13789\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP22R\ register\ \ ***************/}}
\DoxyCodeLine{13790\ \textcolor{preprocessor}{\#define\ TAMP\_BKP22R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13791\ \textcolor{preprocessor}{\#define\ TAMP\_BKP22R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP22R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13792\ \textcolor{preprocessor}{\#define\ TAMP\_BKP22R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP22R\_Msk}}
\DoxyCodeLine{13793\ }
\DoxyCodeLine{13794\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP23R\ register\ \ ***************/}}
\DoxyCodeLine{13795\ \textcolor{preprocessor}{\#define\ TAMP\_BKP23R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13796\ \textcolor{preprocessor}{\#define\ TAMP\_BKP23R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP23R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13797\ \textcolor{preprocessor}{\#define\ TAMP\_BKP23R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP23R\_Msk}}
\DoxyCodeLine{13798\ }
\DoxyCodeLine{13799\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP24R\ register\ \ ***************/}}
\DoxyCodeLine{13800\ \textcolor{preprocessor}{\#define\ TAMP\_BKP24R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13801\ \textcolor{preprocessor}{\#define\ TAMP\_BKP24R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP24R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13802\ \textcolor{preprocessor}{\#define\ TAMP\_BKP24R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP24R\_Msk}}
\DoxyCodeLine{13803\ }
\DoxyCodeLine{13804\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP25R\ register\ \ ***************/}}
\DoxyCodeLine{13805\ \textcolor{preprocessor}{\#define\ TAMP\_BKP25R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13806\ \textcolor{preprocessor}{\#define\ TAMP\_BKP25R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP25R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13807\ \textcolor{preprocessor}{\#define\ TAMP\_BKP25R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP25R\_Msk}}
\DoxyCodeLine{13808\ }
\DoxyCodeLine{13809\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP26R\ register\ \ ***************/}}
\DoxyCodeLine{13810\ \textcolor{preprocessor}{\#define\ TAMP\_BKP26R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13811\ \textcolor{preprocessor}{\#define\ TAMP\_BKP26R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP26R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13812\ \textcolor{preprocessor}{\#define\ TAMP\_BKP26R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP26R\_Msk}}
\DoxyCodeLine{13813\ }
\DoxyCodeLine{13814\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP27R\ register\ \ ***************/}}
\DoxyCodeLine{13815\ \textcolor{preprocessor}{\#define\ TAMP\_BKP27R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13816\ \textcolor{preprocessor}{\#define\ TAMP\_BKP27R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP27R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13817\ \textcolor{preprocessor}{\#define\ TAMP\_BKP27R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP27R\_Msk}}
\DoxyCodeLine{13818\ }
\DoxyCodeLine{13819\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP28R\ register\ \ ***************/}}
\DoxyCodeLine{13820\ \textcolor{preprocessor}{\#define\ TAMP\_BKP28R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13821\ \textcolor{preprocessor}{\#define\ TAMP\_BKP28R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP28R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13822\ \textcolor{preprocessor}{\#define\ TAMP\_BKP28R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP28R\_Msk}}
\DoxyCodeLine{13823\ }
\DoxyCodeLine{13824\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP29R\ register\ \ ***************/}}
\DoxyCodeLine{13825\ \textcolor{preprocessor}{\#define\ TAMP\_BKP29R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13826\ \textcolor{preprocessor}{\#define\ TAMP\_BKP29R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP29R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13827\ \textcolor{preprocessor}{\#define\ TAMP\_BKP29R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP29R\_Msk}}
\DoxyCodeLine{13828\ }
\DoxyCodeLine{13829\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP30R\ register\ \ ***************/}}
\DoxyCodeLine{13830\ \textcolor{preprocessor}{\#define\ TAMP\_BKP30R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13831\ \textcolor{preprocessor}{\#define\ TAMP\_BKP30R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP30R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13832\ \textcolor{preprocessor}{\#define\ TAMP\_BKP30R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP30R\_Msk}}
\DoxyCodeLine{13833\ }
\DoxyCodeLine{13834\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP31R\ register\ \ ***************/}}
\DoxyCodeLine{13835\ \textcolor{preprocessor}{\#define\ TAMP\_BKP31R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13836\ \textcolor{preprocessor}{\#define\ TAMP\_BKP31R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP31R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13837\ \textcolor{preprocessor}{\#define\ TAMP\_BKP31R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP31R\_Msk}}
\DoxyCodeLine{13838\ }
\DoxyCodeLine{13839\ }
\DoxyCodeLine{13840\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13841\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13842\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Audio\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13843\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13844\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13845\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xCR1\ register\ \ *******************/}}
\DoxyCodeLine{13846\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13847\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13848\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13849\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13850\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13852\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{13853\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13854\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_PRTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13855\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13856\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13858\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13859\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13860\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13861\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13862\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13863\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13865\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13866\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13867\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13868\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{13869\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_CKSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13870\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_CKSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13872\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{13873\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13874\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_SYNCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13875\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13876\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13878\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{13879\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MONO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13880\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MONO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13881\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13882\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_OUTDRIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13883\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_OUTDRIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13884\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13885\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_SAIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13886\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_SAIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13887\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{13888\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13889\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13890\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{13891\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_NODIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13892\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_NODIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13894\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{13895\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_Msk\ \ \ \ \ \ \ \ (0x3FUL\ <<\ SAI\_xCR1\_MCKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13896\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MCKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13897\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_0\ \ \ \ \ \ \ \ \ \ (0x00100000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13898\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_1\ \ \ \ \ \ \ \ \ \ (0x00200000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13899\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_2\ \ \ \ \ \ \ \ \ \ (0x00400000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13900\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_3\ \ \ \ \ \ \ \ \ \ (0x00800000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13901\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_4\ \ \ \ \ \ \ \ \ \ (0x01000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13902\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_5\ \ \ \ \ \ \ \ \ \ (0x02000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13904\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{13905\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_OSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13906\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_OSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13908\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{13909\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MCKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13910\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MCKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13912\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xCR2\ register\ \ *******************/}}
\DoxyCodeLine{13913\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13914\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13915\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_FTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13916\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13917\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13918\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13920\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{13921\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_FFLUSH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13922\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_FFLUSH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13923\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{13924\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_TRIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13925\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_TRIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13926\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{13927\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_MUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13928\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13929\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{13930\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_MUTEVAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13931\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTEVAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13934\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{13935\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13936\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTECNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13937\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13938\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13939\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13940\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13941\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13942\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13944\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{13945\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_CPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13946\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_CPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13947\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{13948\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13949\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_COMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13950\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13951\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13954\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xFRCR\ register\ \ *******************/}}
\DoxyCodeLine{13955\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13956\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13957\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FRL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13958\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13959\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13960\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13961\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13962\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13963\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13964\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13965\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13967\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{13968\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13969\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13970\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13971\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13972\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13973\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13974\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13975\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13976\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13978\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{13979\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13980\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13981\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{13982\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13983\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13984\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{13985\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13986\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13988\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xSLOTR\ register\ \ *******************/}}
\DoxyCodeLine{13989\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{13990\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13991\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\ \ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_FBOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13992\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13993\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13994\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13995\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13996\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{13998\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{13999\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14000\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_SLOTSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14001\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14002\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14004\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14005\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14006\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_NBSLOT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14007\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14008\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14009\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14010\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14012\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{14013\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ SAI\_xSLOTR\_SLOTEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14014\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_SLOTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14016\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xIMR\ register\ \ *******************/}}
\DoxyCodeLine{14017\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14018\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_OVRUDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14019\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_OVRUDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14020\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{14021\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_MUTEDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14022\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\ \ \ \ \ \ \ \ \ SAI\_xIMR\_MUTEDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14023\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14024\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_WCKCFGIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14025\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_WCKCFGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14026\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14027\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_FREQIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14028\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_FREQIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14029\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14030\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_CNRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14031\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\ \ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_CNRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14032\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14033\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_AFSDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14034\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_AFSDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14035\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14036\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_LFSDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14037\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_LFSDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14039\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SAI\_xSR\ register\ \ *******************/}}
\DoxyCodeLine{14040\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14041\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_OVRUDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14042\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_OVRUDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14043\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14044\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_MUTEDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14045\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_MUTEDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14046\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14047\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_WCKCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14048\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_WCKCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14049\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14050\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14051\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14052\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14053\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_CNRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14054\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_CNRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14055\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14056\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_AFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14057\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_AFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14058\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14059\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_LFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14060\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_LFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14062\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{14063\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14064\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_FLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14065\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14066\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14067\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14069\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xCLRFR\ register\ \ ******************/}}
\DoxyCodeLine{14070\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{14071\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_COVRUDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14072\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_COVRUDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14073\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{14074\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\_Msk\ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CMUTEDET\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14075\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\ \ \ \ \ \ \ \ SAI\_xCLRFR\_CMUTEDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14076\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{14077\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CWCKCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14078\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CWCKCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14079\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14080\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14081\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\ \ \ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CFREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14082\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14083\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CCNRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14084\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\ \ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CCNRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14085\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{14086\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CAFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14087\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CAFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14088\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{14089\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CLFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14090\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CLFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14092\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xDR\ register\ \ ******************/}}
\DoxyCodeLine{14093\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14094\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SAI\_xDR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14095\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{14096\ }
\DoxyCodeLine{14097\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_PDMCR\ register\ \ *******************/}}
\DoxyCodeLine{14098\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14099\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_PDMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14100\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_PDMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14102\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14103\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14104\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_MICNBR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14105\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14106\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14108\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14109\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14110\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14111\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14112\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14113\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14114\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14115\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14116\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14117\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14118\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14119\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14121\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_PDMDLY\ register\ \ ******************/}}
\DoxyCodeLine{14122\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14123\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14124\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14125\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14126\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14127\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14129\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14130\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14131\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14132\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14133\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14134\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14136\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14137\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14138\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM2L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14139\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14140\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14141\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14143\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14144\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14145\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14146\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14147\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14148\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14150\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{14151\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14152\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM3L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14153\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14154\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14155\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14157\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{14158\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14159\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14160\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14161\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14162\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14164\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{14165\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14166\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM4L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14167\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14168\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14169\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14171\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{14172\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14173\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14174\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14175\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14176\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14179\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14180\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14181\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ (SPI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14182\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14183\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14184\ \textcolor{comment}{/*}}
\DoxyCodeLine{14185\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{14186\ \textcolor{comment}{\ */}}
\DoxyCodeLine{14187\ \textcolor{preprocessor}{\#define\ SPI\_I2S\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14189\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{14190\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14191\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14192\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14193\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14194\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14195\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14196\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14197\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14198\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14200\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14201\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14202\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14203\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14204\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14205\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14207\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14208\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14209\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14210\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14211\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14212\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14213\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14214\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14215\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14216\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14217\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14218\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14219\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14220\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14221\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14222\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14223\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14224\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14225\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14226\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14227\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14228\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{14229\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14230\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14231\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{14232\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14233\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14234\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{14235\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14236\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14238\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{14239\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14240\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14241\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14242\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14243\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14244\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14245\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14246\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14247\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14248\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14249\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_NSSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14250\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14251\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14252\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14253\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14254\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14255\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14256\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14257\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14258\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14259\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14260\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14261\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14262\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14263\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14264\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14265\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14266\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14267\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14268\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14269\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14270\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14271\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRXTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14272\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14273\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{14274\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMARX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14275\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14276\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{14277\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMATX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14278\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14280\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{14281\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14282\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14283\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14284\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14285\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14286\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14287\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14288\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14289\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14290\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14291\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14292\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14293\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14294\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14295\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14296\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14297\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14298\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14299\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14300\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14301\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14302\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14303\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14304\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14305\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14306\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14307\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14308\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14309\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14310\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14311\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14312\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14313\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14314\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14315\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14316\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14317\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14319\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{14320\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14321\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14322\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14324\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{14325\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14326\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14327\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14329\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{14330\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14331\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14332\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14334\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{14335\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14336\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14337\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14339\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{14340\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14341\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14342\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14343\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14344\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14345\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14346\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14347\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14348\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14349\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14350\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14351\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14352\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14353\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14354\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14355\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14356\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{14357\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14358\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14359\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14360\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14361\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14362\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14363\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14364\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14365\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14366\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14367\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14368\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14369\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14370\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{14371\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_ASTRTEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14372\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14374\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{14375\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14376\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14377\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14378\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14379\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14380\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14381\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14382\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14383\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14385\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14386\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14387\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14388\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14389\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14390\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_MEMRMP\ register\ ***************/}}
\DoxyCodeLine{14391\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14392\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }}
\DoxyCodeLine{14393\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14394\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }}
\DoxyCodeLine{14395\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }}
\DoxyCodeLine{14396\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }}
\DoxyCodeLine{14398\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14399\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_FB\_MODE\_Pos)\ \ \ }}
\DoxyCodeLine{14400\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_FB\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14402\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR1\ register\ ******************/}}
\DoxyCodeLine{14403\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14404\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_BOOSTEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{14405\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14406\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14407\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_ANASWVDD\_Pos)\ \ \ \ }}
\DoxyCodeLine{14408\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_ANASWVDD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14409\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{14410\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)}}
\DoxyCodeLine{14411\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14412\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{14413\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)}}
\DoxyCodeLine{14414\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14415\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{14416\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)}}
\DoxyCodeLine{14417\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14418\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{14419\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)}}
\DoxyCodeLine{14420\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14421\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{14422\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)\ \ \ }}
\DoxyCodeLine{14423\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14424\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{14425\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)\ \ \ }}
\DoxyCodeLine{14426\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14427\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{14428\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos)\ \ \ }}
\DoxyCodeLine{14429\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14430\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C4\_FMP\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{14431\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C4\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C4\_FMP\_Pos)\ \ \ }}
\DoxyCodeLine{14432\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C4\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C4\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14433\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_0\ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14434\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_1\ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14435\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_2\ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14436\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_3\ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14437\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_4\ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14438\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_5\ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14440\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ ***************/}}
\DoxyCodeLine{14441\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14442\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ \ \ \ }}
\DoxyCodeLine{14443\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14444\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14445\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ \ \ \ }}
\DoxyCodeLine{14446\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14447\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14448\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ \ \ \ }}
\DoxyCodeLine{14449\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14450\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14451\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ \ \ \ }}
\DoxyCodeLine{14452\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14457\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14458\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14459\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14460\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14461\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14462\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14463\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14468\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14469\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14470\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14471\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14472\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14473\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14474\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14479\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14480\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14481\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14482\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14483\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14484\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14485\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14490\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14491\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14492\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14493\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14494\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14495\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14496\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00006000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14498\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ ***************/}}
\DoxyCodeLine{14499\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14500\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ \ \ \ }}
\DoxyCodeLine{14501\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14502\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14503\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ \ \ \ }}
\DoxyCodeLine{14504\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14505\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14506\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ \ \ \ }}
\DoxyCodeLine{14507\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14508\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14509\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ \ \ \ }}
\DoxyCodeLine{14510\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14515\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14516\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14517\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14518\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14519\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14520\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14521\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14526\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14527\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14528\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14529\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14530\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14531\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14532\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14537\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14538\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14539\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14540\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14541\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14542\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14543\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14548\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14549\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14550\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14551\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14552\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14553\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14554\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00006000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14556\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ ***************/}}
\DoxyCodeLine{14557\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14558\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ \ \ \ }}
\DoxyCodeLine{14559\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14560\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14561\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ \ \ \ }}
\DoxyCodeLine{14562\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14563\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14564\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ \ \ }}
\DoxyCodeLine{14565\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14566\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14567\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ \ \ }}
\DoxyCodeLine{14568\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14573\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14574\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14575\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14576\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14577\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14578\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14579\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14584\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14585\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14586\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14587\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14588\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14589\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14590\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14595\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14596\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14597\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14598\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14599\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14600\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14605\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14606\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14607\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14608\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14609\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14610\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14612\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ ***************/}}
\DoxyCodeLine{14613\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14614\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ \ \ }}
\DoxyCodeLine{14615\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14616\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14617\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ \ \ }}
\DoxyCodeLine{14618\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14619\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14620\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ \ \ }}
\DoxyCodeLine{14621\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14622\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14623\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ \ \ }}
\DoxyCodeLine{14624\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14629\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14630\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14631\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14632\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14633\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14634\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14639\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14640\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14641\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14642\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14643\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14644\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14649\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14650\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14651\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14652\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14653\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14654\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14659\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14660\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14661\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14662\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14663\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14664\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14666\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SCSR\ register\ \ ****************/}}
\DoxyCodeLine{14667\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14668\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_CCMER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14669\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_CCMER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14670\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14671\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_CCMBSY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{14672\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_CCMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14674\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ ****************/}}
\DoxyCodeLine{14675\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14676\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_CLL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14677\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14678\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14679\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14680\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14681\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14682\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PVDL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14683\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14684\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14685\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_ECCL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14686\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14687\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14688\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14689\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14691\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SWPR\ register\ \ ****************/}}
\DoxyCodeLine{14692\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14693\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE0\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14694\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE0\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14695\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14696\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14697\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE1\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14698\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14699\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14700\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE2\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14701\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14702\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14703\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE3\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14704\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14705\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14706\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE4\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14707\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14708\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14709\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE5\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14710\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14711\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14712\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE6\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14713\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14714\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14715\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE7\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14716\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14717\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14718\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE8\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14719\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14720\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{14721\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE9\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14722\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14723\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14724\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE10\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14725\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14726\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE11\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14727\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE11\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14728\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14729\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE12\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14730\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE12\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14731\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{14732\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE13\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14733\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE13\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14734\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{14735\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE14\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14736\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE14\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14737\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{14738\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE15\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14739\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE15\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14740\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{14741\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE16\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14742\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE16\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14743\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{14744\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE17\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14745\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE17\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14746\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{14747\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE18\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14748\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE18\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14749\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{14750\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE19\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14751\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE19\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14752\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{14753\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE20\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14754\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE20\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14755\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{14756\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE21\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14757\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE21\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14758\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{14759\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE22\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14760\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE22\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14761\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{14762\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE23\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14763\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE23\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14764\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{14765\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE24\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14766\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE24\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14767\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{14768\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE25\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14769\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE25\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14770\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{14771\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE26\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14772\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE26\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14773\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{14774\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE27\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14775\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE27\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14776\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{14777\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE28\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14778\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE28\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14779\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{14780\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE29\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14781\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE29\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14782\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{14783\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE30\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14784\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE30\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14785\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{14786\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE31\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{14787\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE31\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14789\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SKR\ register\ \ ****************/}}
\DoxyCodeLine{14790\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14791\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SYSCFG\_SKR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14792\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14794\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14795\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14796\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14797\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{14798\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14799\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{14800\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14801\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14802\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14803\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14804\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14805\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14806\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14807\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14808\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14809\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14810\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14811\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14812\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14813\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14814\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14816\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14817\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14818\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14819\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14820\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14822\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14823\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14824\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14826\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14827\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14828\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14829\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14830\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14832\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14833\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UIFREMAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14834\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14836\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14837\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DITHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14838\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DITHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14840\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{14841\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14842\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14843\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14844\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14845\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14846\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14847\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14848\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14849\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14851\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14852\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x200007UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14853\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14854\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000001UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14855\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000002UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14856\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000004UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14857\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x200000UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14859\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14860\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14861\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14862\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14863\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14864\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14865\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14866\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14867\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14868\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14869\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14870\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14871\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14872\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14873\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14874\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14875\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14876\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14877\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{14878\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14879\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14880\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{14881\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14882\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14883\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{14884\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14885\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14886\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{14887\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14888\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14889\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{14890\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14891\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14893\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{14894\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14895\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14896\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14897\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14898\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14899\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14901\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{14902\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14903\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x10007UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14904\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14905\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14906\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14907\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14908\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14910\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14911\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_OCCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14912\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14914\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14915\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x30007UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14916\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14917\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14918\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14919\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14920\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14921\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14923\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14924\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14925\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14927\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14928\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14929\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14930\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14931\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14932\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14933\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14935\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14936\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14937\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14938\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14939\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14941\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{14942\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14943\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14944\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{14945\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14946\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14948\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{14949\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMSPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14950\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMSPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14952\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{14953\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMSPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14954\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMSPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14956\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{14957\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{14958\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14959\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14960\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{14961\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14962\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14963\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{14964\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14965\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14966\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{14967\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14968\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14969\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{14970\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14971\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14972\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{14973\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14974\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14975\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{14976\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14977\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14978\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{14979\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14980\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14981\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{14982\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14983\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14984\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{14985\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14986\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14987\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{14988\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14989\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14990\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{14991\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14992\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14993\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{14994\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14995\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14996\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{14997\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14998\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{14999\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{15000\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15001\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15002\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{15003\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_IDXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15004\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IDXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15005\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{15006\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_DIRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15007\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_DIRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15008\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{15009\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_IERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15010\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15011\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{15012\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15013\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15015\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{15016\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15017\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15018\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15019\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15020\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15021\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15022\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15023\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15024\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15025\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15026\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15027\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15028\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15029\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15030\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15031\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15032\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15033\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15034\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15035\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15036\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15037\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15038\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15039\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15040\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15041\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_B2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15042\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15043\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15044\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15045\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15046\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15047\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15048\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15049\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15050\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15051\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15052\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15053\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15054\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15055\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15056\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_SBIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15057\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15058\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15059\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC5IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15060\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15061\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{15062\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC6IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15063\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15064\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{15065\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_IDXF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15066\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IDXF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15067\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{15068\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_DIRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15069\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_DIRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15070\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{15071\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_IERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15072\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15073\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{15074\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15075\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15077\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{15078\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15079\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15080\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15081\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15082\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15083\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15084\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15085\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15086\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15087\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15088\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15089\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15090\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15091\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15092\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15093\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15094\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15095\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15096\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15097\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15098\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15099\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15100\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15101\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15102\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15103\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_B2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15104\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15107\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{15108\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15109\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15110\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15111\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15112\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15114\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15115\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15116\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15117\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15118\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15119\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15121\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15122\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15123\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15124\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15125\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15126\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15127\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15129\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15130\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15131\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15133\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15134\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15135\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15136\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15137\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15139\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15140\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15141\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15142\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15143\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15144\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15146\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15147\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15148\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15149\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15150\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15151\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15152\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15154\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15155\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15156\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15158\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{15159\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15160\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15161\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15162\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15163\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15165\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15166\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15167\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15168\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15169\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15170\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15171\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15173\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15174\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15175\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15176\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15177\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15179\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15180\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15181\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15182\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15183\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15184\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15185\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15187\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{15188\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15189\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15190\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15191\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15192\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15194\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15195\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15196\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15197\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15198\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15199\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15201\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15202\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15203\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15204\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15205\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15206\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15207\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15209\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15210\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15211\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15213\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15214\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15215\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15216\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15217\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15219\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15220\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15221\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15222\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15223\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15224\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15226\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15227\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15228\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15229\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15230\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15231\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15232\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15234\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15235\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15236\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15238\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{15239\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15240\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15241\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15242\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15243\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15245\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15246\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15247\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15248\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15249\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15250\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15251\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15253\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15254\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15255\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15256\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15257\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15259\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15260\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15261\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15262\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15263\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15264\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15265\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15267\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR3\ register\ \ *******************/}}
\DoxyCodeLine{15268\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15269\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15270\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15271\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15272\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15273\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15275\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15276\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15277\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15278\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15279\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15280\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15281\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15283\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15284\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15285\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15287\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15288\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15289\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15290\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15291\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15292\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15294\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15295\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15296\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15297\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15298\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15299\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15300\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15302\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15303\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15304\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15306\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{15307\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15308\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15309\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15310\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15311\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15312\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15313\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15314\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15315\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15316\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15317\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15318\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15319\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15320\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15321\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15322\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15323\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15324\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15325\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15326\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15327\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15328\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15329\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15330\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15331\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15332\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15333\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15334\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15335\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15336\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15337\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15338\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15339\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15340\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15341\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15342\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15343\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15344\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15345\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15346\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15347\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15348\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15349\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{15350\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15351\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15352\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15353\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15354\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15355\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15356\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15357\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15358\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{15359\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15360\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15361\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{15362\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15363\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15364\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{15365\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15366\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15368\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{15369\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15370\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15371\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15372\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{15373\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CNT\_UIFCPY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15374\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15376\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{15377\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15378\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15379\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15381\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{15382\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15383\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15384\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15386\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{15387\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15388\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15389\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15391\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{15392\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15393\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15394\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15396\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{15397\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15398\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15399\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15401\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{15402\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15403\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15404\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15406\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{15407\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15408\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15409\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15411\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR5\ register\ \ *******************/}}
\DoxyCodeLine{15412\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15413\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR5\_CCR5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15414\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15415\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{15416\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15417\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15418\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{15419\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15420\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15421\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{15422\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15423\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15425\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR6\ register\ \ *******************/}}
\DoxyCodeLine{15426\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15427\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR6\_CCR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15428\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15430\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{15431\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15432\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15433\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15434\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15435\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15436\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15437\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15438\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15439\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15440\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15441\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15443\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15444\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15445\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15446\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15447\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15449\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15450\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15451\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15452\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15453\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15454\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15455\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15456\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15457\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15458\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15459\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15460\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15461\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{15462\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15463\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15464\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15465\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15466\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15468\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15469\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15470\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15471\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{15472\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BK2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15473\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15475\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{15476\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15477\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15478\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{15479\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15480\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15482\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{15483\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKDSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15484\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15485\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{15486\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2DSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15487\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15489\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{15490\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKBID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15491\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15492\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{15493\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2BID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15494\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15496\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{15497\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15498\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15499\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15500\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15501\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15502\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15503\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15504\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15506\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15507\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15508\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15509\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15510\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15511\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15512\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15513\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15515\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{15516\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15517\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15518\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15519\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15520\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15521\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15522\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15523\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15524\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15525\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15526\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15527\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15528\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15529\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15530\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15531\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP5E\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15532\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP5E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15533\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP5E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15534\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP6E\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15535\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP6E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15536\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP6E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15537\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP7E\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15538\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP7E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP7E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15539\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP7E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP7E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15540\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15541\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15542\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15543\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15544\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15545\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15546\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15547\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15548\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15549\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15550\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15551\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15552\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15553\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15554\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15555\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{15556\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15557\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15558\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15559\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15560\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15561\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15563\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF2\ register\ \ *********************/}}
\DoxyCodeLine{15564\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15565\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15566\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15567\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15568\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15569\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15570\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15571\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15572\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15573\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15574\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15575\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15576\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15577\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15578\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15579\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP5E\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15580\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP5E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15581\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP5E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15582\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP6E\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15583\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP6E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15584\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP6E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15585\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP7E\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15586\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP7E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP7E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15587\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP7E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP7E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15588\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15589\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15590\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15591\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15592\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15593\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15594\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15595\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15596\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15597\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15598\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15599\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15600\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15601\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15602\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15603\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15604\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15605\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_OCRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15606\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15607\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15608\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15610\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_OR\ register\ \ *********************/}}
\DoxyCodeLine{15611\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15612\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_HSE32EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15613\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_HSE32EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15615\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_TISEL\ register\ \ *********************/}}
\DoxyCodeLine{15616\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15617\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15618\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15619\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15620\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15621\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15622\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15624\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15625\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15626\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15627\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15628\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15629\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15630\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15632\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15633\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15634\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15635\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15636\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15637\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15638\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15640\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{15641\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15642\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15643\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15644\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15645\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15646\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15648\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DTR2\ register\ \ *********************/}}
\DoxyCodeLine{15649\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15650\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15651\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTGF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15652\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15653\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15654\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15655\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15656\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15657\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15658\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15659\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15661\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15662\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_DTR2\_DTAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15663\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15664\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{15665\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_DTR2\_DTPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15666\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15668\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ECR\ register\ \ *********************/}}
\DoxyCodeLine{15669\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15670\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_ECR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15671\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\ \ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15673\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15674\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15675\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15676\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15677\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15679\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15680\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_ECR\_FIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15681\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_FIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15683\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15684\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15685\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15686\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15687\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15689\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15690\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15691\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\ \ \ \ \ \ \ \ \ \ \ \ TIM\_ECR\_PW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15692\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15693\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15694\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15695\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15696\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15697\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15698\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15699\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15701\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{15702\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_Msk\ \ \ \ (0x7UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15703\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\ \ \ \ \ \ \ \ TIM\_ECR\_PWPRSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15704\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_0\ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15705\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_1\ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15706\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_2\ \ \ \ \ \ (0x04UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15708\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{15709\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15710\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{15711\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15713\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15714\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{15715\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Low\ Power\ Timer\ (LPTIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{15716\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{15717\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15718\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{15719\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15720\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15721\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15722\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15723\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15724\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15725\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15726\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_EXTTRIG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15727\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15728\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15729\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPOK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15730\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15731\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15732\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARROK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15733\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15734\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15735\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_UP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15736\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15737\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15738\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_DOWN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15739\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15741\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{15742\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15743\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15744\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15745\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15746\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARRMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15747\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15748\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{15749\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_EXTTRIGCF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15750\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\ \ \ \ \ \ \ \ \ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15751\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15752\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPOKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15753\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15754\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15755\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARROKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15756\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15757\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15758\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_UPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15759\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15760\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15761\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_DOWNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15762\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15764\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_IER\ register\ ********************/}}
\DoxyCodeLine{15765\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15766\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15767\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15768\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15769\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARRMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15770\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15771\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{15772\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_EXTTRIGIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15773\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\ \ \ \ \ \ \ \ \ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15774\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15775\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15776\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15777\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15778\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARROKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15779\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15780\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15781\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_UPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15782\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15783\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15784\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_DOWNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15785\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15787\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CFGR\ register\ *******************/}}
\DoxyCodeLine{15788\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15789\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15790\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15792\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15793\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15794\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15795\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15796\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15798\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15799\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15800\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15801\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15802\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15804\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15805\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15806\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15807\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15808\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15810\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15811\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15812\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15813\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15814\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15815\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15817\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15818\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ (0x10007UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{15819\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15820\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_0\ \ \ \ \ \ \ \ (0x00001UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{15821\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_1\ \ \ \ \ \ \ \ (0x00002UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{15822\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_2\ \ \ \ \ \ \ \ (0x00004UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{15823\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_3\ \ \ \ \ \ \ \ (0x10000UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{15825\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{15826\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15827\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15828\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15829\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15831\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{15832\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TIMOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15833\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15834\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{15835\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15836\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15837\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{15838\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15839\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15840\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{15841\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15842\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15843\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{15844\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_COUNTMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15845\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\ \ \ \ \ \ \ \ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15846\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{15847\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_ENC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15848\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15850\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CR\ register\ \ ********************/}}
\DoxyCodeLine{15851\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15852\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15853\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15854\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15855\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_SNGSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15856\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15857\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15858\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_CNTSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15859\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15860\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15861\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_COUNTRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15862\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15863\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15864\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_RSTARE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15865\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15867\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CMP\ register\ \ *******************/}}
\DoxyCodeLine{15868\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15869\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CMP\_CMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15870\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15872\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ARR\ register\ \ *******************/}}
\DoxyCodeLine{15873\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15874\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15875\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15877\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CNT\ register\ \ *******************/}}
\DoxyCodeLine{15878\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15879\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15880\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15882\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_OR\ register\ \ *******************/}}
\DoxyCodeLine{15883\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15884\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xDUL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15885\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_IN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15886\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15887\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15888\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15890\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15891\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x19UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15892\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_IN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15893\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15894\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15895\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15896\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15897\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{15898\ \textcolor{comment}{/*\ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ (USART)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{15899\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{15900\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15901\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{15902\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15903\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15904\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15905\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{15906\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UESM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15907\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15908\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{15909\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15910\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15911\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15912\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15913\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15914\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{15915\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15916\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15917\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{15918\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15919\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15920\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos\ USART\_CR1\_RXNEIE\_Pos}}
\DoxyCodeLine{15921\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15922\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15923\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{15924\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15925\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15926\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{15927\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15928\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15929\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos\ \ USART\_CR1\_TXEIE\_Pos}}
\DoxyCodeLine{15930\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15931\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15932\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{15933\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15934\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15935\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{15936\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15937\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15938\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{15939\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15940\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15941\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{15942\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15943\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15944\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15945\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10001UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15946\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15947\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{15948\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15949\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15950\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{15951\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_MME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15952\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15953\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{15954\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_CMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15955\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15956\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{15957\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15958\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15959\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{15960\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15961\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15962\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15963\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15964\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15965\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15966\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15967\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{15968\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15969\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15970\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15971\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15972\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15973\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15974\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15975\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{15976\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RTOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15977\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15978\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{15979\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_EOBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15980\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15981\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{15982\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15983\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15984\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{15985\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_FIFOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15986\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15987\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{15988\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXFEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15989\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15990\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{15991\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXFFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15992\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15994\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{15995\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{15996\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SLVEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15997\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{15998\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{15999\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DIS\_NSS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16000\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16001\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{16002\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ADDM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16003\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16004\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{16005\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16006\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16007\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{16008\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16009\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16010\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{16011\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16012\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16013\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{16014\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16015\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16016\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16017\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16018\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16019\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{16020\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16021\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16022\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{16023\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16024\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16025\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16026\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16027\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{16028\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16029\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16030\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16031\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SWAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16032\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16033\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{16034\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16035\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16036\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{16037\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_TXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16038\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16039\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{16040\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DATAINV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16041\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16042\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{16043\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_MSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16044\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16045\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{16046\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16047\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16048\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{16049\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16050\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16051\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16052\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16053\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{16054\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RTOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16055\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16056\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{16057\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16058\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16060\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{16061\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16062\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16063\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16064\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16065\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16066\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16067\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{16068\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16069\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16070\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{16071\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16072\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16073\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{16074\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16075\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16076\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{16077\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16078\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16079\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{16080\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16081\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16082\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{16083\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16084\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16085\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{16086\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16087\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16088\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{16089\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16090\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16091\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16092\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16093\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16094\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{16095\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16096\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16097\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{16098\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_OVRDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16099\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16100\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{16101\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DDRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16102\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16103\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{16104\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16105\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16106\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16107\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16108\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16109\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{16110\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16111\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16112\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16113\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16114\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16115\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{16116\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16117\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16118\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16119\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16120\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{16121\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16122\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16123\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{16124\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16125\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16126\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{16127\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TCBGTIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16128\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16129\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{16130\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16131\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16132\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16133\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16134\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16135\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{16136\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16137\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16138\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{16139\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16140\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16141\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16142\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16143\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16145\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{16146\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16147\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ USART\_BRR\_LPUART\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{16148\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_BRR\_LPUART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16149\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16150\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USART\_BRR\_BRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16151\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_BRR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16153\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{16154\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16155\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16156\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16157\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{16158\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16159\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16161\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RTOR\ register\ \ *****************/}}
\DoxyCodeLine{16162\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16163\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ USART\_RTOR\_RTO\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16164\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16165\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{16166\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_RTOR\_BLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16167\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16169\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RQR\ register\ \ ******************/}}
\DoxyCodeLine{16170\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16171\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_ABRRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16172\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16173\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16174\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_SBKRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16175\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16176\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{16177\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_MMRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16178\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16179\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{16180\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_RXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16181\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16182\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{16183\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_TXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16184\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16186\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{16187\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16188\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16189\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16190\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16191\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16192\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16193\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{16194\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16195\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16196\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{16197\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16198\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16199\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{16200\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16201\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16202\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{16203\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16204\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16205\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Pos\ \ \ \ \ USART\_ISR\_RXNE\_Pos}}
\DoxyCodeLine{16206\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16207\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16208\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{16209\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16210\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16211\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{16212\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16213\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16214\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Pos\ \ \ \ \ \ USART\_ISR\_TXE\_Pos}}
\DoxyCodeLine{16215\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16216\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16217\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{16218\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_LBDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16219\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16220\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{16221\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTSIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16222\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16223\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16224\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16225\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16226\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{16227\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RTOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16228\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16229\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{16230\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_EOBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16231\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16232\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{16233\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16234\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16235\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{16236\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16237\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16238\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16239\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16240\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16241\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{16242\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16243\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16244\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{16245\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16246\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16247\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{16248\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_SBKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16249\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16250\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{16251\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16252\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16253\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{16254\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16255\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16256\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{16257\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TEACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16258\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16259\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{16260\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_REACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16261\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16262\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{16263\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16264\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16265\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{16266\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16267\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16268\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{16269\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TCBGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16270\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16271\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{16272\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16273\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16274\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{16275\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16276\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16278\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ICR\ register\ \ ******************/}}
\DoxyCodeLine{16279\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16280\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_PECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16281\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16282\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16283\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_FECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16284\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16285\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{16286\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_NECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16287\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16288\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{16289\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_ORECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16290\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16291\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{16292\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_IDLECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16293\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16294\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{16295\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TXFECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16296\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16297\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{16298\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16299\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16300\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{16301\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCBGTCF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16302\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16303\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{16304\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_LBDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16305\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16306\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{16307\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CTSCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16308\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16309\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{16310\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_RTOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16311\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16312\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{16313\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_EOBCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16314\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16315\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{16316\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_UDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16317\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16318\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{16319\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16320\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16321\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{16322\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_WUCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16323\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16325\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RDR\ register\ \ ******************/}}
\DoxyCodeLine{16326\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16327\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_RDR\_RDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16328\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16330\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_TDR\ register\ \ ******************/}}
\DoxyCodeLine{16331\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16332\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_TDR\_TDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16333\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16335\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_PRESC\ register\ \ ****************/}}
\DoxyCodeLine{16336\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{16337\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ (0xFUL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{16338\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16339\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_0\ \ \ \ \ \ (0x1UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{16340\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_1\ \ \ \ \ \ (0x2UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{16341\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_2\ \ \ \ \ \ (0x4UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{16342\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_3\ \ \ \ \ \ (0x8UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{16344\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16345\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16346\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16347\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16348\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16349\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{16350\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{16351\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_ENVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16352\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\ \ \ \ \ \ \ \ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16353\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{16354\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_HIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16355\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16356\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{16357\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16358\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16359\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{16360\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ (0x3UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16361\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16362\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_0\ \ \ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16363\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_1\ \ \ \ \ \ \ (0x2UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16365\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CCR\ register\ \ ******************/}}
\DoxyCodeLine{16366\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{16367\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ (0x3FUL\ <<\ VREFBUF\_CCR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16368\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\ \ \ \ \ \ \ \ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16370\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16371\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16372\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\ Device\ FS\ Endpoint\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16373\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16374\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16375\ \textcolor{preprocessor}{\#define\ USB\_EP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16376\ \textcolor{preprocessor}{\#define\ USB\_EP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000004)\ \ \ }}
\DoxyCodeLine{16377\ \textcolor{preprocessor}{\#define\ USB\_EP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000008)\ \ \ }}
\DoxyCodeLine{16378\ \textcolor{preprocessor}{\#define\ USB\_EP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x0000000C)\ \ \ }}
\DoxyCodeLine{16379\ \textcolor{preprocessor}{\#define\ USB\_EP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000010)\ \ \ }}
\DoxyCodeLine{16380\ \textcolor{preprocessor}{\#define\ USB\_EP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000014)\ \ \ }}
\DoxyCodeLine{16381\ \textcolor{preprocessor}{\#define\ USB\_EP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000018)\ \ \ }}
\DoxyCodeLine{16382\ \textcolor{preprocessor}{\#define\ USB\_EP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x0000001C)\ \ \ }}
\DoxyCodeLine{16384\ \textcolor{comment}{/*\ bit\ positions\ */}}
\DoxyCodeLine{16385\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16386\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16387\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16388\ \textcolor{preprocessor}{\#define\ USB\_EP\_SETUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16389\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16390\ \textcolor{preprocessor}{\#define\ USB\_EP\_KIND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16391\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16392\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16393\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16394\ \textcolor{preprocessor}{\#define\ USB\_EPADDR\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16396\ \textcolor{comment}{/*\ EndPoint\ REGister\ MASK\ (no\ toggle\ fields)\ */}}
\DoxyCodeLine{16397\ \textcolor{preprocessor}{\#define\ USB\_EPREG\_MASK\ \ \ \ \ (USB\_EP\_CTR\_RX|USB\_EP\_SETUP|USB\_EP\_T\_FIELD|USB\_EP\_KIND|USB\_EP\_CTR\_TX|USB\_EPADDR\_FIELD)}}
\DoxyCodeLine{16399\ \textcolor{preprocessor}{\#define\ USB\_EP\_TYPE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16400\ \textcolor{preprocessor}{\#define\ USB\_EP\_BULK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16401\ \textcolor{preprocessor}{\#define\ USB\_EP\_CONTROL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16402\ \textcolor{preprocessor}{\#define\ USB\_EP\_ISOCHRONOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16403\ \textcolor{preprocessor}{\#define\ USB\_EP\_INTERRUPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16404\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ \string~USB\_EP\_T\_FIELD\ \&\ USB\_EPREG\_MASK)}}
\DoxyCodeLine{16405\ }
\DoxyCodeLine{16406\ \textcolor{preprocessor}{\#define\ USB\_EPKIND\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\string~USB\_EP\_KIND\ \&\ USB\_EPREG\_MASK)\ }}
\DoxyCodeLine{16408\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16409\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16410\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16411\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16412\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16413\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16414\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOGMASK\ \ (USB\_EPTX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{16416\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16417\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16418\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16419\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16420\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16421\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16422\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOGMASK\ \ (USB\_EPRX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{16423\ }
\DoxyCodeLine{16424\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16425\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16426\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\ Device\ FS\ General\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16427\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{16428\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16429\ \textcolor{preprocessor}{\#define\ USB\_CNTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000040U)\ \ \ \ \ }}
\DoxyCodeLine{16430\ \textcolor{preprocessor}{\#define\ USB\_ISTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000044U)\ \ \ \ \ }}
\DoxyCodeLine{16431\ \textcolor{preprocessor}{\#define\ USB\_FNR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000048U)\ \ \ \ \ }}
\DoxyCodeLine{16432\ \textcolor{preprocessor}{\#define\ USB\_DADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0000004CU)\ \ \ \ \ }}
\DoxyCodeLine{16433\ \textcolor{preprocessor}{\#define\ USB\_BTABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000050U)\ \ \ \ \ }}
\DoxyCodeLine{16434\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000054U)\ \ \ \ \ }}
\DoxyCodeLine{16435\ \textcolor{preprocessor}{\#define\ USB\_BCDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000058U)\ \ \ \ \ }}
\DoxyCodeLine{16437\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_CNTR\ register\ \ *******************/}}
\DoxyCodeLine{16438\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_CTRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16439\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PMAOVRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16440\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16441\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_WKUPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16442\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16443\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESETM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16444\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16445\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ESOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16446\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1REQM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16447\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16448\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16449\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16450\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_LPMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16451\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PDWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16452\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16454\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_ISTR\ register\ \ *******************/}}
\DoxyCodeLine{16455\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_EP\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16456\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16457\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16458\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16459\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16460\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16461\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16462\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16463\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16464\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16465\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16467\ \textcolor{preprocessor}{\#define\ USB\_CLR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_L1REQ)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16468\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ESOF)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16469\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SOF)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16470\ \textcolor{preprocessor}{\#define\ USB\_CLR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_RESET)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16471\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SUSP)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16472\ \textcolor{preprocessor}{\#define\ USB\_CLR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_WKUP)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16473\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ERR)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16474\ \textcolor{preprocessor}{\#define\ USB\_CLR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_PMAOVR)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16475\ \textcolor{preprocessor}{\#define\ USB\_CLR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_CTR)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16477\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_FNR\ register\ \ ********************/}}
\DoxyCodeLine{16478\ \textcolor{preprocessor}{\#define\ USB\_FNR\_FN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x07FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16479\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LSOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16480\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16481\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16482\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16484\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_DADDR\ register\ \ \ \ ****************/}}
\DoxyCodeLine{16485\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16486\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16487\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16488\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16489\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x08U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16490\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16491\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16492\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x40U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16494\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_EF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16496\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USB\_BTABLE\ register\ \ ******************/}}
\DoxyCodeLine{16497\ \textcolor{preprocessor}{\#define\ USB\_BTABLE\_BTABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0xFFF8U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16499\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_BCDR\ register\ \ *******************/}}
\DoxyCodeLine{16500\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_BCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16501\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16502\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16503\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16504\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16505\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16506\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16507\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PS2DET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16508\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DPPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16510\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ LPMCSR\ register\ \ *********************/}}
\DoxyCodeLine{16511\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LMPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16512\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LPMACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16513\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_REMWAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16514\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_BESL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x00F0U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16517\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR0\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16518\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16519\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR0\_TX\_ADDR0\_TX\_Pos)}}
\DoxyCodeLine{16520\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR0\_TX\_ADDR0\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16522\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR1\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16523\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16524\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR1\_TX\_ADDR1\_TX\_Pos)}}
\DoxyCodeLine{16525\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR1\_TX\_ADDR1\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16527\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR2\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16528\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16529\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR2\_TX\_ADDR2\_TX\_Pos)}}
\DoxyCodeLine{16530\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR2\_TX\_ADDR2\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16532\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR3\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16533\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16534\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR3\_TX\_ADDR3\_TX\_Pos)}}
\DoxyCodeLine{16535\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR3\_TX\_ADDR3\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16537\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR4\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16538\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16539\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR4\_TX\_ADDR4\_TX\_Pos)}}
\DoxyCodeLine{16540\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR4\_TX\_ADDR4\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16542\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR5\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16543\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16544\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR5\_TX\_ADDR5\_TX\_Pos)}}
\DoxyCodeLine{16545\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR5\_TX\_ADDR5\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16547\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR6\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16548\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16549\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR6\_TX\_ADDR6\_TX\_Pos)}}
\DoxyCodeLine{16550\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR6\_TX\_ADDR6\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16552\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR7\_TX\ register\ \ *****************/}}
\DoxyCodeLine{16553\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16554\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR7\_TX\_ADDR7\_TX\_Pos)}}
\DoxyCodeLine{16555\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR7\_TX\_ADDR7\_TX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16557\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16558\ }
\DoxyCodeLine{16559\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16560\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16561\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT0\_TX\_COUNT0\_TX\_Pos)}}
\DoxyCodeLine{16562\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_TX\_COUNT0\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16564\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16565\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16566\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT1\_TX\_COUNT1\_TX\_Pos)}}
\DoxyCodeLine{16567\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_TX\_COUNT1\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16569\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16570\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16571\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT2\_TX\_COUNT2\_TX\_Pos)}}
\DoxyCodeLine{16572\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_TX\_COUNT2\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16574\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16575\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16576\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT3\_TX\_COUNT3\_TX\_Pos)}}
\DoxyCodeLine{16577\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_TX\_COUNT3\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16579\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16580\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16581\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT4\_TX\_COUNT4\_TX\_Pos)}}
\DoxyCodeLine{16582\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_TX\_COUNT4\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16584\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16585\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16586\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT5\_TX\_COUNT5\_TX\_Pos)}}
\DoxyCodeLine{16587\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_TX\_COUNT5\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16589\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16590\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16591\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT6\_TX\_COUNT6\_TX\_Pos)}}
\DoxyCodeLine{16592\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_TX\_COUNT6\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16594\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\ register\ \ ****************/}}
\DoxyCodeLine{16595\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16596\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT7\_TX\_COUNT7\_TX\_Pos)}}
\DoxyCodeLine{16597\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_TX\_COUNT7\_TX\_Msk\ \ \ }}
\DoxyCodeLine{16599\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16600\ }
\DoxyCodeLine{16601\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16602\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16604\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16605\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16607\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16608\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16610\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16611\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16613\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16614\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16616\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16617\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16619\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16620\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16622\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16623\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16625\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16626\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16628\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16629\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16631\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16632\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16634\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16635\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16637\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16638\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16640\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16641\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16643\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16644\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16646\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16647\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16649\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16650\ }
\DoxyCodeLine{16651\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR0\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16652\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16653\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR0\_RX\_ADDR0\_RX\_Pos)}}
\DoxyCodeLine{16654\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR0\_RX\_ADDR0\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16656\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR1\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16657\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16658\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR1\_RX\_ADDR1\_RX\_Pos)}}
\DoxyCodeLine{16659\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR1\_RX\_ADDR1\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16661\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR2\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16662\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16663\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR2\_RX\_ADDR2\_RX\_Pos)}}
\DoxyCodeLine{16664\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR2\_RX\_ADDR2\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16666\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR3\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16667\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16668\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR3\_RX\_ADDR3\_RX\_Pos)}}
\DoxyCodeLine{16669\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR3\_RX\_ADDR3\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16671\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR4\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16672\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16673\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR4\_RX\_ADDR4\_RX\_Pos)}}
\DoxyCodeLine{16674\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR4\_RX\_ADDR4\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16676\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR5\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16677\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16678\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR5\_RX\_ADDR5\_RX\_Pos)}}
\DoxyCodeLine{16679\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR5\_RX\_ADDR5\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16681\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR6\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16682\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16683\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR6\_RX\_ADDR6\_RX\_Pos)}}
\DoxyCodeLine{16684\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR6\_RX\_ADDR6\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16686\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR7\_RX\ register\ \ *****************/}}
\DoxyCodeLine{16687\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{16688\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR7\_RX\_ADDR7\_RX\_Pos)}}
\DoxyCodeLine{16689\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR7\_RX\_ADDR7\_RX\_Msk\ \ \ \ \ }}
\DoxyCodeLine{16691\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16692\ }
\DoxyCodeLine{16693\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16694\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16695\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT0\_RX\_COUNT0\_RX\_Pos)}}
\DoxyCodeLine{16696\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_COUNT0\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16698\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16699\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16700\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16701\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16702\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16703\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16704\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16705\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16707\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16708\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT0\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16709\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16711\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16712\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16713\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT1\_RX\_COUNT1\_RX\_Pos)}}
\DoxyCodeLine{16714\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_COUNT1\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16716\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16717\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16718\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16719\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16720\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16721\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16722\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16723\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16725\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16726\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT1\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16727\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16729\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16730\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16731\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT2\_RX\_COUNT2\_RX\_Pos)}}
\DoxyCodeLine{16732\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_COUNT2\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16734\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16735\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16736\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16737\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16738\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16739\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16740\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16741\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16743\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16744\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT2\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16745\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16747\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16748\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16749\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT3\_RX\_COUNT3\_RX\_Pos)}}
\DoxyCodeLine{16750\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_COUNT3\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16752\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16753\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16754\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16755\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16756\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16757\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16758\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16759\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16761\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16762\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT3\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16763\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16765\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16766\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16767\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT4\_RX\_COUNT4\_RX\_Pos)}}
\DoxyCodeLine{16768\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_COUNT4\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16770\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16771\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16772\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16773\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16774\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16775\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16776\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16777\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16779\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16780\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT4\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16781\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16783\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16784\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16785\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT5\_RX\_COUNT5\_RX\_Pos)}}
\DoxyCodeLine{16786\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_COUNT5\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16788\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16789\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16790\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16791\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16792\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16793\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16794\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16795\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16797\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16798\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT5\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16799\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16801\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16802\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16803\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT6\_RX\_COUNT6\_RX\_Pos)}}
\DoxyCodeLine{16804\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_COUNT6\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16806\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16807\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16808\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16809\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16810\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16811\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16812\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16813\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16815\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16816\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT6\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16817\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16819\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\ register\ \ ****************/}}
\DoxyCodeLine{16820\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{16821\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT7\_RX\_COUNT7\_RX\_Pos)}}
\DoxyCodeLine{16822\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_COUNT7\_RX\_Msk\ \ \ }}
\DoxyCodeLine{16824\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{16825\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16826\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk\ \ \ }}
\DoxyCodeLine{16827\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16828\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16829\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16830\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16831\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16833\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{16834\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT7\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16835\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{16837\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16838\ }
\DoxyCodeLine{16839\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16840\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16842\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16843\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16844\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16845\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16846\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16847\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16849\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16851\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16852\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16854\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16855\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16856\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16857\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16858\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16859\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16861\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16863\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16864\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16866\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16867\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16868\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16869\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16870\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16871\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16873\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16875\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16876\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16878\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16879\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16880\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16881\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16882\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16883\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16885\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16887\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16888\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16890\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16891\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16892\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16893\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16894\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16895\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16897\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16899\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16900\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16902\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16903\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16904\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16905\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16906\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16907\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16909\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16911\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16912\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16914\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16915\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16916\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16917\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16918\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16919\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16921\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16923\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16924\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16926\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16927\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16928\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16929\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16930\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16931\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16933\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16935\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16936\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16938\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16939\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16940\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16941\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16942\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16943\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16945\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16947\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16948\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16950\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16951\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16952\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16953\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16954\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16955\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16957\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16959\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{16960\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16962\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16963\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16964\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16965\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16966\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16967\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16969\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16971\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16972\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16974\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16975\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16976\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16977\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16978\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16979\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16981\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16983\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\_0\ \ register\ \ ***************/}}
\DoxyCodeLine{16984\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16986\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16987\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16988\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16989\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16990\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16991\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16993\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16995\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{16996\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16998\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{16999\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17000\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17001\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17002\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17003\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17005\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17007\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\_0\ register\ \ ****************/}}
\DoxyCodeLine{17008\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17010\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17011\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17012\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17013\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17014\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17015\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17017\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17019\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\_1\ register\ \ ****************/}}
\DoxyCodeLine{17020\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17022\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17023\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17024\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17025\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17026\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17027\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17029\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17031\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17032\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17033\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17034\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17035\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17036\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CFG1\ register\ \ *******************/}}
\DoxyCodeLine{17037\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17038\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17039\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_HBITCLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17040\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17041\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17042\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17043\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17044\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17045\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }}
\DoxyCodeLine{17046\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{17047\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17048\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_IFRGAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17049\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17050\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17051\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17052\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17053\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17054\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{17055\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17056\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_TRANSWIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17057\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17058\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17059\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17060\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17061\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }}
\DoxyCodeLine{17062\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{17063\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }}
\DoxyCodeLine{17064\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_PSC\_UCPDCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17065\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }}
\DoxyCodeLine{17066\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }}
\DoxyCodeLine{17067\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }}
\DoxyCodeLine{17068\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{17069\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17070\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_RXORDSETEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17071\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17072\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17073\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17074\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17075\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17076\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17077\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17078\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17079\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17080\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{17081\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_TXDMAEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17082\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17083\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{17084\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_RXDMAEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17085\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17086\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{17087\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_UCPDEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17088\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_UCPDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17090\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CFG2\ register\ \ *******************/}}
\DoxyCodeLine{17091\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17092\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_RXFILTDIS\_Pos)\ \ \ }}
\DoxyCodeLine{17093\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_RXFILTDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17094\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{17095\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_RXFILT2N3\_Pos)\ \ \ }}
\DoxyCodeLine{17096\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_RXFILT2N3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17097\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{17098\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_FORCECLK\_Pos)\ \ \ \ }}
\DoxyCodeLine{17099\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_FORCECLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17100\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17101\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_WUPEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17102\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17104\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CR\ register\ \ ********************/}}
\DoxyCodeLine{17105\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17106\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17107\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17108\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17109\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17110\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{17111\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXSEND\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17112\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXSEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17113\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17114\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXHRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17115\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17116\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{17117\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_RXMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17118\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_RXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17119\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{17120\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_PHYRXEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17121\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_PHYRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17122\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{17123\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_PHYCCSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17124\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_PHYCCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17125\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{17126\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }}
\DoxyCodeLine{17127\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_ANASUBMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17128\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }}
\DoxyCodeLine{17129\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }}
\DoxyCodeLine{17130\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{17131\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_ANAMODE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17132\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_ANAMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17133\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{17134\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17135\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CCENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17136\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17137\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17138\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{17139\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_FRSRXEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17140\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_FRSRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17141\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{17142\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_FRSTX\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17143\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_FRSTX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17144\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{17145\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_RDCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17146\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_RDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17147\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{17148\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CC1TCDIS\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17149\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CC1TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17150\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{17151\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CC2TCDIS\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17152\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CC2TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17154\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_IMR\ register\ \ *******************/}}
\DoxyCodeLine{17155\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17156\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXISIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17157\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXISIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17158\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{17159\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGDISCIE\_Pos)\ \ }}
\DoxyCodeLine{17160\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17161\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{17162\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGSENTIE\_Pos)\ \ }}
\DoxyCodeLine{17163\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17164\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17165\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGABTIE\_Pos)\ \ \ }}
\DoxyCodeLine{17166\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGABTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17167\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{17168\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_HRSTDISCIE\_Pos)\ \ \ }}
\DoxyCodeLine{17169\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_HRSTDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17170\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{17171\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_HRSTSENTIE\_Pos)\ \ \ }}
\DoxyCodeLine{17172\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_HRSTSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17173\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{17174\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXUNDIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17175\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXUNDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17176\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{17177\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXNEIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{17178\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17179\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{17180\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXORDDETIE\_Pos)\ \ \ }}
\DoxyCodeLine{17181\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXORDDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17182\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{17183\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXHRSTDETIE\_Pos)\ \ }}
\DoxyCodeLine{17184\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXHRSTDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17185\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{17186\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXOVRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17187\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXOVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17188\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{17189\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXMSGENDIE\_Pos)\ \ \ }}
\DoxyCodeLine{17190\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXMSGENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17191\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{17192\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TYPECEVT1IE\_Pos)\ \ }}
\DoxyCodeLine{17193\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TYPECEVT1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17194\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{17195\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TYPECEVT2IE\_Pos)\ \ }}
\DoxyCodeLine{17196\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TYPECEVT2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17197\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{17198\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_FRSEVTIE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17199\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_FRSEVTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17201\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_SR\ register\ \ ********************/}}
\DoxyCodeLine{17202\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17203\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17204\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17205\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{17206\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGDISC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17207\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17208\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{17209\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGSENT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17210\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17211\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17212\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGABT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17213\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGABT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17214\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{17215\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_HRSTDISC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17216\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_HRSTDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17217\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{17218\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_HRSTSENT\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17219\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_HRSTSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17220\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{17221\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXUND\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17222\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXUND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17223\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{17224\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17225\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17226\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{17227\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXORDDET\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17228\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXORDDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17229\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{17230\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXHRSTDET\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17231\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXHRSTDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17232\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{17233\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXOVR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17234\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXOVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17235\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{17236\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXMSGEND\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17237\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXMSGEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17238\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{17239\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17240\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17241\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{17242\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPECEVT1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17243\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPECEVT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17244\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{17245\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPECEVT2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17246\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPECEVT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17247\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{17248\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17249\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17250\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17251\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17252\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{17253\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17254\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17255\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17256\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17257\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{17258\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_FRSEVT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17259\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_FRSEVT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17261\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{17262\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{17263\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGDISCCF\_Pos)\ \ }}
\DoxyCodeLine{17264\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17265\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{17266\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGSENTCF\_Pos)\ \ }}
\DoxyCodeLine{17267\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17268\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17269\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGABTCF\_Pos)\ \ \ }}
\DoxyCodeLine{17270\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGABTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17271\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{17272\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_HRSTDISCCF\_Pos)\ \ \ }}
\DoxyCodeLine{17273\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_HRSTDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17274\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{17275\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_HRSTSENTCF\_Pos)\ \ \ }}
\DoxyCodeLine{17276\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_HRSTSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17277\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{17278\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXUNDCF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17279\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXUNDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17280\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{17281\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXORDDETCF\_Pos)\ \ \ }}
\DoxyCodeLine{17282\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXORDDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17283\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{17284\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXHRSTDETCF\_Pos)\ \ }}
\DoxyCodeLine{17285\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXHRSTDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17286\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{17287\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXOVRCF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{17288\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXOVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17289\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{17290\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXMSGENDCF\_Pos)\ \ \ }}
\DoxyCodeLine{17291\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXMSGENDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17292\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{17293\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TYPECEVT1CF\_Pos)\ \ }}
\DoxyCodeLine{17294\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TYPECEVT1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17295\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{17296\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TYPECEVT2CF\_Pos)\ \ }}
\DoxyCodeLine{17297\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TYPECEVT2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17298\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{17299\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_FRSEVTCF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17300\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_FRSEVTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17302\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXORDSET\ register\ \ **************/}}
\DoxyCodeLine{17303\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17304\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_TX\_ORDSET\_TXORDSET\_Pos)}}
\DoxyCodeLine{17305\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TX\_ORDSET\_TXORDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17307\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXPAYSZ\ register\ \ ****************/}}
\DoxyCodeLine{17308\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17309\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos)}}
\DoxyCodeLine{17310\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17312\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXDR\ register\ \ *******************/}}
\DoxyCodeLine{17313\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17314\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ UCPD\_TXDR\_TXDATA\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17315\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17317\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDSET\ register\ \ **************/}}
\DoxyCodeLine{17318\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17319\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }}
\DoxyCodeLine{17320\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXORDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17321\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }}
\DoxyCodeLine{17322\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }}
\DoxyCodeLine{17323\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }}
\DoxyCodeLine{17324\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{17325\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos)}}
\DoxyCodeLine{17326\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17327\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{17328\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk\ \ \ \ (0x7UL\ <<\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos)}}
\DoxyCodeLine{17329\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17331\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXPAYSZ\ register\ \ ****************/}}
\DoxyCodeLine{17332\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17333\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos)}}
\DoxyCodeLine{17334\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17336\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXDR\ register\ \ *******************/}}
\DoxyCodeLine{17337\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17338\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ UCPD\_RXDR\_RXDATA\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{17339\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17341\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDEXT1\ register\ \ **************/}}
\DoxyCodeLine{17342\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17343\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos)}}
\DoxyCodeLine{17344\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17346\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDEXT2\ register\ \ **************/}}
\DoxyCodeLine{17347\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17348\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos)}}
\DoxyCodeLine{17349\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17351\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17352\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17353\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17354\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{17355\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17356\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{17357\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17358\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17359\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17360\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17361\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17362\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17363\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17364\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17365\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17366\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17368\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{17369\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17370\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17372\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{17373\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17374\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17375\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17376\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17377\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17378\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17379\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17380\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17381\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17382\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17384\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{17385\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x7UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17386\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17387\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17388\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17389\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17391\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{17392\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17393\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17395\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{17396\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{17397\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17398\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{17412\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{17413\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ ADC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC5))}}
\DoxyCodeLine{17418\ }
\DoxyCodeLine{17419\ \textcolor{preprocessor}{\#define\ IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ ADC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC3))}}
\DoxyCodeLine{17421\ }
\DoxyCodeLine{17422\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ ADC12\_COMMON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC345\_COMMON)\ )}}
\DoxyCodeLine{17424\ }
\DoxyCodeLine{17425\ }
\DoxyCodeLine{17426\ \textcolor{comment}{/********************************\ FDCAN\ Instances\ ******************************/}}
\DoxyCodeLine{17427\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ FDCAN1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ FDCAN2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ FDCAN3))}}
\DoxyCodeLine{17430\ }
\DoxyCodeLine{17431\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CONFIG\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ FDCAN\_CONFIG)}}
\DoxyCodeLine{17432\ \textcolor{comment}{/********************************\ COMP\ Instances\ ******************************/}}
\DoxyCodeLine{17433\ \textcolor{preprocessor}{\#define\ IS\_COMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ COMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP7))}}
\DoxyCodeLine{17440\ }
\DoxyCodeLine{17441\ \textcolor{comment}{/*******************************\ CORDIC\ Instances\ *****************************/}}
\DoxyCodeLine{17442\ \textcolor{preprocessor}{\#define\ IS\_CORDIC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CORDIC)}}
\DoxyCodeLine{17443\ }
\DoxyCodeLine{17444\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{17445\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{17446\ }
\DoxyCodeLine{17447\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{17448\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DAC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DAC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DAC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DAC4))}}
\DoxyCodeLine{17452\ }
\DoxyCodeLine{17453\ }
\DoxyCodeLine{17454\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{17455\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel8))}}
\DoxyCodeLine{17471\ }
\DoxyCodeLine{17472\ \textcolor{preprocessor}{\#define\ IS\_DMA\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator3))}}
\DoxyCodeLine{17476\ }
\DoxyCodeLine{17477\ \textcolor{comment}{/*******************************\ FMAC\ Instances\ *******************************/}}
\DoxyCodeLine{17478\ \textcolor{preprocessor}{\#define\ IS\_FMAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ FMAC)}}
\DoxyCodeLine{17479\ }
\DoxyCodeLine{17480\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{17481\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOG))}}
\DoxyCodeLine{17488\ }
\DoxyCodeLine{17489\ \textcolor{comment}{/*******************************\ GPIO\ AF\ Instances\ ****************************/}}
\DoxyCodeLine{17490\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_AF\_INSTANCE(INSTANCE)\ \ \ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17491\ }
\DoxyCodeLine{17492\ \textcolor{comment}{/****************************\ GPIO\ Lock\ Instances\ *****************************/}}
\DoxyCodeLine{17493\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_LOCK\_INSTANCE(INSTANCE)\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17494\ }
\DoxyCodeLine{17495\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{17496\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C4))}}
\DoxyCodeLine{17500\ }
\DoxyCodeLine{17501\ \textcolor{comment}{/******************\ I2C\ Instances\ :\ wakeup\ capability\ from\ stop\ modes\ *********/}}
\DoxyCodeLine{17502\ \textcolor{preprocessor}{\#define\ IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17503\ }
\DoxyCodeLine{17504\ \textcolor{comment}{/******************************\ OPAMP\ Instances\ *******************************/}}
\DoxyCodeLine{17505\ \textcolor{preprocessor}{\#define\ IS\_OPAMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ OPAMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP6))}}
\DoxyCodeLine{17511\ }
\DoxyCodeLine{17512\ \textcolor{comment}{/********************************\ PCD\ Instances\ *******************************/}}
\DoxyCodeLine{17513\ \textcolor{preprocessor}{\#define\ IS\_PCD\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USB)}}
\DoxyCodeLine{17514\ }
\DoxyCodeLine{17515\ \textcolor{comment}{/*******************************\ QSPI\ Instances\ *******************************/}}
\DoxyCodeLine{17516\ \textcolor{preprocessor}{\#define\ IS\_QSPI\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ QUADSPI)}}
\DoxyCodeLine{17517\ }
\DoxyCodeLine{17518\ \textcolor{comment}{/*******************************\ RNG\ Instances\ ********************************/}}
\DoxyCodeLine{17519\ \textcolor{preprocessor}{\#define\ IS\_RNG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RNG)}}
\DoxyCodeLine{17520\ }
\DoxyCodeLine{17521\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{17522\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{17523\ }
\DoxyCodeLine{17524\ \textcolor{preprocessor}{\#define\ IS\_TAMP\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ TAMP)}}
\DoxyCodeLine{17525\ }
\DoxyCodeLine{17526\ \textcolor{comment}{/******************************\ SMBUS\ Instances\ *******************************/}}
\DoxyCodeLine{17527\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C4))}}
\DoxyCodeLine{17531\ }
\DoxyCodeLine{17532\ \textcolor{comment}{/********************************\ SAI\ Instances\ *******************************/}}
\DoxyCodeLine{17533\ \textcolor{preprocessor}{\#define\ IS\_SAI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SAI1\_Block\_A)\ ||\ ((INSTANCE)\ ==\ SAI1\_Block\_B))}}
\DoxyCodeLine{17534\ }
\DoxyCodeLine{17535\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{17536\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI4))}}
\DoxyCodeLine{17540\ }
\DoxyCodeLine{17541\ \textcolor{comment}{/********************************\ I2S\ Instances\ *******************************/}}
\DoxyCodeLine{17542\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(\_\_INSTANCE\_\_)\ \ (((\_\_INSTANCE\_\_)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)\ ==\ SPI3))}}
\DoxyCodeLine{17544\ }
\DoxyCodeLine{17545\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ All\ supported\ instances\ *****************/}}
\DoxyCodeLine{17546\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_INSTANCE(INSTANCE)\ \ \ \ \ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{17547\ }
\DoxyCodeLine{17548\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{17549\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ \ \ \ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{17550\ }
\DoxyCodeLine{17551\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ All\ supported\ instances\ *****************/}}
\DoxyCodeLine{17552\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_ENCODER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{17553\ }
\DoxyCodeLine{17554\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{17555\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17567\ }
\DoxyCodeLine{17568\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 32\ bits\ counter\ ****************/}}
\DoxyCodeLine{17569\ }
\DoxyCodeLine{17570\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{17572\ }
\DoxyCodeLine{17573\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{17574\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17580\ }
\DoxyCodeLine{17581\ \textcolor{comment}{/**************\ TIM\ Instances\ :\ supporting\ Break\ source\ selection\ *************/}}
\DoxyCodeLine{17582\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17588\ }
\DoxyCodeLine{17589\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 2\ break\ inputs\ *****************/}}
\DoxyCodeLine{17590\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17593\ }
\DoxyCodeLine{17594\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{17595\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17605\ }
\DoxyCodeLine{17606\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{17607\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17615\ }
\DoxyCodeLine{17616\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{17617\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17624\ }
\DoxyCodeLine{17625\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{17626\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17633\ }
\DoxyCodeLine{17634\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 5\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{17635\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC5\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17638\ }
\DoxyCodeLine{17639\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 6\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{17640\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC6\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17643\ }
\DoxyCodeLine{17644\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.COMDE)\ *******/}}
\DoxyCodeLine{17645\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17651\ }
\DoxyCodeLine{17652\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.UDE)\ ***/}}
\DoxyCodeLine{17653\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17665\ }
\DoxyCodeLine{17666\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.CCxDE)\ *******/}}
\DoxyCodeLine{17667\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17677\ }
\DoxyCodeLine{17678\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{17679\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17689\ }
\DoxyCodeLine{17690\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{17691\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{17692\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17693\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17694\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17695\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17696\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17697\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17698\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17699\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17700\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM2)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17701\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17702\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17703\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17704\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17705\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17706\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM3)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17707\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17708\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17709\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17710\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17711\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17712\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM4)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17713\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17714\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17715\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17716\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17717\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17718\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM5)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17719\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17720\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17721\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17722\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17723\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17724\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17725\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17726\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17727\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17728\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17729\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17730\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17731\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17732\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17733\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17734\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17735\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17736\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17737\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17738\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17739\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17740\ \textcolor{preprocessor}{\ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17741\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17742\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM20)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17743\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17744\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17745\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17746\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17747\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17748\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6))))}}
\DoxyCodeLine{17749\ }
\DoxyCodeLine{17750\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ complementary\ output(s)\ ********/}}
\DoxyCodeLine{17751\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{17752\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17753\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17754\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17755\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17756\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17757\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17758\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17759\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17760\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17761\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17762\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17763\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17764\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17765\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17766\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17767\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17768\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17769\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17770\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17771\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17772\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17773\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM20)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17774\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17775\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17776\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{17777\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4))))}}
\DoxyCodeLine{17778\ }
\DoxyCodeLine{17779\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{17780\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17790\ }
\DoxyCodeLine{17791\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{17792\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17799\ }
\DoxyCodeLine{17800\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{17801\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17808\ }
\DoxyCodeLine{17809\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs*/}}
\DoxyCodeLine{17810\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)||\ \(\backslash\)}}
\DoxyCodeLine{17817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17818\ }
\DoxyCodeLine{17819\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *******/}}
\DoxyCodeLine{17820\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)||\ \(\backslash\)}}
\DoxyCodeLine{17827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17828\ }
\DoxyCodeLine{17829\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ combined\ 3-\/phase\ PWM\ mode\ ******/}}
\DoxyCodeLine{17830\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17833\ }
\DoxyCodeLine{17834\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{17835\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17841\ }
\DoxyCodeLine{17842\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{17843\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17850\ }
\DoxyCodeLine{17851\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{17852\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17859\ }
\DoxyCodeLine{17860\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{17861\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17869\ }
\DoxyCodeLine{17870\ \textcolor{comment}{/****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{17871\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17878\ }
\DoxyCodeLine{17879\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ supporting\ ETR\ source\ selection\ ***************/}}
\DoxyCodeLine{17880\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17887\ }
\DoxyCodeLine{17888\ \textcolor{comment}{/******\ TIM\ Instances\ :\ Master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{17889\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17891\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17899\ }
\DoxyCodeLine{17900\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{17901\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17909\ }
\DoxyCodeLine{17910\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{17911\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17921\ }
\DoxyCodeLine{17922\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ bitfield\ OCCS\ in\ SMCR\ register\ *******************/}}
\DoxyCodeLine{17923\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCCS\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17931\ }
\DoxyCodeLine{17932\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{17933\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17940\ }
\DoxyCodeLine{17941\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{17942\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17948\ }
\DoxyCodeLine{17949\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ ADC\ triggering\ through\ TRGO2\ ***/}}
\DoxyCodeLine{17950\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17953\ }
\DoxyCodeLine{17954\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{17955\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17963\ }
\DoxyCodeLine{17964\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ selection\ ********************/}}
\DoxyCodeLine{17965\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TISEL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17975\ }
\DoxyCodeLine{17976\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ Advanced\ timer\ instances\ *******************/}}
\DoxyCodeLine{17977\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM20))}}
\DoxyCodeLine{17980\ }
\DoxyCodeLine{17981\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ HSE/32\ request\ instances\ *******************/}}
\DoxyCodeLine{17982\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HSE32\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{17983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{17984\ }
\DoxyCodeLine{17985\ \textcolor{comment}{/******************************\ HRTIM\ Instances\ *******************************/}}
\DoxyCodeLine{17986\ \textcolor{preprocessor}{\#define\ IS\_HRTIM\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ HRTIM1))}}
\DoxyCodeLine{17987\ }
\DoxyCodeLine{17988\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{17989\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{17992\ }
\DoxyCodeLine{17993\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Asynchronous\ mode\ **********************/}}
\DoxyCodeLine{17994\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{17998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5))}}
\DoxyCodeLine{17999\ }
\DoxyCodeLine{18000\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ FIFO\ mode\ ***************************/}}
\DoxyCodeLine{18001\ \textcolor{preprocessor}{\#define\ IS\_UART\_FIFO\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{18007\ }
\DoxyCodeLine{18008\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ SPI\ Slave\ mode\ **********************/}}
\DoxyCodeLine{18009\ \textcolor{preprocessor}{\#define\ IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{18012\ }
\DoxyCodeLine{18013\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Auto\ Baud\ Rate\ detection\ ****************/}}
\DoxyCodeLine{18014\ \textcolor{preprocessor}{\#define\ IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5))}}
\DoxyCodeLine{18019\ }
\DoxyCodeLine{18020\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{18021\ \textcolor{preprocessor}{\#define\ IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{18027\ }
\DoxyCodeLine{18028\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{18029\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{18035\ }
\DoxyCodeLine{18036\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{18037\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{18043\ }
\DoxyCodeLine{18044\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{18045\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5))}}
\DoxyCodeLine{18050\ }
\DoxyCodeLine{18051\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Wake-\/up\ from\ Stop\ mode\ **********************/}}
\DoxyCodeLine{18052\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{18058\ }
\DoxyCodeLine{18059\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{18060\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{18064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5))}}
\DoxyCodeLine{18065\ }
\DoxyCodeLine{18066\ \textcolor{comment}{/*********************\ USART\ Instances\ :\ Smard\ card\ mode\ ***********************/}}
\DoxyCodeLine{18067\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{18069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{18070\ }
\DoxyCodeLine{18071\ \textcolor{comment}{/********************\ LPUART\ Instance\ *****************************************/}}
\DoxyCodeLine{18072\ \textcolor{preprocessor}{\#define\ IS\_LPUART\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ LPUART1)}}
\DoxyCodeLine{18073\ }
\DoxyCodeLine{18074\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{18075\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{18076\ }
\DoxyCodeLine{18077\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{18078\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{18079\ }
\DoxyCodeLine{18080\ \textcolor{comment}{/******************************\ UCPD\ Instances\ ********************************/}}
\DoxyCodeLine{18081\ \textcolor{preprocessor}{\#define\ IS\_UCPD\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ UCPD1)}}
\DoxyCodeLine{18082\ }
\DoxyCodeLine{18083\ \textcolor{comment}{/*******************************\ USB\ Instances\ *******************************/}}
\DoxyCodeLine{18084\ \textcolor{preprocessor}{\#define\ IS\_USB\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USB)}}
\DoxyCodeLine{18085\ }
\DoxyCodeLine{18091\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18092\ \textcolor{comment}{/*\ \ For\ a\ painless\ codes\ migration\ between\ the\ STM32G4xx\ device\ product\ \ \ \ \ \ \ */}}
\DoxyCodeLine{18093\ \textcolor{comment}{/*\ \ lines,\ the\ aliases\ defined\ below\ are\ put\ in\ place\ to\ overcome\ the\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{18094\ \textcolor{comment}{/*\ \ differences\ in\ the\ interrupt\ handlers\ and\ IRQn\ definitions.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{18095\ \textcolor{comment}{/*\ \ No\ need\ to\ update\ developed\ interrupt\ code\ when\ moving\ across\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{18096\ \textcolor{comment}{/*\ \ product\ lines\ within\ the\ same\ STM32G4\ Family\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{18097\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18098\ }
\DoxyCodeLine{18099\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQn\ */}}
\DoxyCodeLine{18100\ }
\DoxyCodeLine{18101\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQHandler\ */}}
\DoxyCodeLine{18102\ }
\DoxyCodeLine{18103\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{18104\ \}}
\DoxyCodeLine{18105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18106\ }
\DoxyCodeLine{18107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G474xx\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18108\ }

\end{DoxyCode}
