#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 14 09:12:25 2021
# Process ID: 10624
# Current directory: C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.runs/synth_1
# Command line: vivado.exe -log TP3_P2_tl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TP3_P2_tl.tcl
# Log file: C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.runs/synth_1/TP3_P2_tl.vds
# Journal file: C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TP3_P2_tl.tcl -notrace
Command: synth_design -top TP3_P2_tl -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14860
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TP3_P2_tl' [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/TP3_P2_wrapper.vhd:13]
INFO: [Synth 8-3491] module 'PulseGenerator' declared at 'C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:4' bound to instance 'pulse_enable_displays' of component 'PulseGenerator' [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/TP3_P2_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (1#1) [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:10]
INFO: [Synth 8-3491] module 'Nexys4DispDriver' declared at 'C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:5' bound to instance 'display_controller' of component 'Nexys4DispDriver' [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/TP3_P2_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver' [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:42]
WARNING: [Synth 8-614] signal 'hex7' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex6' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex5' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex4' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex3' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex2' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex1' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
WARNING: [Synth 8-614] signal 'hex0' is read in the process but is not in the sensitivity list [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver' (2#1) [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'TP3_P2_tl' (3#1) [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/TP3_P2_wrapper.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1000.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TP3_P2_tl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TP3_P2_tl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+--------------------------+---------------+----------------+
|Module Name      | RTL Object               | Depth x Width | Implemented As | 
+-----------------+--------------------------+---------------+----------------+
|Nexys4DispDriver | seg_L                    | 32x7          | LUT            | 
|TP3_P2_tl        | display_controller/seg_L | 32x7          | LUT            | 
+-----------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     9|
|6     |LUT4   |     9|
|7     |LUT5   |     8|
|8     |LUT6   |     3|
|9     |MUXF7  |     1|
|10    |FDRE   |    37|
|11    |IBUF   |    17|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.059 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.059 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1008.426 ; gain = 8.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/CR/PRATICAL/7seg_mult/7seg_mult.runs/synth_1/TP3_P2_tl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TP3_P2_tl_utilization_synth.rpt -pb TP3_P2_tl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 09:13:03 2021...
