
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/649.fotonik3d_s-1176B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 1024
CSPT Entries: 128
RR_ENTRIES: 32
RST_ENTRIES: 8
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 2902878 heartbeat IPC: 3.44486 cumulative IPC: 3.44486 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5805717 heartbeat IPC: 3.4449 cumulative IPC: 3.44488 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8708516 heartbeat IPC: 3.44495 cumulative IPC: 3.4449 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11611377 heartbeat IPC: 3.44488 cumulative IPC: 3.4449 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14514157 heartbeat IPC: 3.44497 cumulative IPC: 3.44491 (Simulation time: 0 hr 2 min 3 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14514157 (Simulation time: 0 hr 2 min 3 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 24515897 heartbeat IPC: 0.999826 cumulative IPC: 0.999826 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34504282 heartbeat IPC: 1.00116 cumulative IPC: 1.00049 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 44509618 heartbeat IPC: 0.999467 cumulative IPC: 1.00015 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 54497555 heartbeat IPC: 1.00121 cumulative IPC: 1.00042 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64502777 heartbeat IPC: 0.999478 cumulative IPC: 1.00023 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74490502 heartbeat IPC: 1.00123 cumulative IPC: 1.00039 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 84494620 heartbeat IPC: 0.999588 cumulative IPC: 1.00028 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 94482793 heartbeat IPC: 1.00118 cumulative IPC: 1.00039 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 104490718 heartbeat IPC: 0.999208 cumulative IPC: 1.00026 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 114477318 heartbeat IPC: 1.00134 cumulative IPC: 1.00037 (Simulation time: 0 hr 5 min 0 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 124481291 heartbeat IPC: 0.999603 cumulative IPC: 1.0003 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 134468439 heartbeat IPC: 1.00129 cumulative IPC: 1.00038 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 144470136 heartbeat IPC: 0.99983 cumulative IPC: 1.00034 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 190000002 cycles: 154459327 heartbeat IPC: 1.00108 cumulative IPC: 1.00039 (Simulation time: 0 hr 6 min 11 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 164463022 heartbeat IPC: 0.999631 cumulative IPC: 1.00034 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 174453430 heartbeat IPC: 1.00096 cumulative IPC: 1.00038 (Simulation time: 0 hr 6 min 46 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 184456663 heartbeat IPC: 0.999677 cumulative IPC: 1.00034 (Simulation time: 0 hr 7 min 3 sec) 
Heartbeat CPU 0 instructions: 230000002 cycles: 194446716 heartbeat IPC: 1.001 cumulative IPC: 1.00037 (Simulation time: 0 hr 7 min 21 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 204452878 heartbeat IPC: 0.999384 cumulative IPC: 1.00032 (Simulation time: 0 hr 7 min 38 sec) 
Heartbeat CPU 0 instructions: 250000003 cycles: 214444394 heartbeat IPC: 1.00085 cumulative IPC: 1.00035 (Simulation time: 0 hr 7 min 55 sec) 
Finished CPU 0 instructions: 200000002 cycles: 199930237 cumulative IPC: 1.00035 (Simulation time: 0 hr 7 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00035 instructions: 200000002 cycles: 199930237
ITLB TOTAL     ACCESS:   28071791  HIT:   28071791  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   28071791  HIT:   28071791  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   35092092	FORWARD:          0	MERGED:    7020302	TO_CACHE:   28071790

DTLB TOTAL     ACCESS:   32492033  HIT:   32445064  MISS:      46969  HIT %:    99.8554  MISS %:   0.144555   MPKI: 0.234845
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   32492033  HIT:   32445064  MISS:      46969  HIT %:    99.8554  MISS %:   0.144555   MPKI: 0.234845
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 89.1194 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.00424736
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   50279815	FORWARD:          0	MERGED:   17784587	TO_CACHE:   32495228

STLB TOTAL     ACCESS:    2438262  HIT:    2410816  MISS:      27446  HIT %:    98.8744  MISS %:    1.12564   MPKI: 0.13723
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:      46969  HIT:      19523  MISS:      27446  HIT %:    41.5657  MISS %:    58.4343   MPKI: 0.13723
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2391293  HIT:    2391293  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 136.847 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.00089572
STLB MSHR FULL: 0
STLB RQ	ACCESS:    2690431	FORWARD:          0	MERGED:     252169	TO_CACHE:    2438262

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   52827456  HIT:   50166273  MISS:    2661183  HIT %:    94.9625  MISS %:     5.0375   MPKI: 13.3059
L1D Test counter:          0
L1D LOAD      ACCESS:   36171057  HIT:   36086048  MISS:     152666  HIT %:     99.765  MISS %:   0.235019   MPKI: 0.425045
L1D RFO       ACCESS:   14035554  HIT:   14032488  MISS:       3066  HIT %:    99.9782  MISS %:  0.0218445   MPKI: 0.01533
L1D PREFETCH  ACCESS:    2620845  HIT:      47737  MISS:    2573108  HIT %:    1.82144  MISS %:    98.1786   MPKI: 12.8655
L1D PREFETCH  REQUESTED:    5286924  ISSUED:    5286924  USEFUL:    2558674  USELESS:      14462
L1D USEFUL LOAD PREFETCHES:    2558674 PREFETCH ISSUED TO LOWER LEVEL:    2591091  ACCURACY: 98.7489
L1D TIMELY PREFETCHES:    2558674 LATE PREFETCHES: 17980 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 1593 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 0.76333 MSHR LATE: 0.0899 PQ LATE: 0.007965 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2591091 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 142.493 cycles
L1D AVERAGE MISS LATENCY LOAD: 93.3657 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 144.268 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.82478
L1D MSHR FULL: 7.94725e-06
L1D RQ	ACCESS:   70165937	FORWARD:          0	MERGED:   33926782	TO_CACHE:   36238717
L1D WQ	ACCESS:   14041098	FORWARD:        438	MERGED:          0	TO_CACHE:   14041098
L1D PQ	ACCESS:    2643462	FORWARD:          0	MERGED:          0	TO_CACHE:    2643462

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 3298464
L1D ROI Sum of L1D PQ occupancy: 34738299
L1D PREFETCHES PUSHED FROM L2C: 0
405c2a: 38
404bb2: 53
40452b: 55
404533: 55
405d70: 96
404b43: 137
404a26: 438
405bd6: 438
404561: 438
404a74: 438
405bdd: 438
405b8e: 438
404b33: 438
404bb7: 438
404580: 438
404bfc: 438
40450c: 438
4043c6: 438
404552: 438
405ac3: 438
404578: 438
405acd: 438
404375: 438
405bc0: 438
405ce0: 438
40451c: 438
405b0d: 438
404be8: 438
405e1a: 438
405b23: 438
405d16: 438
405d1d: 438
405cd4: 438
405d00: 438
404ba3: 438
405d6a: 447
405c30: 480
405d32: 8796
405bf2: 9688
405df2: 12378
405cb2: 12863
405cac: 13534
405dec: 13687
L1I TOTAL     ACCESS:   35092091  HIT:   35092091  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   35092091  HIT:   35092091  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   45634594	FORWARD:          0	MERGED:   10542502	TO_CACHE:   35092092

BTB TOTAL     ACCESS:    3509175  HIT:    3509166  MISS:          9  HIT %:    99.9997  MISS %: 0.000256471   MPKI: 4.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3506547  HIT:    3506544  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    4445607  HIT:    2682268  MISS:    1763339  HIT %:    60.3352  MISS %:    39.6648   MPKI: 8.81669
L2C Test counter:          0
L2C LOAD      ACCESS:      67029  HIT:      32047  MISS:      34982  HIT %:    47.8106  MISS %:    52.1894   MPKI: 0.17491
L2C DATA LOAD MPKI: 0.17491
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       3066  HIT:       3046  MISS:         20  HIT %:    99.3477  MISS %:   0.652316   MPKI: 0.0001
L2C PREFETCH  ACCESS:    2591088  HIT:     866290  MISS:    1724798  HIT %:    33.4334  MISS %:    66.5666   MPKI: 8.62399
L2C DATA PREFETCH MPKI: 8.62399
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1756970  HIT:    1756970  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      27454  HIT:      23915  MISS:       3539  HIT %:    87.1093  MISS %:    12.8907   MPKI: 0.017695
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2781  USELESS:    1722893
L2C USEFUL LOAD PREFETCHES:       2781 PREFETCH ISSUED TO LOWER LEVEL:    1724801  ACCURACY: 0.161236
L2C TIMELY PREFETCHES:       2781 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 0.17491 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 194.809 cycles
L2C AVERAGE MISS LATENCY LOAD: 197.928 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 194.739 cycles
L2C AVERAGE MSHR OCCUPANCY: 0.598714
L2C MSHR FULL: 0
L2C RQ	ACCESS:      97549	FORWARD:          0	MERGED:          0	TO_CACHE:      97549
L2C WQ	ACCESS:    1756970	FORWARD:          0	MERGED:          0	TO_CACHE:    1756970
L2C PQ	ACCESS:    2591091	FORWARD:          0	MERGED:          0	TO_CACHE:    2591091

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3531
L2C Data Evicting Data 1756266
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 8
L2C Data Evicting Translations 3534
L2C Dense regions hint from L2: 0
405d32: 1
405b23: 3
405e1a: 3
405ac3: 3
404375: 3
405b0d: 4
405acd: 5
405bd6: 6
404a26: 6
405bf2: 7
404a74: 7
405bc0: 7
4043c6: 8
405bdd: 8
405d16: 8
405d00: 9
405d1d: 10
404ba3: 10
405c2a: 10
40450c: 14
40451c: 16
405d6a: 17
405c30: 43
404bb2: 53
404533: 54
404b43: 54
40452b: 54
404b33: 60
404580: 64
404561: 68
404be8: 68
404bfc: 69
405d70: 73
404552: 79
404578: 86
405df2: 7973
405cb2: 8171
405cac: 8903
405dec: 8945
PSCL5 TOTAL     ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      27383  HIT:      27378  MISS:          5  HIT %:    99.9817  MISS %:  0.0182595   MPKI: 2.5e-05
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      27383  HIT:      27378  MISS:          5  HIT %:    99.9817  MISS %:  0.0182595   MPKI: 2.5e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      27446  HIT:      27353  MISS:         93  HIT %:    99.6612  MISS %:   0.338847   MPKI: 0.000465
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      27446  HIT:      27353  MISS:         93  HIT %:    99.6612  MISS %:   0.338847   MPKI: 0.000465
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3516377  HIT:    1755764  MISS:    1760613  HIT %:    49.9311  MISS %:    50.0689   MPKI: 8.80306
LLC Test counter:          0
LLC LOAD      ACCESS:      34982  HIT:        479  MISS:      34503  HIT %:    1.36928  MISS %:    98.6307   MPKI: 0.172515
LLC RFO       ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:    1724798  HIT:       2247  MISS:    1722551  HIT %:   0.130276  MISS %:    99.8697   MPKI: 8.61275
LLC WRITEBACK ACCESS:    1753038  HIT:    1753018  MISS:         20  HIT %:    99.9989  MISS %: 0.00114088   MPKI: 0.0001
LLC LOAD TRANSLATION ACCESS:       3539  HIT:          0  MISS:       3539  HIT %:          0  MISS %:        100   MPKI: 0.017695
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        383  USELESS:    1722292
LLC USEFUL LOAD PREFETCHES:        383 PREFETCH ISSUED TO LOWER LEVEL:    1722553  ACCURACY: 0.0222344
LLC TIMELY PREFETCHES:        383 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 0.172515 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 165.056 cycles
LLC AVERAGE MISS LATENCY LOAD: 170.194 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 164.946 cycles
LLC AVERAGE MSHR OCCUPANCY: 0.135855
LLC MSHR FULL: 0
LLC RQ	ACCESS:      38541	FORWARD:          0	MERGED:          0	TO_CACHE:      38541
LLC WQ	ACCESS:    1753038	FORWARD:          0	MERGED:          0	TO_CACHE:    1753038
LLC PQ	ACCESS:    1724801	FORWARD:          0	MERGED:          0	TO_CACHE:    1724801

LLC Dense regions hint to LLC: 0
405d32: 1
404375: 2
404b43: 2
405b0d: 3
405e1a: 3
405ac3: 3
404b33: 3
4043c6: 3
40452b: 3
405b23: 3
404a26: 4
405bc0: 5
405bd6: 5
405acd: 5
405d16: 6
405bdd: 6
405d00: 6
404a74: 6
405bf2: 7
405d1d: 7
40450c: 9
40451c: 9
404ba3: 9
405c2a: 10
405d6a: 17
404bb2: 25
404533: 28
404561: 29
404bfc: 33
404580: 34
404552: 35
404be8: 36
404578: 38
405c30: 43
405d70: 73
405df2: 7973
405cb2: 8171
405cac: 8903
405dec: 8945

RAW hits: 3181
Loads Generated: 70169124
Loads sent to L1D: 70165937
Stores Generated: 14041094
Stores sent to L1D: 14041098
Major fault: 0 Minor fault: 34498
Allocated PAGES: 34498
Total Load insts: 87706998
Total Non-spec loads: 8755099
Percentage of speculative loads: 90.0178
L1D response latency: 118.41 cycles
Load retirement latency: 205.114 cycles


stream: 
stream:times selected: 7867960
stream:pref_filled: 3172464
stream:pref_useful: 3155813
stream:pref_late: 15605
stream:misses: 356
stream:misses_by_poll: 0

CS: 
CS:times selected: 7207094
CS:pref_filled: 19873
CS:pref_useful: 18982
CS:pref_late: 1711
CS:misses: 147490
CS:misses_by_poll: 84

CPLX: 
CPLX:times selected: 660765
CPLX:pref_filled: 28936
CPLX:pref_useful: 28548
CPLX:pref_late: 581
CPLX:misses: 10618
CPLX:misses_by_poll: 39

NL_L1: 
NL:times selected: 61
NL:pref_filled: 3
NL:pref_useful: 3
NL:pref_late: 1
NL:misses: 2
NL:misses_by_poll: 0

total selections: 15735880
total_filled: 2573108
total_useful: 2558674
total_late: 18061
total_polluted: 123
total_misses_after_warmup: 152666
conflicts: 2
Degree Incremented Times: 532109
Degree Decremented Times: 0

L1 IP Table Write Accesses: 36238208
L1 IP Table Read Accesses: 36238206
L1 RST Write Accesses: 5975223
L1 RST Read Accesses: 11950446
L1 CSPT Write Accesses: 5975223
L1 CSPT Read Accesses: 7064460
L1 RR Filter Tag Write Accesses: 2643462
L1 RR Filter Tag Read Accesses: 1345227505
L1 IP Table Tag Write Accesses: 36238714
L1 IP Table Tag Read Accesses: 36238714
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 53890408
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 51080179
test: 199265

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     159495  ROW_BUFFER_MISS:    1601098
 DBUS_CONGESTED:        753
 WQ ROW_BUFFER_HIT:    1237219  ROW_BUFFER_MISS:     515711  FULL:          0

 AVG_CONGESTED_CYCLE: 7
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 5985531
0banks busy for write cycles: 31778
1banks busy for read cycles: 97871958
1banks busy for write cycles: 1451171
2banks busy for read cycles: 54733458
2banks busy for write cycles: 1820772
3banks busy for read cycles: 3359328
3banks busy for write cycles: 1389929
4banks busy for read cycles: 389254
4banks busy for write cycles: 709646
5banks busy for read cycles: 246303
5banks busy for write cycles: 679264
6banks busy for read cycles: 267377
6banks busy for write cycles: 762475
7banks busy for read cycles: 2572588
7banks busy for write cycles: 3713787
8banks busy for read cycles: 1043299
8banks busy for write cycles: 22902320

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 50.6975
Branch types
NOT_BRANCH: 196487525 98.2438%
BRANCH_DIRECT_JUMP: 876 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3509613 1.75481%
BRANCH_DIRECT_CALL: 876 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 876 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 34498
