 
****************************************
Report : area
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 21:34:43 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    ts16ncfllogl16hsl096f_ssgnp0p72v125c (File: /remote/ailab1/weihang/course/dsp_vsli/16/gcd_direct/syn/library/std/db/ts16ncfllogl16hsl096f_ssgnp0p72v125c.db)

Number of ports:                          100
Number of nets:                         15401
Number of cells:                        15293
Number of combinational cells:          15226
Number of sequential cells:                67
Number of macros/black boxes:               0
Number of buf/inv:                       3253
Number of references:                     347

Combinational area:               6057.999398
Buf/Inv area:                      585.510910
Noncombinational area:              86.252544
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  6144.251941
Total area:                 undefined
1
