{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1432044371235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1432044371239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 17:06:10 2015 " "Processing started: Tue May 19 17:06:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1432044371239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1432044371239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1432044371240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1432044371858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paneldisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paneldisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PanelDisplay-syncing " "Found design unit 1: PanelDisplay-syncing" {  } { { "paneldisplay.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/paneldisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432044372906 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldisplay " "Found entity 1: paneldisplay" {  } { { "paneldisplay.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/paneldisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432044372906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432044372906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-RTL " "Found design unit 1: char_rom-RTL" {  } { { "char_rom.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/char_rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432044372909 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/char_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432044372909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432044372909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-bhv " "Found design unit 1: toplevel-bhv" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432044372912 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432044372912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432044372912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1432044373043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:mem " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:mem\"" {  } { { "toplevel.vhd" "mem" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432044373052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paneldisplay paneldisplay:disp " "Elaborating entity \"paneldisplay\" for hierarchy \"paneldisplay:disp\"" {  } { { "toplevel.vhd" "disp" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432044373064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432044375612 "|toplevel|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432044375612 "|toplevel|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432044375612 "|toplevel|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab3_ROM/quartus/toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432044375612 "|toplevel|blue[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1432044375612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1432044377559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1432044377559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1432044377653 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1432044377653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1432044377653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1432044377653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1432044377675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 17:06:17 2015 " "Processing ended: Tue May 19 17:06:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1432044377675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1432044377675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1432044377675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432044377675 ""}
