// Seed: 3894661455
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : -1] id_4;
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  wor  id_5,
    input  tri1 id_6
);
  wire id_8, id_9;
  parameter id_10 = -1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  logic id_11;
  ;
  wire  id_12 = id_3;
  logic id_13;
  assign id_1 = (id_11[1]);
endmodule
