# Directories
* ***modules***: RTL source files, testbench input/output/ txt files and source files, Instantiated Xilinx IP
* ***bd***: Custom Xilinx Block Design Containers (BDC) for Equalizer IP, CFO IP and top level
* ***sims***: Vivado projects for simulation and corresponding TCL scripts to build them
* ***testing***: Full design testing
