/* Generated by Yosys 0.18+10 (git sha1 1246ddb77, gcc 11.2.1 -fPIC -Os) */

module full_adder(a, b, ci, s, co);
  input a;
  input b;
  input ci;
  output co;
  output s;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _0_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _1_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _2_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _3_;
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:6" *)
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:6" *)
  wire a;
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:7" *)
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:7" *)
  wire b;
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:8" *)
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:8" *)
  wire ci;
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:10" *)
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:10" *)
  wire co;
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:9" *)
  (* src = "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd:9" *)
  wire s;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he8)
  ) _4_ (
    .Y(co),
    .A({ ci, b, a })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) _5_ (
    .Y(s),
    .A({ ci, b, a })
  );
endmodule
