0.7
2020.2
May 22 2024
19:03:11
C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.sim/sim_1/behav/xsim/glbl.v,1731936429,verilog,,,,glbl,,,,,,,,
C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v,1732484070,verilog,,,,clock_divider_TB,,,,,,,,
C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v,1732485185,verilog,,C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v,,clock_divider,,,,,,,,
