// Seed: 2159211791
module module_0 #(
    parameter id_4 = 32'd55
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  struct packed {logic id_3 = -1 & -1'b0;} _id_4;
  wire [1 : id_4] id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd85,
    parameter id_3 = 32'd22,
    parameter id_5 = 32'd99,
    parameter id_6 = 32'd40,
    parameter id_7 = 32'd42
) (
    input supply1 id_0,
    input tri0 _id_1[id_7  ==?  id_1 : id_6],
    input tri0 id_2,
    input tri0 _id_3,
    input tri1 id_4,
    input tri0 _id_5,
    output uwire _id_6,
    input tri1 _id_7,
    output wire id_8[id_7 : -1 'b0],
    output tri id_9,
    input tri1 id_10,
    input tri id_11
);
  id_13 :
  assert property (@(*) -1) id_13 = id_1;
  assign id_13 = -1;
  logic id_14 = -1'b0;
  wire [id_3 : -1] id_15, id_16[-1 'b0 : id_5], id_17[-1 : 1], id_18;
  wire id_19, id_20, id_21, id_22, id_23;
  module_0 modCall_1 (
      id_21,
      id_18
  );
endmodule
