INFO-FLOW: Workspace /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1 opened at Tue Sep 28 09:17:13 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.4 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.57 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./hls/solution1/directives.tcl 
Execute     set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 116.387 MB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling dft.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang dft.cpp -foptimization-record-file=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.cpp.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dft -name=dft 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: dft.cpp:13:9
Execute       clang_tidy xilinx-systemc-detector /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang-tidy.dft.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang-tidy.dft.pp.0.cpp.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang-tidy.dft.pp.0.cpp.err.log 
Command         ap_eval done; 0.54 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.dft.pp.0.cpp.diag.yml /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.dft.pp.0.cpp.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.dft.pp.0.cpp.err.log 
Command       ap_eval done; 0.3 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.pp.0.cpp.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.dft.pp.0.cpp.err.log 
Command       ap_eval done; 0.32 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.26 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.85 seconds; current allocated memory: 117.783 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.g.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.0.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.71 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.72 sec.
Execute       run_link_or_opt -opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dft -mllvm -hls-db-dir -mllvm /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(dft.cpp:35:2) has been inferred on port 'input_re_r'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dft.cpp:35:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(dft.cpp:36:2) has been inferred on port 'input_im_r'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dft.cpp:36:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(dft.cpp:67:2) has been inferred on port 'output_re_r'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dft.cpp:67:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(dft.cpp:68:2) has been inferred on port 'output_im_r'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dft.cpp:68:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.13 seconds; current allocated memory: 119.952 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 119.954 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.0.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 121.709 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.1.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 120.896 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.g.1.bc to /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.1.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'dft' automatically.
INFO: [XFORM 203-101] Partitioning array 're_sample' (dft.cpp:20) in dimension 1 with a cyclic factor 128.
INFO: [XFORM 203-101] Partitioning array 'im_sample' (dft.cpp:21) in dimension 1 with a cyclic factor 128.
INFO: [XFORM 203-101] Partitioning array 're_buff' (dft.cpp:24) in dimension 1 with a cyclic factor 128.
INFO: [XFORM 203-101] Partitioning array 'im_buff' (dft.cpp:25) in dimension 1 with a cyclic factor 128.
Command         transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 150.099 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.2.bc -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'loop_k' (dft.cpp:29:8) in function 'dft'.
INFO: [HLS 200-472] Inferring partial write operation for 're_buff[0]' (dft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'im_buff[0]' (dft.cpp:63:15)
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[4]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[5]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[6]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[7]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[8]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[9]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[10]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[11]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[12]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[13]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[14]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[15]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[16]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[17]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[18]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[19]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[20]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[21]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[22]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[23]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[24]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[25]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[26]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[27]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[28]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[29]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[30]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[31]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[32]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[33]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[34]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[35]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[36]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[37]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[38]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[39]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[40]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[41]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[42]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[43]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[44]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[45]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[46]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[47]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[48]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[49]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[50]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[51]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[52]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[53]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[54]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[55]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[56]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[57]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[58]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[59]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[60]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[61]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[62]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[63]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[64]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[65]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[66]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[67]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[68]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[69]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[70]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[71]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[72]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[73]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[74]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[75]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[76]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[77]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[78]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[79]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[80]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[81]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[82]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[83]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[84]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[85]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[86]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[87]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[88]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[89]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[90]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[91]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[92]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[93]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[94]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[95]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[96]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[97]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[98]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[99]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[100]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[101]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[102]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[103]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[104]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[105]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[106]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[107]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[108]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[109]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[110]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[111]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[112]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[113]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[114]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[115]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[116]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[117]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[118]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[119]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[120]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[121]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[122]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[123]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[124]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[125]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[126]' 
INFO: [HLS 200-472] Inferring partial write operation for 'im_sample[127]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[4]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[5]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[6]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[7]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[8]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[9]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[10]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[11]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[12]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[13]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[14]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[15]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[16]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[17]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[18]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[19]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[20]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[21]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[22]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[23]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[24]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[25]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[26]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[27]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[28]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[29]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[30]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[31]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[32]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[33]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[34]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[35]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[36]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[37]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[38]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[39]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[40]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[41]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[42]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[43]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[44]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[45]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[46]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[47]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[48]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[49]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[50]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[51]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[52]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[53]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[54]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[55]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[56]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[57]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[58]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[59]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[60]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[61]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[62]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[63]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[64]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[65]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[66]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[67]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[68]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[69]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[70]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[71]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[72]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[73]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[74]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[75]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[76]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[77]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[78]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[79]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[80]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[81]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[82]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[83]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[84]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[85]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[86]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[87]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[88]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[89]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[90]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[91]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[92]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[93]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[94]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[95]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[96]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[97]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[98]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[99]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[100]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[101]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[102]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[103]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[104]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[105]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[106]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[107]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[108]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[109]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[110]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[111]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[112]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[113]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[114]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[115]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[116]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[117]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[118]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[119]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[120]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[121]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[122]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[123]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[124]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[125]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[126]' 
INFO: [HLS 200-472] Inferring partial write operation for 're_sample[127]' 
Command         transform done; 4.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.71 seconds; current allocated memory: 229.677 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.2 sec.
Command     elaborate done; 11.23 sec.
Execute     ap_eval exec zip -j /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
Execute       ap_set_top_model dft 
Execute       get_model_list dft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dft 
Execute       preproc_iomode -model dft_Pipeline_5 
Execute       preproc_iomode -model dft_Pipeline_4 
Execute       preproc_iomode -model dft_Pipeline_loop_k_loop_n 
Execute       preproc_iomode -model dft_Pipeline_2 
Execute       preproc_iomode -model dft_Pipeline_1 
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Model list for configure: dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO-FLOW: Configuring Module : dft_Pipeline_1 ...
Execute       set_default_model dft_Pipeline_1 
Execute       apply_spec_resource_limit dft_Pipeline_1 
INFO-FLOW: Configuring Module : dft_Pipeline_2 ...
Execute       set_default_model dft_Pipeline_2 
Execute       apply_spec_resource_limit dft_Pipeline_2 
INFO-FLOW: Configuring Module : dft_Pipeline_loop_k_loop_n ...
Execute       set_default_model dft_Pipeline_loop_k_loop_n 
Execute       apply_spec_resource_limit dft_Pipeline_loop_k_loop_n 
INFO-FLOW: Configuring Module : dft_Pipeline_4 ...
Execute       set_default_model dft_Pipeline_4 
Execute       apply_spec_resource_limit dft_Pipeline_4 
INFO-FLOW: Configuring Module : dft_Pipeline_5 ...
Execute       set_default_model dft_Pipeline_5 
Execute       apply_spec_resource_limit dft_Pipeline_5 
INFO-FLOW: Configuring Module : dft ...
Execute       set_default_model dft 
Execute       apply_spec_resource_limit dft 
INFO-FLOW: Model list for preprocess: dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO-FLOW: Preprocessing Module: dft_Pipeline_1 ...
Execute       set_default_model dft_Pipeline_1 
Execute       cdfg_preprocess -model dft_Pipeline_1 
Execute       rtl_gen_preprocess dft_Pipeline_1 
INFO-FLOW: Preprocessing Module: dft_Pipeline_2 ...
Execute       set_default_model dft_Pipeline_2 
Execute       cdfg_preprocess -model dft_Pipeline_2 
Execute       rtl_gen_preprocess dft_Pipeline_2 
INFO-FLOW: Preprocessing Module: dft_Pipeline_loop_k_loop_n ...
Execute       set_default_model dft_Pipeline_loop_k_loop_n 
Execute       cdfg_preprocess -model dft_Pipeline_loop_k_loop_n 
Execute       rtl_gen_preprocess dft_Pipeline_loop_k_loop_n 
INFO-FLOW: Preprocessing Module: dft_Pipeline_4 ...
Execute       set_default_model dft_Pipeline_4 
Execute       cdfg_preprocess -model dft_Pipeline_4 
Execute       rtl_gen_preprocess dft_Pipeline_4 
INFO-FLOW: Preprocessing Module: dft_Pipeline_5 ...
Execute       set_default_model dft_Pipeline_5 
Execute       cdfg_preprocess -model dft_Pipeline_5 
Execute       rtl_gen_preprocess dft_Pipeline_5 
INFO-FLOW: Preprocessing Module: dft ...
Execute       set_default_model dft 
Execute       cdfg_preprocess -model dft 
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for synthesis: dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft_Pipeline_1 
Execute       schedule -model dft_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 232.698 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dft_Pipeline_1.
Execute       set_default_model dft_Pipeline_1 
Execute       bind -model dft_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 234.717 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dft_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft_Pipeline_2 
Execute       schedule -model dft_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 236.296 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling dft_Pipeline_2.
Execute       set_default_model dft_Pipeline_2 
Execute       bind -model dft_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.287 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding dft_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_loop_k_loop_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft_Pipeline_loop_k_loop_n 
Execute       schedule -model dft_Pipeline_loop_k_loop_n 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_k_loop_n'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 22, loop 'loop_k_loop_n'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 251.137 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling dft_Pipeline_loop_k_loop_n.
Execute       set_default_model dft_Pipeline_loop_k_loop_n 
Execute       bind -model dft_Pipeline_loop_k_loop_n 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 259.833 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding dft_Pipeline_loop_k_loop_n.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft_Pipeline_4 
Execute       schedule -model dft_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 273.433 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling dft_Pipeline_4.
Execute       set_default_model dft_Pipeline_4 
Execute       bind -model dft_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.573 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding dft_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft_Pipeline_5 
Execute       schedule -model dft_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 281.110 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling dft_Pipeline_5.
Execute       set_default_model dft_Pipeline_5 
Execute       bind -model dft_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 283.257 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding dft_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft 
Execute       schedule -model dft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.589 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.sched.adb -f 
INFO-FLOW: Finish scheduling dft.
Execute       set_default_model dft 
Execute       bind -model dft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 286.819 MB.
Execute       syn_report -verbosereport -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.bind.adb -f 
INFO-FLOW: Finish binding dft.
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dft_Pipeline_1 
Execute       rtl_gen_preprocess dft_Pipeline_2 
Execute       rtl_gen_preprocess dft_Pipeline_loop_k_loop_n 
Execute       rtl_gen_preprocess dft_Pipeline_4 
Execute       rtl_gen_preprocess dft_Pipeline_5 
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for RTL generation: dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft_Pipeline_1 -top_prefix dft_ -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_1/m_axi_input_re_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_1'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 289.322 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft_Pipeline_1 -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft_dft_Pipeline_1 
Execute       gen_rtl dft_Pipeline_1 -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft_dft_Pipeline_1 
Execute       syn_report -csynth -model dft_Pipeline_1 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dft_Pipeline_1 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dft_Pipeline_1 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dft_Pipeline_1 -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.adb 
Execute       db_write -model dft_Pipeline_1 -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft_Pipeline_1 -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft_Pipeline_2 -top_prefix dft_ -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_2/m_axi_input_im_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_2'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.78 seconds; current allocated memory: 299.222 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft_Pipeline_2 -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft_dft_Pipeline_2 
Execute       gen_rtl dft_Pipeline_2 -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft_dft_Pipeline_2 
Execute       syn_report -csynth -model dft_Pipeline_2 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dft_Pipeline_2 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dft_Pipeline_2 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dft_Pipeline_2 -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.adb 
Execute       db_write -model dft_Pipeline_2 -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft_Pipeline_2 -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_loop_k_loop_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft_Pipeline_loop_k_loop_n -top_prefix dft_ -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_loop_k_loop_n' pipeline 'loop_k_loop_n' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_12864_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_loop_k_loop_n'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 315.847 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft_Pipeline_loop_k_loop_n -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft_dft_Pipeline_loop_k_loop_n 
Execute       gen_rtl dft_Pipeline_loop_k_loop_n -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft_dft_Pipeline_loop_k_loop_n 
Execute       syn_report -csynth -model dft_Pipeline_loop_k_loop_n -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_loop_k_loop_n_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dft_Pipeline_loop_k_loop_n -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_loop_k_loop_n_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dft_Pipeline_loop_k_loop_n -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -model dft_Pipeline_loop_k_loop_n -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model dft_Pipeline_loop_k_loop_n -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft_Pipeline_loop_k_loop_n -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft_Pipeline_4 -top_prefix dft_ -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_4/m_axi_output_re_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_12864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_4'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.86 seconds; current allocated memory: 340.882 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft_Pipeline_4 -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft_dft_Pipeline_4 
Execute       gen_rtl dft_Pipeline_4 -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft_dft_Pipeline_4 
Execute       syn_report -csynth -model dft_Pipeline_4 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dft_Pipeline_4 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dft_Pipeline_4 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dft_Pipeline_4 -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.adb 
Execute       db_write -model dft_Pipeline_4 -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft_Pipeline_4 -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft_Pipeline_5 -top_prefix dft_ -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft_Pipeline_5/m_axi_output_im_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_12864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_5'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 348.060 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft_Pipeline_5 -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft_dft_Pipeline_5 
Execute       gen_rtl dft_Pipeline_5 -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft_dft_Pipeline_5 
Execute       syn_report -csynth -model dft_Pipeline_5 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dft_Pipeline_5 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dft_Pipeline_5 -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dft_Pipeline_5 -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.adb 
Execute       db_write -model dft_Pipeline_5 -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft_Pipeline_5 -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft -top_prefix  -sub_prefix dft_ -mg_file /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/input_re_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/input_im_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/output_re_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/output_im_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'real_sample', 'imag_sample', 'real_op', 'imag_op' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 379.813 MB.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft -istop -style xilinx -f -lang vhdl -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/vhdl/dft 
Command       gen_rtl done; 0.31 sec.
Execute       gen_rtl dft -istop -style xilinx -f -lang vlog -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/verilog/dft 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/dft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -model dft -f -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.adb 
Command       db_write done; 0.22 sec.
Execute       db_write -model dft -bindview -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft -p /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft 
Execute       export_constraint_db -f -tool general -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.constraint.tcl 
Execute       syn_report -designview -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.design.xml 
Command       syn_report done; 0.36 sec.
Execute       syn_report -csynthDesign -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dft -o /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dft 
INFO-FLOW: Model list for RTL component generation: dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO-FLOW: Handling components in module [dft_Pipeline_1] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dft_Pipeline_2] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dft_Pipeline_loop_k_loop_n] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.compgen.tcl 
INFO-FLOW: Found component dft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dft_mul_10s_10s_10_1_1.
INFO-FLOW: Append model dft_mul_10s_10s_10_1_1
INFO-FLOW: Found component dft_mux_12864_32_1_1.
INFO-FLOW: Append model dft_mux_12864_32_1_1
INFO-FLOW: Found component dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table.
INFO-FLOW: Append model dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table
INFO-FLOW: Found component dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table.
INFO-FLOW: Append model dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dft_Pipeline_4] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dft_Pipeline_5] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dft] ... 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.tcl 
INFO-FLOW: Found component dft_re_sample_0.
INFO-FLOW: Append model dft_re_sample_0
INFO-FLOW: Found component dft_control_s_axi.
INFO-FLOW: Append model dft_control_s_axi
INFO-FLOW: Found component dft_input_re_r_m_axi.
INFO-FLOW: Append model dft_input_re_r_m_axi
INFO-FLOW: Found component dft_input_im_r_m_axi.
INFO-FLOW: Append model dft_input_im_r_m_axi
INFO-FLOW: Found component dft_output_re_r_m_axi.
INFO-FLOW: Append model dft_output_re_r_m_axi
INFO-FLOW: Found component dft_output_im_r_m_axi.
INFO-FLOW: Append model dft_output_im_r_m_axi
INFO-FLOW: Append model dft_Pipeline_1
INFO-FLOW: Append model dft_Pipeline_2
INFO-FLOW: Append model dft_Pipeline_loop_k_loop_n
INFO-FLOW: Append model dft_Pipeline_4
INFO-FLOW: Append model dft_Pipeline_5
INFO-FLOW: Append model dft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dft_flow_control_loop_pipe_sequential_init dft_flow_control_loop_pipe_sequential_init dft_fadd_32ns_32ns_32_5_full_dsp_1 dft_fmul_32ns_32ns_32_4_max_dsp_1 dft_mul_10s_10s_10_1_1 dft_mux_12864_32_1_1 dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table dft_flow_control_loop_pipe_sequential_init dft_flow_control_loop_pipe_sequential_init dft_flow_control_loop_pipe_sequential_init dft_re_sample_0 dft_control_s_axi dft_input_re_r_m_axi dft_input_im_r_m_axi dft_output_re_r_m_axi dft_output_im_r_m_axi dft_Pipeline_1 dft_Pipeline_2 dft_Pipeline_loop_k_loop_n dft_Pipeline_4 dft_Pipeline_5 dft
INFO-FLOW: Generating /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dft_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model dft_mux_12864_32_1_1
INFO-FLOW: To file: write model dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table
INFO-FLOW: To file: write model dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_re_sample_0
INFO-FLOW: To file: write model dft_control_s_axi
INFO-FLOW: To file: write model dft_input_re_r_m_axi
INFO-FLOW: To file: write model dft_input_im_r_m_axi
INFO-FLOW: To file: write model dft_output_re_r_m_axi
INFO-FLOW: To file: write model dft_output_im_r_m_axi
INFO-FLOW: To file: write model dft_Pipeline_1
INFO-FLOW: To file: write model dft_Pipeline_2
INFO-FLOW: To file: write model dft_Pipeline_loop_k_loop_n
INFO-FLOW: To file: write model dft_Pipeline_4
INFO-FLOW: To file: write model dft_Pipeline_5
INFO-FLOW: To file: write model dft
INFO-FLOW: Generating /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/vhdl' dstVlogDir='/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/vlog' tclDir='/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db' modelList='dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_fadd_32ns_32ns_32_5_full_dsp_1
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_mul_10s_10s_10_1_1
dft_mux_12864_32_1_1
dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table
dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_re_sample_0
dft_control_s_axi
dft_input_re_r_m_axi
dft_input_im_r_m_axi
dft_output_re_r_m_axi
dft_output_im_r_m_axi
dft_Pipeline_1
dft_Pipeline_2
dft_Pipeline_loop_k_loop_n
dft_Pipeline_4
dft_Pipeline_5
dft
' expOnly='0'
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.compgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.compgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.21 sec.
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.compgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.compgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dft_re_sample_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.13 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.52 seconds; current allocated memory: 401.078 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_fadd_32ns_32ns_32_5_full_dsp_1
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_mul_10s_10s_10_1_1
dft_mux_12864_32_1_1
dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table
dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_re_sample_0
dft_control_s_axi
dft_input_re_r_m_axi
dft_input_im_r_m_axi
dft_output_re_r_m_axi
dft_output_im_r_m_axi
dft_Pipeline_1
dft_Pipeline_2
dft_Pipeline_loop_k_loop_n
dft_Pipeline_4
dft_Pipeline_5
dft
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.constraint.tcl 
Execute       sc_get_clocks dft 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 421.519 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
Execute       syn_report -model dft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 17.34 sec.
Command   csynth_design done; 28.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.12 seconds. CPU system time: 1.01 seconds. Elapsed time: 28.61 seconds; current allocated memory: 421.502 MB.
Command ap_source done; 29.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1 opened at Tue Sep 28 09:18:10 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.4 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.56 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./hls/solution1/directives.tcl 
Execute     set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dft xml_exists=0
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dft
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_fadd_32ns_32ns_32_5_full_dsp_1
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_mul_10s_10s_10_1_1
dft_mux_12864_32_1_1
dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table
dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_flow_control_loop_pipe_sequential_init
dft_re_sample_0
dft_control_s_axi
dft_input_re_r_m_axi
dft_input_im_r_m_axi
dft_output_re_r_m_axi
dft_output_im_r_m_axi
dft_Pipeline_1
dft_Pipeline_2
dft_Pipeline_loop_k_loop_n
dft_Pipeline_4
dft_Pipeline_5
dft
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_1.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_2.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_loop_k_loop_n.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_4.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft_Pipeline_5.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.constraint.tcl 
Execute     sc_get_clocks dft 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_ap_fadd_3_full_dsp_32_ip.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_ap_fmul_2_max_dsp_32_ip.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/misc/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dft
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dft
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.constraint.tcl 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/dft.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /mnt/c/Xilinx/Projects/DFT/dft_1024_precomputed/hls/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file hls/solution1/impl/export.zip
Command   export_design done; 34.23 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.71 seconds. CPU system time: 1.55 seconds. Elapsed time: 34.23 seconds; current allocated memory: 131.114 MB.
Command ap_source done; 35.02 sec.
Execute cleanup_all 
