INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab1/regfile/regfile.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab1/regfile/regfile.srcs/sim_1/new/regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
