TimeQuest Timing Analyzer report for DE2_TV
Thu Apr 11 15:41:30 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'TD_CLK'
 15. Slow Model Setup: 'OSC_27'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'TD_CLK'
 18. Slow Model Hold: 'OSC_27'
 19. Slow Model Hold: 'OSC_50'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 25. Slow Model Removal: 'OSC_27'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'TD_CLK'
 49. Fast Model Setup: 'OSC_27'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'TD_CLK'
 52. Fast Model Hold: 'OSC_27'
 53. Fast Model Hold: 'OSC_50'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 55. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 59. Fast Model Removal: 'OSC_27'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Thu Apr 11 15:41:27 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 66.87 MHz  ; 66.87 MHz       ; TD_CLK                                                                    ;      ;
; 104.4 MHz  ; 104.4 MHz       ; OSC_27                                                                    ;      ;
; 132.73 MHz ; 132.73 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
; 171.35 MHz ; 171.35 MHz      ; OSC_50                                                                    ;      ;
; 240.91 MHz ; 240.91 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.725  ; 0.000         ;
; OSC_50                                                                    ; 14.164 ; 0.000         ;
; TD_CLK                                                                    ; 22.082 ; 0.000         ;
; OSC_27                                                                    ; 27.458 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.552 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; TD_CLK                                                                    ; 0.059 ; 0.000         ;
; OSC_27                                                                    ; 0.328 ; 0.000         ;
; OSC_50                                                                    ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.723  ; 0.000         ;
; OSC_27                                                                    ; 16.696 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.965  ; 0.000         ;
; OSC_27                                                                    ; 19.854 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.725 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 7.585      ;
; 1.900 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 7.408      ;
; 1.964 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 7.345      ;
; 1.975 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 7.308      ;
; 2.025 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 7.273      ;
; 2.045 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 7.266      ;
; 2.048 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 7.259      ;
; 2.147 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 7.164      ;
; 2.220 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 7.089      ;
; 2.236 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 7.104      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 7.044      ;
; 2.275 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.024      ;
; 2.314 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 6.997      ;
; 2.322 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 6.987      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.325 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.973      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.970      ;
; 2.345 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.954      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.966      ;
; 2.414 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.026      ; 6.911      ;
; 2.425 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.874      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.880      ;
; 2.447 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.852      ;
; 2.449 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.849      ;
; 2.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.865      ;
; 2.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.865      ;
; 2.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.865      ;
; 2.481 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 6.828      ;
; 2.482 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 6.829      ;
; 2.485 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 6.855      ;
; 2.489 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 6.820      ;
; 2.492 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 6.791      ;
; 2.498 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 6.825      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.098      ; 6.806      ;
; 2.522 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 6.789      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.802      ;
; 2.533 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 6.752      ;
; 2.565 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 6.742      ;
; 2.595 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 6.705      ;
; 2.606 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 6.703      ;
; 2.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM29        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.685      ;
; 2.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.685      ;
; 2.625 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.701      ;
; 2.625 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.701      ;
; 2.625 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.027      ; 6.701      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.631 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.097      ; 6.679      ;
; 2.657 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 6.652      ;
; 2.658 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 6.682      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.164 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.876      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.381 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.659      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.513 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.527      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.517 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.523      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.549 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.482      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.572 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.468      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.667 ; Reset_Delay:u3|Cont[6]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.373      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.704 ; Reset_Delay:u3|Cont[9]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.336      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.274      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
; 14.766 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 5.265      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.286     ;
; 22.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.286     ;
; 22.084 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.284     ;
; 22.100 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.268     ;
; 22.100 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.268     ;
; 22.102 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.266     ;
; 22.167 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.201     ;
; 22.167 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.201     ;
; 22.169 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.199     ;
; 22.185 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 16.194     ;
; 22.203 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 16.176     ;
; 22.260 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.108     ;
; 22.260 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.108     ;
; 22.262 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.106     ;
; 22.270 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 16.109     ;
; 22.334 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.034     ;
; 22.334 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.034     ;
; 22.343 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.025     ;
; 22.344 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.024     ;
; 22.352 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.016     ;
; 22.352 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.016     ;
; 22.361 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.007     ;
; 22.362 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 16.006     ;
; 22.363 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 16.016     ;
; 22.419 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.949     ;
; 22.419 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.949     ;
; 22.428 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.940     ;
; 22.429 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.939     ;
; 22.443 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.925     ;
; 22.443 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.925     ;
; 22.445 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.923     ;
; 22.512 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.856     ;
; 22.512 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.856     ;
; 22.521 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.847     ;
; 22.522 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.846     ;
; 22.534 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.834     ;
; 22.534 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.834     ;
; 22.536 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.832     ;
; 22.546 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 15.833     ;
; 22.637 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.302      ; 15.742     ;
; 22.695 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.673     ;
; 22.695 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.673     ;
; 22.704 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.664     ;
; 22.705 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.663     ;
; 22.786 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.582     ;
; 22.786 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.582     ;
; 22.795 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.573     ;
; 22.796 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.291      ; 15.572     ;
; 22.851 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.530     ;
; 22.869 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.512     ;
; 22.936 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.445     ;
; 23.029 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.352     ;
; 23.212 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.169     ;
; 23.303 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 15.078     ;
; 25.371 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 13.010     ;
; 25.371 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 13.010     ;
; 25.373 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 13.008     ;
; 25.474 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.315      ; 12.918     ;
; 25.623 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 12.758     ;
; 25.623 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 12.758     ;
; 25.632 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 12.749     ;
; 25.633 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 12.748     ;
; 26.140 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.317      ; 12.254     ;
; 28.087 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.294     ;
; 28.087 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.294     ;
; 28.089 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.292     ;
; 28.190 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.315      ; 10.202     ;
; 28.339 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.042     ;
; 28.339 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.042     ;
; 28.348 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.033     ;
; 28.349 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.304      ; 10.032     ;
; 28.739 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.019      ; 8.357      ;
; 28.751 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.326      ;
; 28.768 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.019      ; 8.328      ;
; 28.769 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.019      ; 8.327      ;
; 28.771 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.019      ; 8.325      ;
; 28.780 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.297      ;
; 28.781 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.296      ;
; 28.783 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.294      ;
; 28.856 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.317      ; 9.538      ;
; 29.114 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.963      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.190      ; 9.063      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.118 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.170      ; 9.043      ;
; 29.130 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.171      ; 9.032      ;
; 29.130 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.151      ; 9.012      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 27.458 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.626      ;
; 27.460 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.624      ;
; 27.466 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.618      ;
; 27.567 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.517      ;
; 27.569 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.515      ;
; 27.575 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 9.509      ;
; 27.740 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.923      ;
; 27.770 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.893      ;
; 27.802 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.871      ;
; 27.808 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.867      ;
; 27.826 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.837      ;
; 27.856 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.807      ;
; 27.888 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.785      ;
; 27.894 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.781      ;
; 27.899 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.764      ;
; 27.902 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.773      ;
; 27.907 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.160      ;
; 27.907 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.160      ;
; 27.912 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.751      ;
; 27.914 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.153      ;
; 27.915 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.163      ;
; 27.915 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.163      ;
; 27.922 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.156      ;
; 27.942 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.721      ;
; 27.974 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.699      ;
; 27.980 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.695      ;
; 27.982 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.096      ;
; 27.982 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.096      ;
; 27.985 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.678      ;
; 27.988 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.687      ;
; 27.988 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.079      ;
; 27.988 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.079      ;
; 27.989 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.089      ;
; 27.995 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 9.072      ;
; 27.998 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.665      ;
; 28.005 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 9.070      ;
; 28.005 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 9.070      ;
; 28.012 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.002     ; 9.063      ;
; 28.028 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.635      ;
; 28.060 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.613      ;
; 28.066 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.609      ;
; 28.071 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.592      ;
; 28.072 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.603      ;
; 28.074 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.601      ;
; 28.084 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.579      ;
; 28.097 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.574      ;
; 28.101 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.966      ;
; 28.101 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.966      ;
; 28.108 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.959      ;
; 28.114 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.549      ;
; 28.125 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; YUV422_to_444:u7|mCr[7]                                                                                                                     ; OSC_27       ; OSC_27      ; 37.037       ; -0.125     ; 8.827      ;
; 28.146 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.527      ;
; 28.152 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.523      ;
; 28.157 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.506      ;
; 28.158 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.517      ;
; 28.158 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.517      ;
; 28.160 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.515      ;
; 28.163 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.904      ;
; 28.163 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.904      ;
; 28.164 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.897      ;
; 28.166 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.895      ;
; 28.170 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.493      ;
; 28.170 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.897      ;
; 28.172 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.889      ;
; 28.183 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.488      ;
; 28.200 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.463      ;
; 28.218 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 8.866      ;
; 28.232 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.404     ; 8.441      ;
; 28.232 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.439      ;
; 28.238 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.437      ;
; 28.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 8.843      ;
; 28.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 8.841      ;
; 28.243 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.420      ;
; 28.244 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.431      ;
; 28.244 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.431      ;
; 28.245 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.816      ;
; 28.246 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.429      ;
; 28.247 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.814      ;
; 28.249 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 8.835      ;
; 28.253 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.808      ;
; 28.255 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.408      ;
; 28.259 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.416      ;
; 28.269 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.402      ;
; 28.282 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.785      ;
; 28.282 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.785      ;
; 28.283 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; YUV422_to_444:u7|mCb[6]                                                                                                                     ; OSC_27       ; OSC_27      ; 37.037       ; -0.120     ; 8.674      ;
; 28.289 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.010     ; 8.778      ;
; 28.315 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.356      ;
; 28.318 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.353      ;
; 28.327 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 37.037       ; 0.007      ; 8.757      ;
; 28.329 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.334      ;
; 28.330 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.345      ;
; 28.330 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.345      ;
; 28.332 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.343      ;
; 28.341 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.322      ;
; 28.345 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.402     ; 8.330      ;
; 28.351 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; YUV422_to_444:u7|mCr[7]                                                                                                                     ; OSC_27       ; OSC_27      ; 37.037       ; -0.125     ; 8.601      ;
; 28.355 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 8.316      ;
; 28.358 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 8.703      ;
; 28.360 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.414     ; 8.303      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.191      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.135      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 49.867 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.876      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.051 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.692      ;
; 50.195 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.548      ;
; 50.251 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.492      ;
; 50.510 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.233      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.663 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.080      ;
; 50.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.049      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 50.851 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.892      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.030 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.713      ;
; 51.306 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.437      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.347 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.396      ;
; 51.494 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.249      ;
; 51.673 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.070      ;
; 51.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.977      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.966      ;
; 51.921 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.822      ;
; 51.998 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.745      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.234 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.509      ;
; 52.276 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.655 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.088      ;
; 52.657 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.086      ;
; 52.660 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.083      ;
; 52.663 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.080      ;
; 52.666 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.077      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.059 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.720      ; 1.085      ;
; 0.144 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.082      ; 1.532      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.720      ; 1.241      ;
; 0.373 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.082      ; 1.761      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.082      ; 1.819      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.514 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.720      ; 1.540      ;
; 0.515 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.082      ; 1.903      ;
; 0.697 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.533      ; 2.497      ;
; 0.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.533      ; 2.506      ;
; 0.714 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.533      ; 2.514      ;
; 0.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.533      ; 2.523      ;
; 0.725 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.533      ; 2.525      ;
; 0.734 ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.039      ;
; 0.743 ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.048      ;
; 0.744 ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.049      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.052      ;
; 0.750 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.056      ;
; 0.751 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.057      ;
; 0.756 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.216      ; 2.279      ;
; 0.758 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.066      ;
; 0.764 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.214      ; 2.284      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.216      ; 2.299      ;
; 0.790 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.096      ;
; 0.793 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.099      ;
; 0.794 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.100      ;
; 0.799 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.105      ;
; 0.800 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.720      ; 1.826      ;
; 0.800 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.106      ;
; 0.819 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.082      ; 2.207      ;
; 0.834 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.720      ; 1.860      ;
; 0.889 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.398      ;
; 0.891 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.401      ;
; 0.892 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.401      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.204      ;
; 0.900 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.206      ;
; 0.903 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.209      ;
; 0.904 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.210      ;
; 0.905 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.211      ;
; 0.905 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.211      ;
; 0.905 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.211      ;
; 0.908 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.214      ;
; 0.908 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.216      ;
; 0.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.221      ;
; 0.926 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.275      ; 2.507      ;
; 0.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.235      ;
; 0.969 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.275      ;
; 0.995 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.159      ; 2.421      ;
; 1.056 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.171      ; 2.494      ;
; 1.074 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.497      ; 2.838      ;
; 1.080 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.171      ; 2.518      ;
; 1.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.135      ; 2.483      ;
; 1.083 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.343      ; 1.732      ;
; 1.083 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.171      ; 2.521      ;
; 1.089 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.395      ;
; 1.090 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.362      ; 1.758      ;
; 1.090 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.024     ; 1.372      ;
; 1.092 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.135      ; 2.494      ;
; 1.092 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.398      ;
; 1.093 ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.024     ; 1.375      ;
; 1.094 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.400      ;
; 1.097 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.021     ; 1.382      ;
; 1.097 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.021     ; 1.382      ;
; 1.100 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.024     ; 1.382      ;
; 1.101 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.135      ; 2.503      ;
; 1.106 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.497      ; 2.870      ;
; 1.111 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.497      ; 2.875      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.122 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.631      ;
; 1.126 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.635      ;
; 1.132 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.203      ; 2.641      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.453      ; 1.087      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.048      ;
; 0.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.051      ;
; 0.748 ; YCbCr2RGB:u8|Z_OUT[6]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[6]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[4]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; YCbCr2RGB:u8|Z_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[5]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.057      ;
; 0.753 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.059      ;
; 0.757 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.063      ;
; 0.764 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.070      ;
; 0.769 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.075      ;
; 0.775 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.777 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.780 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.086      ;
; 0.793 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.099      ;
; 0.794 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.100      ;
; 0.803 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.453      ; 1.562      ;
; 0.805 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.111      ;
; 0.805 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.111      ;
; 0.893 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.199      ;
; 0.897 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.204      ;
; 0.900 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.206      ;
; 0.900 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.206      ;
; 0.901 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.207      ;
; 0.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.209      ;
; 0.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.209      ;
; 0.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.215      ;
; 0.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.217      ;
; 0.919 ; YCbCr2RGB:u8|X_OUT[3]                                                                                                                                          ; YCbCr2RGB:u8|oRed[3]                                                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; YCbCr2RGB:u8|X_OUT[1]                                                                                                                                          ; YCbCr2RGB:u8|oRed[1]                                                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.226      ;
; 0.994 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg2                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.140      ; 1.401      ;
; 0.995 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg1                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.140      ; 1.402      ;
; 1.000 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg0                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.140      ; 1.407      ;
; 1.037 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg2                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.401      ;
; 1.038 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.343      ;
; 1.038 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg1                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.402      ;
; 1.041 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.405      ;
; 1.043 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.350      ;
; 1.043 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg0                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.407      ;
; 1.044 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.350      ;
; 1.050 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.357      ;
; 1.051 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.358      ;
; 1.065 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.372      ;
; 1.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.374      ;
; 1.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.381      ;
; 1.080 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.386      ;
; 1.084 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.383      ;
; 1.091 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.397      ;
; 1.092 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.397      ;
; 1.098 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.403      ;
; 1.133 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[0]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.437      ;
; 1.134 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[9]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.438      ;
; 1.135 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[1]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.439      ;
; 1.136 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[2]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.440      ;
; 1.137 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[3]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.441      ;
; 1.138 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[8]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.442      ;
; 1.139 ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[7]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; -0.002     ; 1.443      ;
; 1.152 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[7]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.459      ;
; 1.153 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[2]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.460      ;
; 1.156 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[1]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.463      ;
; 1.157 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[9]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.464      ;
; 1.158 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[6]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.465      ;
; 1.160 ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[3]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.467      ;
; 1.161 ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                          ; YCbCr2RGB:u8|oRed[2]                                                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.467      ;
; 1.167 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.473      ;
; 1.170 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.476      ;
; 1.177 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                          ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.483      ;
; 1.179 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.485      ;
; 1.180 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.486      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.164 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.216 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.444 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 1.750      ;
; 1.444 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 1.750      ;
; 1.513 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.820      ;
; 1.515 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.822      ;
; 1.516 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.823      ;
; 1.569 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.876      ;
; 1.571 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.878      ;
; 1.576 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.883      ;
; 1.637 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.943      ;
; 1.645 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.952      ;
; 1.650 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.650 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.693 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.999      ;
; 1.700 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.006      ;
; 1.705 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.723 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.029      ;
; 1.731 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.037      ;
; 1.732 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.038      ;
; 1.736 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.042      ;
; 1.737 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.043      ;
; 1.741 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.753 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.059      ;
; 1.766 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.072      ;
; 1.766 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.072      ;
; 1.774 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; -0.009     ; 2.071      ;
; 1.786 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.092      ;
; 1.791 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.761 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.070      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~0_OTERM61        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.771 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.077      ;
; 0.771 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.080      ;
; 0.774 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.080      ;
; 0.778 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.084      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.088      ;
; 0.783 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.089      ;
; 0.783 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.090      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.080      ;
; 0.777 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.083      ;
; 0.780 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.086      ;
; 0.782 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.088      ;
; 1.161 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.467      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.488      ;
; 1.192 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.498      ;
; 1.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.509      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.528      ;
; 1.233 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.439 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.745      ;
; 1.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.822      ;
; 1.659 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.965      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.966      ;
; 1.661 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.967      ;
; 1.698 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.004      ;
; 1.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.051      ;
; 1.747 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.053      ;
; 1.764 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.070      ;
; 1.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.072      ;
; 1.799 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.831 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.137      ;
; 1.833 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.139      ;
; 1.852 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.158      ;
; 1.885 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.191      ;
; 1.886 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.192      ;
; 1.888 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.194      ;
; 1.917 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.223      ;
; 1.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.244      ;
; 1.943 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.249      ;
; 1.971 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.277      ;
; 1.972 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.278      ;
; 1.974 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.280      ;
; 2.003 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.309      ;
; 2.024 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.330      ;
; 2.057 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.363      ;
; 2.060 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.366      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.090 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.396      ;
; 2.110 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.416      ;
; 2.131 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.437      ;
; 2.143 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.449      ;
; 2.146 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.452      ;
; 2.196 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.502      ;
; 2.232 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.538      ;
; 2.282 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.588      ;
; 2.318 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.624      ;
; 2.404 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.710      ;
; 2.407 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.713      ;
; 2.407 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.713      ;
; 2.407 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.713      ;
; 2.407 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.713      ;
; 2.407 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.713      ;
; 2.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.892      ;
; 2.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.892      ;
; 2.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.892      ;
; 2.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.892      ;
; 2.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.049      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.774 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.080      ;
; 2.927 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.233      ;
; 3.186 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.492      ;
; 3.242 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.548      ;
; 3.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.876      ;
; 3.829 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 4.135      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.947      ;
; 2.793 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.878      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 2.807 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.863      ;
; 3.025 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.645      ;
; 3.025 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.645      ;
; 3.025 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.645      ;
; 3.028 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.642      ;
; 3.028 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.642      ;
; 3.028 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.642      ;
; 3.028 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.642      ;
; 3.028 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.642      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.696 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.862      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.704 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.854      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.917 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.642      ;
; 16.917 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.642      ;
; 16.917 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.642      ;
; 16.917 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.642      ;
; 16.917 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.642      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.965 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.642      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.642      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.642      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.642      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.642      ;
; 5.968 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.645      ;
; 5.968 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.645      ;
; 5.968 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.645      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.186 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.863      ;
; 6.200 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.878      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.947      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.854 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.642      ;
; 19.854 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.642      ;
; 19.854 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.642      ;
; 19.854 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.642      ;
; 19.854 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.642      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.067 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.854      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
; 20.075 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.862      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 8.680 ; 8.680 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.205 ; 8.205 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.222 ; 8.222 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.248 ; 8.248 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.261 ; 8.261 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.220 ; 8.220 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.659 ; 7.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.118 ; 8.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.077 ; 8.077 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 8.291 ; 8.291 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.300 ; 8.300 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.266 ; 8.266 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.059 ; 8.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.849 ; 7.849 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.662 ; 7.662 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.852 ; 7.852 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.680 ; 8.680 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.671 ; 7.671 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.676 ; 5.676 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.620 ; 5.620 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.742 ; 5.742 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.864 ; 5.864 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.671 ; 7.671 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.237 ; 5.237 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.090 ; 5.090 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.756 ; 5.756 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -7.393 ; -7.393 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -7.939 ; -7.939 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -7.956 ; -7.956 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -7.982 ; -7.982 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -7.995 ; -7.995 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -7.954 ; -7.954 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -7.393 ; -7.393 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -7.852 ; -7.852 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -7.811 ; -7.811 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -8.025 ; -8.025 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -8.034 ; -8.034 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -8.000 ; -8.000 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -7.793 ; -7.793 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -7.583 ; -7.583 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -7.396 ; -7.396 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -7.586 ; -7.586 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -8.414 ; -8.414 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.495 ; -3.495 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -4.176 ; -4.176 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -4.129 ; -4.129 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -3.571 ; -3.571 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -3.961 ; -3.961 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -3.837 ; -3.837 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.700 ; -3.700 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.668 ; -3.668 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -3.495 ; -3.495 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 9.193  ; 9.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.193  ; 9.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.168  ; 9.168  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 8.777  ; 8.777  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 8.831  ; 8.831  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 8.822  ; 8.822  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.060  ; 9.060  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 8.794  ; 8.794  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 8.806  ; 8.806  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 14.405 ; 14.405 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 9.549  ; 9.549  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.549  ; 9.549  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 8.725  ; 8.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.501  ; 9.501  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.510  ; 9.510  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.458  ; 9.458  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.484  ; 9.484  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.493  ; 9.493  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.495  ; 9.495  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.737 ; 10.737 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 10.298 ; 10.298 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.147  ; 9.147  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 10.298 ; 10.298 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 10.023 ; 10.023 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.584  ; 9.584  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.474  ; 9.474  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 10.094 ; 10.094 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.886  ; 9.886  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.589  ; 9.589  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.527  ; 9.527  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.410  ; 6.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 6.363  ; 6.363  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.360  ; 6.360  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.400  ; 6.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.880  ; 5.880  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.286  ; 6.286  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.375  ; 6.375  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.082  ; 6.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.034  ; 6.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.020  ; 6.020  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.029  ; 6.029  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.041  ; 6.041  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.410  ; 6.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.916  ; 6.916  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.694  ; 6.694  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.997  ; 6.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.237  ; 7.237  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.829 ; 11.829 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.771 ; 10.771 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 11.162 ; 11.162 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.088  ; 9.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 11.622 ; 11.622 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.960 ; 10.960 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.828 ; 10.828 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 11.134 ; 11.134 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 9.904  ; 9.904  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.829 ; 11.829 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.274 ; 11.274 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.777 ; 10.777 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.620 ; 10.620 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 11.112 ; 11.112 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.483 ; 10.483 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.736 ; 11.736 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.199 ; 11.199 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.293  ; 7.293  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.896  ; 6.896  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.894  ; 7.894  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.489  ; 6.489  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 8.777  ; 8.777  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.193  ; 9.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.168  ; 9.168  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 8.777  ; 8.777  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 8.831  ; 8.831  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 8.822  ; 8.822  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.060  ; 9.060  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 8.794  ; 8.794  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 8.806  ; 8.806  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.290 ; 13.290 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 8.725  ; 8.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.549  ; 9.549  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 8.725  ; 8.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.501  ; 9.501  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.510  ; 9.510  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.458  ; 9.458  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.484  ; 9.484  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.493  ; 9.493  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.495  ; 9.495  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.737 ; 10.737 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 9.147  ; 9.147  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.147  ; 9.147  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 10.298 ; 10.298 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 10.023 ; 10.023 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.584  ; 9.584  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.474  ; 9.474  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 10.094 ; 10.094 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.886  ; 9.886  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.589  ; 9.589  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.527  ; 9.527  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 5.880  ; 5.880  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 6.363  ; 6.363  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.360  ; 6.360  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.400  ; 6.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.880  ; 5.880  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.286  ; 6.286  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.375  ; 6.375  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.082  ; 6.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.034  ; 6.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.020  ; 6.020  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.029  ; 6.029  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.041  ; 6.041  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.410  ; 6.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.916  ; 6.916  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.694  ; 6.694  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.997  ; 6.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.237  ; 7.237  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 8.078  ; 8.078  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 8.361  ; 8.361  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 9.091  ; 9.091  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 8.078  ; 8.078  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 8.850  ; 8.850  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 9.719  ; 9.719  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.770  ; 8.770  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 8.633  ; 8.633  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 8.469  ; 8.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.344  ; 9.344  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 9.977  ; 9.977  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 9.722  ; 9.722  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.101  ; 9.101  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 8.890  ; 8.890  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 8.222  ; 8.222  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 10.222 ; 10.222 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 8.979  ; 8.979  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.293  ; 7.293  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.896  ; 6.896  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.894  ; 7.894  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.489  ; 6.489  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 5.568 ; 5.568 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 5.525 ; 5.525 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 5.097 ;       ;       ; 5.097 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 5.131 ;       ;       ; 5.131 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 5.568 ; 5.568 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 5.525 ; 5.525 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 5.097 ;       ;       ; 5.097 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 5.131 ;       ;       ; 5.131 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 6.644 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.644 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.674 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 6.674 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.407 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.447 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.447 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.422 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 6.644 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.644 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.674 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 6.674 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.407 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.447 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.447 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.422 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 6.644     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.644     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.674     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 6.674     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.407     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.447     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.447     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.422     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 6.644     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.644     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.674     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 6.674     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.407     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.447     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.447     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.422     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.802  ; 0.000         ;
; OSC_50                                                                    ; 18.065 ; 0.000         ;
; TD_CLK                                                                    ; 32.476 ; 0.000         ;
; OSC_27                                                                    ; 34.142 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.334 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; TD_CLK                                                                    ; -0.018 ; -0.024        ;
; OSC_27                                                                    ; 0.215  ; 0.000         ;
; OSC_50                                                                    ; 0.215  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.841  ; 0.000         ;
; OSC_27                                                                    ; 17.743 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.212  ; 0.000         ;
; OSC_27                                                                    ; 19.101 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.970 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 2.333      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.023 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.267      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.278      ;
; 7.037 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.263      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.042 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.283      ;
; 7.045 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 2.258      ;
; 7.048 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 2.254      ;
; 7.062 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35                                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.215      ;
; 7.064 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 2.239      ;
; 7.079 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 2.224      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.081 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.068      ; 2.245      ;
; 7.090 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37                                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.201      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.093 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.222      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 2.227      ;
; 7.101 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.214      ;
; 7.101 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.214      ;
; 7.101 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.024      ; 2.214      ;
; 7.101 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 2.198      ;
; 7.106 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.040      ; 2.225      ;
; 7.123 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 2.179      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.126 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 2.168      ;
; 7.127 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.040      ; 2.204      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                                       ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.114 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.918      ;
; 18.132 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; OSC_50       ; OSC_50      ; 20.000       ; -0.587     ; 1.313      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.149 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.883      ;
; 18.150 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; OSC_50       ; OSC_50      ; 20.000       ; -0.587     ; 1.295      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.156 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.876      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.166 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.866      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.169 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.863      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[21]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[20]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[18]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[19]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[16]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[17]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[11]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[15]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[14]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[13]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.177 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|Cont[12]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.846      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.199 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.833      ;
; 18.220 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; OSC_50       ; OSC_50      ; 20.000       ; -0.587     ; 1.225      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[10]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[9]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[8]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[5]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[7]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[6]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.223 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[4]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.809      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[21]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[20]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[18]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[19]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[16]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
; 18.226 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[17]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.009     ; 1.797      ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.476 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.014      ;
; 32.476 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.014      ;
; 32.479 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.011      ;
; 32.486 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.004      ;
; 32.486 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.004      ;
; 32.489 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 5.001      ;
; 32.509 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.981      ;
; 32.509 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.981      ;
; 32.512 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.978      ;
; 32.517 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.977      ;
; 32.527 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.967      ;
; 32.546 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.944      ;
; 32.546 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.944      ;
; 32.550 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.944      ;
; 32.554 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.936      ;
; 32.554 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.936      ;
; 32.555 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.935      ;
; 32.556 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.934      ;
; 32.556 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.934      ;
; 32.556 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.934      ;
; 32.557 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.933      ;
; 32.565 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.925      ;
; 32.566 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.924      ;
; 32.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.911      ;
; 32.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.911      ;
; 32.588 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.902      ;
; 32.589 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.901      ;
; 32.595 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.899      ;
; 32.624 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.866      ;
; 32.624 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.866      ;
; 32.633 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.857      ;
; 32.634 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.856      ;
; 32.638 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.852      ;
; 32.638 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.852      ;
; 32.641 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.849      ;
; 32.675 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.815      ;
; 32.675 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.815      ;
; 32.678 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.812      ;
; 32.679 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.815      ;
; 32.708 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.782      ;
; 32.708 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.782      ;
; 32.716 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.778      ;
; 32.717 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.773      ;
; 32.718 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.772      ;
; 32.726 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.768      ;
; 32.736 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.758      ;
; 32.745 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.745      ;
; 32.745 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.745      ;
; 32.754 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.736      ;
; 32.755 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.421      ; 4.735      ;
; 32.759 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.735      ;
; 32.804 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.690      ;
; 32.888 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.606      ;
; 32.925 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.425      ; 4.569      ;
; 33.499 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 4.004      ;
; 33.499 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 4.004      ;
; 33.502 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 4.001      ;
; 33.540 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.438      ; 3.967      ;
; 33.569 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.934      ;
; 33.569 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.934      ;
; 33.578 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.925      ;
; 33.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.924      ;
; 33.749 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.438      ; 3.758      ;
; 34.287 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.216      ;
; 34.287 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.216      ;
; 34.290 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.213      ;
; 34.328 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.438      ; 3.179      ;
; 34.357 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.146      ;
; 34.357 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.146      ;
; 34.366 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.137      ;
; 34.367 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.434      ; 3.136      ;
; 34.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.009      ; 2.554      ;
; 34.524 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.009      ; 2.554      ;
; 34.526 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.009      ; 2.552      ;
; 34.530 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.009      ; 2.548      ;
; 34.537 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.438      ; 2.970      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.384      ; 2.871      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.549 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.382      ; 2.869      ;
; 34.550 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.519      ;
; 34.550 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.519      ;
; 34.552 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.517      ;
; 34.556 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.513      ;
; 34.558 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.511      ;
; 34.570 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.499      ;
; 34.575 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.375      ; 2.836      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 34.142 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.867      ;
; 34.144 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.931      ;
; 34.146 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.929      ;
; 34.150 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.925      ;
; 34.154 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.921      ;
; 34.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.919      ;
; 34.160 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.006      ; 2.915      ;
; 34.161 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.848      ;
; 34.170 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.839      ;
; 34.173 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.051     ; 2.845      ;
; 34.177 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.832      ;
; 34.190 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.870      ;
; 34.190 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.870      ;
; 34.191 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.831      ;
; 34.196 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.813      ;
; 34.197 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.863      ;
; 34.205 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.804      ;
; 34.207 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.815      ;
; 34.208 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.051     ; 2.810      ;
; 34.212 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.797      ;
; 34.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; YUV422_to_444:u7|mCr[7]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.092     ; 2.754      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.839      ;
; 34.226 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.796      ;
; 34.227 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; YUV422_to_444:u7|mCb[6]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.087     ; 2.755      ;
; 34.231 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.778      ;
; 34.240 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.769      ;
; 34.241 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.819      ;
; 34.241 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.819      ;
; 34.242 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.780      ;
; 34.243 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.051     ; 2.775      ;
; 34.244 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.816      ;
; 34.244 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.816      ;
; 34.247 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.762      ;
; 34.248 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.812      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.249 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; OSC_27       ; OSC_27      ; 37.037       ; 0.035      ; 2.822      ;
; 34.251 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.809      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2]                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 2.796      ;
; 34.253 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 2.802      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; OSC_27       ; OSC_27      ; 37.037       ; 0.040      ; 2.821      ;
; 34.255 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 2.800      ;
; 34.258 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.764      ;
; 34.259 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.014     ; 2.796      ;
; 34.261 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.761      ;
; 34.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.743      ;
; 34.268 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; YUV422_to_444:u7|mCb[6]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.092     ; 2.709      ;
; 34.268 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1] ; YUV422_to_444:u7|mCb[6]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.087     ; 2.714      ;
; 34.269 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.052     ; 2.748      ;
; 34.269 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.791      ;
; 34.269 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.791      ;
; 34.275 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.734      ;
; 34.276 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.009     ; 2.784      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; OSC_27       ; OSC_27      ; 37.037       ; 0.029      ; 2.788      ;
; 34.277 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.745      ;
; 34.278 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.051     ; 2.740      ;
; 34.282 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.060     ; 2.727      ;
; 34.285 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; YUV422_to_444:u7|mCr[7]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.087     ; 2.697      ;
; 34.286 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.785      ;
; 34.286 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.785      ;
; 34.290 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 2.776      ;
; 34.290 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 2.776      ;
; 34.293 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.778      ;
; 34.293 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.729      ;
; 34.295 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; YUV422_to_444:u7|mCb[4]                                                                                                                                          ; OSC_27       ; OSC_27      ; 37.037       ; -0.087     ; 2.687      ;
; 34.296 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                  ; OSC_27       ; OSC_27      ; 37.037       ; -0.047     ; 2.726      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.334 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.401      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.386      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.423 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.312      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.457 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.278      ;
; 52.622 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.113      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.624 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.111      ;
; 52.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.098      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.702 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.033      ;
; 52.711 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.024      ;
; 52.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.990      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.857 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.878      ;
; 52.912 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.823      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.975 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.760      ;
; 52.990 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.745      ;
; 53.044 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.691      ;
; 53.134 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.601      ;
; 53.142 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.593      ;
; 53.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.532      ;
; 53.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.532      ;
; 53.205 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.530      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.323 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.412      ;
; 53.326 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.409      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.329 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.406      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.273      ; 0.407      ;
; -0.006 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.380      ; 0.526      ;
; 0.028  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.273      ; 0.453      ;
; 0.072  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.380      ; 0.604      ;
; 0.079  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.380      ; 0.611      ;
; 0.102  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.380      ; 0.634      ;
; 0.106  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.273      ; 0.531      ;
; 0.184  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.380      ; 0.716      ;
; 0.193  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.273      ; 0.618      ;
; 0.198  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.273      ; 0.623      ;
; 0.209  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.482      ; 0.829      ;
; 0.213  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.482      ; 0.833      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.482      ; 0.835      ;
; 0.222  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.482      ; 0.842      ;
; 0.223  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.482      ; 0.843      ;
; 0.236  ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.372      ; 0.762      ;
; 0.240  ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.401      ;
; 0.253  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.405      ;
; 0.260  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.412      ;
; 0.264  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.416      ;
; 0.264  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.416      ;
; 0.264  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.416      ;
; 0.265  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.417      ;
; 0.276  ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.374      ; 0.788      ;
; 0.277  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.372      ; 0.801      ;
; 0.291  ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.408      ; 0.851      ;
; 0.298  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.450      ;
; 0.303  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.368      ; 0.823      ;
; 0.306  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.368      ; 0.826      ;
; 0.306  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.368      ; 0.826      ;
; 0.316  ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.468      ;
; 0.316  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.829      ;
; 0.323  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.475      ;
; 0.324  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.837      ;
; 0.325  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.329  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.330  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.453      ; 0.921      ;
; 0.331  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.375      ; 0.844      ;
; 0.332  ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.484      ;
; 0.334  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.346      ; 0.820      ;
; 0.338  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.098      ; 0.588      ;
; 0.342  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.346      ; 0.826      ;
; 0.342  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.346      ; 0.826      ;
; 0.342  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.107      ; 0.601      ;
; 0.343  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.107      ; 0.602      ;
; 0.344  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.496      ;
; 0.348  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.500      ;
; 0.349  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.012     ; 0.489      ;
; 0.349  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.501      ;
; 0.349  ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.016     ; 0.485      ;
; 0.350  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.453      ; 0.941      ;
; 0.351  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.012     ; 0.491      ;
; 0.351  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.453      ; 0.942      ;
; 0.351  ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.016     ; 0.487      ;
; 0.353  ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.016     ; 0.489      ;
; 0.355  ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.368      ; 0.877      ;
; 0.359  ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.372      ; 0.885      ;
; 0.363  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.368      ; 0.883      ;
; 0.366  ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; YCbCr2RGB:u8|Z_OUT[6]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[6]                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[4]                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; YCbCr2RGB:u8|Z_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oBlue[5]                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.399      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.263 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT4                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT3                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT2                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT1                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.456 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.609      ;
; 0.458 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.610      ;
; 0.458 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.610      ;
; 0.462 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.615      ;
; 0.462 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.615      ;
; 0.475 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.628      ;
; 0.481 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.634      ;
; 0.481 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.634      ;
; 0.491 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~0_OTERM61        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.409      ;
; 0.260 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.412      ;
; 0.363 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.521      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.441 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.593      ;
; 0.449 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.601      ;
; 0.501 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.654      ;
; 0.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.661      ;
; 0.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.536 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.691      ;
; 0.551 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.557 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.709      ;
; 0.571 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.724      ;
; 0.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.745      ;
; 0.603 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.621 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.775      ;
; 0.627 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.779      ;
; 0.638 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.793      ;
; 0.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.808      ;
; 0.662 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.814      ;
; 0.671 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.823      ;
; 0.673 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.825      ;
; 0.691 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.843      ;
; 0.697 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.849      ;
; 0.708 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.860      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.732 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.884      ;
; 0.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.895      ;
; 0.767 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.919      ;
; 0.778 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.930      ;
; 0.813 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.965      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.838 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.990      ;
; 0.872 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.024      ;
; 0.881 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.033      ;
; 0.946 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.098      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.961 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.113      ;
; 1.160 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.312      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.386      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.841 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.821      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.854 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.808      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
; 3.927 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.735      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.743 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.807      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.745 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.805      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.816 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.735      ;
; 17.816 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.735      ;
; 17.816 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.735      ;
; 17.816 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.735      ;
; 17.816 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.735      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.735      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.285 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.808      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
; 5.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.821      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.101 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.735      ;
; 19.101 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.735      ;
; 19.101 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.735      ;
; 19.101 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.735      ;
; 19.101 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.735      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.805      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
; 19.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.807      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.191 ; 4.191 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.072 ; 4.072 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.040 ; 4.040 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.055 ; 4.055 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.039 ; 4.039 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.044 ; 4.044 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.830 ; 3.830 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.992 ; 3.992 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.984 ; 3.984 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.069 ; 4.069 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.089 ; 4.089 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.065 ; 4.065 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.968 ; 3.968 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.945 ; 3.945 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.852 ; 3.852 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.941 ; 3.941 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.191 ; 4.191 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.316 ; 3.316 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.693 ; 2.693 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.674 ; 2.674 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.730 ; 2.730 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.777 ; 2.777 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.316 ; 3.316 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.557 ; 2.557 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.485 ; 2.485 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.677 ; 2.677 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -3.710 ; -3.710 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.952 ; -3.952 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.920 ; -3.920 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.935 ; -3.935 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.919 ; -3.919 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.924 ; -3.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.710 ; -3.710 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.872 ; -3.872 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.864 ; -3.864 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.949 ; -3.949 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.969 ; -3.969 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.945 ; -3.945 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.848 ; -3.848 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.825 ; -3.825 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.732 ; -3.732 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.821 ; -3.821 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -4.071 ; -4.071 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.920 ; -1.920 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.189 ; -2.189 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.167 ; -2.167 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -1.967 ; -1.967 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.081 ; -2.081 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.010 ; -2.010 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -1.984 ; -1.984 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.947 ; -1.947 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.920 ; -1.920 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 4.130  ; 4.130  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.098  ; 4.098  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.086  ; 4.086  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 3.971  ; 3.971  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.014  ; 4.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 3.997  ; 3.997  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 3.998  ; 3.998  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.130  ; 4.130  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 3.973  ; 3.973  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 3.983  ; 3.983  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.772  ; 5.772  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.294  ; 4.294  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.294  ; 4.294  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.030  ; 4.030  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.196  ; 4.196  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.200  ; 4.200  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.205  ; 4.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.201  ; 4.201  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.158  ; 4.158  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.182  ; 4.182  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.190  ; 4.190  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.191  ; 4.191  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.489  ; 4.489  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.455  ; 4.455  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.159  ; 4.159  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.253  ; 4.253  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.455  ; 4.455  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.278  ; 4.278  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.251  ; 4.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.419  ; 4.419  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.306  ; 4.306  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.179  ; 4.179  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.226  ; 4.226  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.011  ; 4.011  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.463  ; 2.463  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.420  ; 2.420  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.449  ; 2.449  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.332  ; 2.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.463  ; 2.463  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.433  ; 2.433  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.357  ; 2.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.327  ; 2.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.330  ; 2.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.335  ; 2.335  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.348  ; 2.348  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.444  ; 2.444  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.665  ; 2.665  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.608  ; 2.608  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.671  ; 2.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.742  ; 2.742  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 4.269  ; 4.269  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.876  ; 3.876  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.426  ; 3.426  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 4.175  ; 4.175  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.999  ; 3.999  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 4.066  ; 4.066  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 4.081  ; 4.081  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.681  ; 3.681  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 4.216  ; 4.216  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.001  ; 4.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.983  ; 3.983  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.840  ; 3.840  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 4.010  ; 4.010  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.834  ; 3.834  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 4.269  ; 4.269  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 4.019  ; 4.019  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.828  ; 2.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.641  ; 2.641  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.974  ; 2.974  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.517  ; 2.517  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.098  ; 4.098  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.086  ; 4.086  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 3.971  ; 3.971  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.014  ; 4.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 3.997  ; 3.997  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 3.998  ; 3.998  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.130  ; 4.130  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 3.973  ; 3.973  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 3.983  ; 3.983  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.389  ; 5.389  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.030  ; 4.030  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.294  ; 4.294  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.030  ; 4.030  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.196  ; 4.196  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.200  ; 4.200  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.205  ; 4.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.201  ; 4.201  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.158  ; 4.158  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.182  ; 4.182  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.190  ; 4.190  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.191  ; 4.191  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.489  ; 4.489  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.159  ; 4.159  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.159  ; 4.159  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.253  ; 4.253  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.455  ; 4.455  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.278  ; 4.278  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.251  ; 4.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.419  ; 4.419  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.306  ; 4.306  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.179  ; 4.179  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.226  ; 4.226  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.011  ; 4.011  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.327  ; 2.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.420  ; 2.420  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.449  ; 2.449  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.332  ; 2.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.463  ; 2.463  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.433  ; 2.433  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.357  ; 2.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.327  ; 2.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.330  ; 2.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.335  ; 2.335  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.348  ; 2.348  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.444  ; 2.444  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.665  ; 2.665  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.608  ; 2.608  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.671  ; 2.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.742  ; 2.742  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.066  ; 3.066  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.361  ; 3.361  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.271  ; 3.271  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.513  ; 3.513  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.371  ; 3.371  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.229  ; 3.229  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.198  ; 3.198  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.377  ; 3.377  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.602  ; 3.602  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.567  ; 3.567  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.372  ; 3.372  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.327  ; 3.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.145  ; 3.145  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.801  ; 3.801  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.316  ; 3.316  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.828  ; 2.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.641  ; 2.641  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.974  ; 2.974  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.517  ; 2.517  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 2.318 ;       ;       ; 2.318 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 2.318 ;       ;       ; 2.318 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.477 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.477 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.507 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.507 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.720 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.760 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.760 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.735 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.477 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.477 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.507 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.507 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.706 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.720 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.750 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.760 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.760 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.735 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.477     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.477     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.507     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.507     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.720     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.760     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.760     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.735     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.477     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.477     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.507     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.507     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.706     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.720     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.750     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.760     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.760     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.735     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 1.725  ; -0.018 ; 2.723    ; 5.212   ; 1.562               ;
;  OSC_27                                                                    ; 27.458 ; 0.215  ; 16.696   ; 19.101  ; 15.451              ;
;  OSC_50                                                                    ; 14.164 ; 0.215  ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.725  ; 0.215  ; 2.723    ; 5.212   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.552 ; 0.215  ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 22.082 ; -0.018 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; 0.0    ; -0.024 ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; -0.024 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 8.680 ; 8.680 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.205 ; 8.205 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.222 ; 8.222 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.248 ; 8.248 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.261 ; 8.261 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.220 ; 8.220 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.659 ; 7.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.118 ; 8.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.077 ; 8.077 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 8.291 ; 8.291 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.300 ; 8.300 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.266 ; 8.266 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.059 ; 8.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 7.849 ; 7.849 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.662 ; 7.662 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.852 ; 7.852 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.680 ; 8.680 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.671 ; 7.671 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.676 ; 5.676 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.620 ; 5.620 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.742 ; 5.742 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.864 ; 5.864 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.671 ; 7.671 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.237 ; 5.237 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.090 ; 5.090 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.756 ; 5.756 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -3.710 ; -3.710 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.952 ; -3.952 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.920 ; -3.920 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.935 ; -3.935 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.919 ; -3.919 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.924 ; -3.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.710 ; -3.710 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.872 ; -3.872 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.864 ; -3.864 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.949 ; -3.949 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.969 ; -3.969 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.945 ; -3.945 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.848 ; -3.848 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.825 ; -3.825 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.732 ; -3.732 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.821 ; -3.821 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -4.071 ; -4.071 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.920 ; -1.920 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.189 ; -2.189 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.167 ; -2.167 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -1.967 ; -1.967 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.081 ; -2.081 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.010 ; -2.010 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -1.984 ; -1.984 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.947 ; -1.947 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.920 ; -1.920 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 9.193  ; 9.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.193  ; 9.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.168  ; 9.168  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 8.777  ; 8.777  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 8.831  ; 8.831  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 8.810  ; 8.810  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 8.822  ; 8.822  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.060  ; 9.060  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 8.794  ; 8.794  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 8.806  ; 8.806  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 14.405 ; 14.405 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 9.549  ; 9.549  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.549  ; 9.549  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 8.725  ; 8.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.501  ; 9.501  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.510  ; 9.510  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.458  ; 9.458  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.484  ; 9.484  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.493  ; 9.493  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.495  ; 9.495  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.737 ; 10.737 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 10.298 ; 10.298 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.147  ; 9.147  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 10.298 ; 10.298 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.507  ; 9.507  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 10.023 ; 10.023 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.584  ; 9.584  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.474  ; 9.474  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 10.094 ; 10.094 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.886  ; 9.886  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.506  ; 9.506  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.589  ; 9.589  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.674  ; 6.674  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 9.527  ; 9.527  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.410  ; 6.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 6.363  ; 6.363  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.360  ; 6.360  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.400  ; 6.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.880  ; 5.880  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.286  ; 6.286  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.375  ; 6.375  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.082  ; 6.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.034  ; 6.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.020  ; 6.020  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.029  ; 6.029  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.041  ; 6.041  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.410  ; 6.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.916  ; 6.916  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.694  ; 6.694  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.997  ; 6.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.237  ; 7.237  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.829 ; 11.829 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.771 ; 10.771 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 11.162 ; 11.162 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.088  ; 9.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 11.622 ; 11.622 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.960 ; 10.960 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.828 ; 10.828 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 11.134 ; 11.134 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 9.904  ; 9.904  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.829 ; 11.829 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.274 ; 11.274 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.777 ; 10.777 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.620 ; 10.620 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 11.112 ; 11.112 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.483 ; 10.483 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.736 ; 11.736 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.199 ; 11.199 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.293  ; 7.293  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.896  ; 6.896  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.894  ; 7.894  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.489  ; 6.489  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.098  ; 4.098  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.086  ; 4.086  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 3.971  ; 3.971  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.014  ; 4.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 3.997  ; 3.997  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 3.998  ; 3.998  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.130  ; 4.130  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 3.973  ; 3.973  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 3.983  ; 3.983  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.389  ; 5.389  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.030  ; 4.030  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.294  ; 4.294  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.030  ; 4.030  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.196  ; 4.196  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.200  ; 4.200  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.205  ; 4.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.201  ; 4.201  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.158  ; 4.158  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.182  ; 4.182  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.190  ; 4.190  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.191  ; 4.191  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.489  ; 4.489  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.159  ; 4.159  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.159  ; 4.159  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.437  ; 4.437  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.253  ; 4.253  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.455  ; 4.455  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.278  ; 4.278  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.251  ; 4.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.419  ; 4.419  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.306  ; 4.306  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.179  ; 4.179  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.226  ; 4.226  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.898  ; 2.898  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.011  ; 4.011  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.327  ; 2.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.420  ; 2.420  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.449  ; 2.449  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.332  ; 2.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.463  ; 2.463  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.433  ; 2.433  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.357  ; 2.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.327  ; 2.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.330  ; 2.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.335  ; 2.335  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.348  ; 2.348  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.444  ; 2.444  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.665  ; 2.665  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.608  ; 2.608  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.671  ; 2.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.742  ; 2.742  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.066  ; 3.066  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.361  ; 3.361  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.271  ; 3.271  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.513  ; 3.513  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.371  ; 3.371  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.229  ; 3.229  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.198  ; 3.198  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.377  ; 3.377  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.602  ; 3.602  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.567  ; 3.567  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.372  ; 3.372  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.327  ; 3.327  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.145  ; 3.145  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.801  ; 3.801  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.316  ; 3.316  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.828  ; 2.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.641  ; 2.641  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.974  ; 2.974  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.517  ; 2.517  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 5.568 ; 5.568 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 5.525 ; 5.525 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 5.097 ;       ;       ; 5.097 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 5.131 ;       ;       ; 5.131 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0] ; GPIO_0[26]  ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0] ; GPIO_0[30]  ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0] ; GPIO_0[34]  ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1] ; GPIO_0[32]  ; 2.318 ;       ;       ; 2.318 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 36675      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 1180       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7019       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 36675      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 1180       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7019       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 35         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 35         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 170   ; 170  ;
; Unconstrained Output Ports      ; 80    ; 80   ;
; Unconstrained Output Port Paths ; 149   ; 149  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Apr 11 15:41:25 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 1.725
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.725         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    14.164         0.000 OSC_50 
    Info:    22.082         0.000 TD_CLK 
    Info:    27.458         0.000 OSC_27 
    Info:    49.552         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.059
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.059         0.000 TD_CLK 
    Info:     0.328         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 2.723
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.723         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.696         0.000 OSC_27 
Info: Worst-case removal slack is 5.965
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.965         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.854         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.802
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.802         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    18.065         0.000 OSC_50 
    Info:    32.476         0.000 TD_CLK 
    Info:    34.142         0.000 OSC_27 
    Info:    52.334         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.018
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.018        -0.024 TD_CLK 
    Info:     0.215         0.000 OSC_27 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 3.841
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.841         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.743         0.000 OSC_27 
Info: Worst-case removal slack is 5.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.212         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.101         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Thu Apr 11 15:41:30 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


