{"vcs1":{"timestamp_begin":1747355971.773223612, "rt":3.38, "ut":3.20, "st":0.11}}
{"vcselab":{"timestamp_begin":1747355975.209949692, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747355975.440398970, "rt":0.17, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747355971.604804376}
{"VCS_COMP_START_TIME": 1747355971.604804376}
{"VCS_COMP_END_TIME": 1747355975.654367797}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 331672}}
{"vcselab": {"peak_mem": 145872}}
