# Mas_te_RISC-V_Microprocessor_Project
## ğŸ“Œ Overview
This project implements a simple **RISC-V microprocessor** in Verilog, designed and simulated using **Xilinx Vivado**.  
It supports arithmetic, logical, load/store, and branch instructions, and follows a **multicycle execution model**.

## ğŸ“‚ Repository Structure
- `src/` â†’ Verilog source code for processor modules (ALU, Register File, Control, etc.)
- `tb/` â†’ Testbenches for verifying modules
- `programs/` â†’ Example machine code / memory initialization files

## ğŸš€ Features
- Implements R, I, S, B, U, J type instructions
- Multicycle datapath (Fetch, Decode, Execute, Memory, Writeback)
- ALU with arithmetic and logical ops
- Register file with 32 registers
- Data and instruction memory
- Synthesizable on FPGA

## ğŸ› ï¸ Tools Used
- Xilinx Vivado
- Verilog HDL
- ModelSim / Vivado Simulator

## â–¶ï¸ Simulation
Run testbenches in `tb/` to verify individual modules and full processor execution.
