library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Reg is
generic(n : natural := 8)
port(clk : in std_logic;
	clr : in std_logic;
	din : in std_logic_vector(n-1));
end Reg;


	