Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Sun Aug 06 15:05:50 2017
| Host             : DESKTOP-0P80SNP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.144 |
| Dynamic (W)              | 0.071 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        5 |       --- |             --- |
| Slice Logic             |     0.001 |     1291 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      536 |     20800 |            2.58 |
|   CARRY4                |    <0.001 |       63 |      8150 |            0.77 |
|   Register              |    <0.001 |      393 |     41600 |            0.94 |
|   LUT as Shift Register |    <0.001 |        8 |      9600 |            0.08 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes           |    <0.001 |       22 |     32600 |            0.07 |
|   Others                |     0.000 |      169 |       --- |             --- |
| Signals                 |     0.002 |     1054 |       --- |             --- |
| Block RAM               |     0.006 |     36.5 |        50 |           73.00 |
| MMCM                    |     0.057 |        1 |         5 |           20.00 |
| I/O                     |     0.004 |       30 |       106 |           28.30 |
| Static Power            |     0.074 |          |           |                 |
| Total                   |     0.144 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.010 |      0.011 |
| Vccaux    |       1.800 |     0.044 |       0.032 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | design_1_i/u4/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | design_1_i/u4/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                           |     0.071 |
|   design_1_i                                                               |     0.066 |
|     u1                                                                     |    <0.001 |
|       inst                                                                 |    <0.001 |
|         u_I2C_Controller                                                   |    <0.001 |
|     u2                                                                     |     0.006 |
|       U0                                                                   |     0.006 |
|         inst_blk_mem_gen                                                   |     0.006 |
|           gnativebmg.native_blk_mem_gen                                    |     0.006 |
|             valid.cstr                                                     |     0.006 |
|               has_mux_b.B                                                  |    <0.001 |
|               ramloop[0].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[10].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[11].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[12].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[13].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[14].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[15].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[16].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[17].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[18].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[19].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[1].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[20].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[21].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[22].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[23].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[24].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[25].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[26].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[27].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[28].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[29].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[2].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[30].ram.r                                            |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[3].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[4].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[5].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[6].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[7].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[8].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|               ramloop[9].ram.r                                             |    <0.001 |
|                 prim_noinit.ram                                            |    <0.001 |
|     u3                                                                     |    <0.001 |
|       inst                                                                 |    <0.001 |
|     u4                                                                     |     0.057 |
|       inst                                                                 |     0.057 |
|     u5                                                                     |    <0.001 |
|     u6                                                                     |     0.002 |
|       inst                                                                 |     0.002 |
|         blk                                                                |    <0.001 |
|           U0                                                               |    <0.001 |
|             inst_blk_mem_gen                                               |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                 valid.cstr                                                 |    <0.001 |
|                   ramloop[0].ram.r                                         |    <0.001 |
|                     prim_noinit.ram                                        |    <0.001 |
|         h                                                                  |     0.002 |
|           so                                                               |     0.002 |
|             dd                                                             |    <0.001 |
|               U0                                                           |    <0.001 |
|                 i_synth                                                    |    <0.001 |
|                   i_synth                                                  |    <0.001 |
|                     gen_sqrt.square_root                                   |    <0.001 |
|                       gen_data_in_int                                      |    <0.001 |
|                       gen_iterations[6].gen_post_mid.gen_rem               |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem.gen_rem_out                                |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_iterations[6].gen_pre_mid.gen_rem                |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem.gen_rem_out                                |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_iterations[7].gen_post_mid.gen_rem               |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem.gen_rem_out                                |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_iterations[7].gen_pre_mid.gen_rem                |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem.gen_rem_out                                |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_iterations[8].gen_post_mid.gen_rem               |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem.gen_rem_out                                |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_iterations[8].gen_pre_mid.gen_rem                |     0.000 |
|                         gen_inv_sqrt_out                                   |     0.000 |
|                         gen_rem.gen_rem_out                                |     0.000 |
|                         gen_rem_inc                                        |     0.000 |
|                           inst                                             |     0.000 |
|                             i_baseblox.i_baseblox_addsub                   |     0.000 |
|                               no_pipelining.the_addsub                     |     0.000 |
|                                 i_lut6.i_lut6_addsub                       |     0.000 |
|                       gen_iterations[9].gen_last.gen_no_round.gen_sqrt_tmp |    <0.001 |
|                       gen_iterations[9].gen_last.gen_rem                   |    <0.001 |
|                         gen_data_int                                       |    <0.001 |
|                         gen_inv_sqrt_out                                   |    <0.001 |
|                         gen_rem_inc                                        |    <0.001 |
|                           inst                                             |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                               no_pipelining.the_addsub                     |    <0.001 |
|                                 i_lut6.i_lut6_addsub                       |    <0.001 |
|                       gen_rdy_int                                          |     0.000 |
|             q2                                                             |    <0.001 |
|     u7                                                                     |    <0.001 |
|       inst                                                                 |    <0.001 |
+----------------------------------------------------------------------------+-----------+


