{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557895587509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557895587509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:46:27 2019 " "Processing started: Wed May 15 00:46:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557895587509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557895587509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557895587509 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557895588829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_DataMemory-Arena_DataMemory_arch " "Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_DataMemory " "Found entity 1: Arena_DataMemory" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_mem_access_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Mem_Access_2-Arena_Mem_Access_2_arch " "Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Mem_Access_2 " "Found entity 1: Arena_Mem_Access_2" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram3port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Access-rtl " "Found design unit 1: Mem_Access-rtl" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Access " "Found entity 1: Mem_Access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_programcounter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch " "Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ProgramCounter_32bit " "Found entity 1: Arena_ProgramCounter_32bit" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant1_lpm_constant_s09-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_s09 " "Found entity 1: lpm_constant1_lpm_constant_s09" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_3ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_3ramport-SYN " "Found design unit 1: lpm_3ramport-SYN" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_3ramport " "Found entity 1: lpm_3ramport" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Control-Arena_Control_arch " "Found design unit 1: Arena_Control-Arena_Control_arch" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control " "Found entity 1: Arena_Control" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control " "Found entity 1: Arena_ALU_Control" {  } { { "Arena_ALU_Control.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU-Arena_ALU_arch " "Found design unit 1: Arena_ALU-Arena_ALU_arch" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589579 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU " "Found entity 1: Arena_ALU" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_sign_extend_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch " "Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Sign_Extend_16to32 " "Found entity 1: Arena_Sign_Extend_16to32" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_shift_left_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch " "Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Shift_Left_32bit " "Found entity 1: Arena_Shift_Left_32bit" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch " "Found design unit 1: Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control_VHDL " "Found entity 1: Arena_ALU_Control_VHDL" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895589599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895589599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557895590149 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Arena_ALU inst3 " "Block or symbol \"Arena_ALU\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2304 2640 232 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1557895590159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Access Mem_Access:inst " "Elaborating entity \"Mem_Access\" for hierarchy \"Mem_Access:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 728 1032 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_Incrementer " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_Incrementer\"" {  } { { "Single_Cycle_CPU.bdf" "PC_Incrementer" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -200 720 880 -104 "PC_Incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590259 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895590259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895590349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895590349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Control Arena_Control:inst1 " "Elaborating entity \"Arena_Control\" for hierarchy \"Arena_Control:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -192 1416 1696 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590359 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_controlLines Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_controlLines\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_aluOP Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_aluOP\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[3\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[3\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[4\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[4\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[5\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[5\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[6\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[6\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590359 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU_Control_VHDL Arena_ALU_Control_VHDL:ALUCntrl_VHDL " "Elaborating entity \"Arena_ALU_Control_VHDL\" for hierarchy \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\"" {  } { { "Single_Cycle_CPU.bdf" "ALUCntrl_VHDL" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1992 2264 608 "ALUCntrl_VHDL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590369 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Arena_ALU_Control_VHDL.vhd(105) " "VHDL warning at Arena_ALU_Control_VHDL.vhd(105): comparison between unequal length operands always returns FALSE" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 105 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_operation Arena_ALU_Control_VHDL.vhd(18) " "VHDL Process Statement warning at Arena_ALU_Control_VHDL.vhd(18): inferring latch(es) for signal or variable \"Arena_operation\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[0\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[0\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[1\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[1\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[2\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[2\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[3\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[3\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895590369 "|Arena_ALU_Control_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port ram3port:Registers " "Elaborating entity \"ram3port\" for hierarchy \"ram3port:Registers\"" {  } { { "Single_Cycle_CPU.bdf" "Registers" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_3ramport ram3port:Registers\|lpm_3ramport:lpm_2port_a " "Elaborating entity \"lpm_3ramport\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\"" {  } { { "ram3port.bdf" "lpm_2port_a" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "altdpram_component" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590449 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "altdpram.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 188 2 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1557895590459 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altdpram:altdpram_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Instantiated megafunction \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590459 ""}  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895590459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895590639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895590639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895590799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895590799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:DataMemMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:DataMemMux\"" {  } { { "Single_Cycle_CPU.bdf" "DataMemMux" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2896 3008 376 "DataMemMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:DataMemMux " "Elaborated megafunction instantiation \"BUSMUX:DataMemMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2896 3008 376 "DataMemMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895590899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:DataMemMux " "Instantiated megafunction \"BUSMUX:DataMemMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590899 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2896 3008 376 "DataMemMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895590899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:DataMemMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:DataMemMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:DataMemMux\|lpm_mux:\$00000 BUSMUX:DataMemMux " "Elaborated megafunction instantiation \"BUSMUX:DataMemMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:DataMemMux\"" {  } { { "busmux.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2896 3008 376 "DataMemMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895590999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895590999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc BUSMUX:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"BUSMUX:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895590999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU Arena_ALU:inst3 " "Elaborating entity \"Arena_ALU\" for hierarchy \"Arena_ALU:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2304 2640 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591009 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(32) " "VHDL Process Statement warning at Arena_ALU.vhd(32): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(33) " "VHDL Process Statement warning at Arena_ALU.vhd(33): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(35) " "VHDL Process Statement warning at Arena_ALU.vhd(35): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(37) " "VHDL Process Statement warning at Arena_ALU.vhd(37): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(38) " "VHDL Process Statement warning at Arena_ALU.vhd(38): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(40) " "VHDL Process Statement warning at Arena_ALU.vhd(40): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(41) " "VHDL Process Statement warning at Arena_ALU.vhd(41): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_OUT Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_A Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_A\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_B Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_B\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_arithmetic_conv Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_arithmetic_conv\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_Zero Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_Zero\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_Zero Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_Zero\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591009 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591019 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Sign_Extend_16to32 Arena_Sign_Extend_16to32:Sign_Extender " "Elaborating entity \"Arena_Sign_Extend_16to32\" for hierarchy \"Arena_Sign_Extend_16to32:Sign_Extender\"" {  } { { "Single_Cycle_CPU.bdf" "Sign_Extender" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 376 1552 1872 456 "Sign_Extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DataMemory Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME " "Elaborating entity \"Arena_DataMemory\" for hierarchy \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\"" {  } { { "Single_Cycle_CPU.bdf" "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2808 3096 232 "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_writeData Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMem_loc Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"dataMem_loc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_readData Arena_DataMemory.vhd(22) " "VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable \"Arena_readData\", which holds its previous value in one or more paths through the process" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[0\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[0\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[1\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[1\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[2\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[2\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[3\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[3\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[4\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[4\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[5\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[5\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[6\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[6\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591039 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[7\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[7\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[8\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[8\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[9\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[9\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[10\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[10\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[11\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[11\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[12\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[12\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[13\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[13\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[14\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[14\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[15\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[15\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[16\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[16\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[17\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[17\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[18\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[18\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[19\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[19\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[20\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[20\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[21\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[21\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[22\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[22\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[23\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[23\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[24\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[24\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[25\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[25\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[26\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[26\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[27\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[27\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[28\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[28\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[29\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[29\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[30\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[30\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[31\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[31\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557895591049 "|Arena_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:RegDstMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "RegDstMux" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895591049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:RegDstMux " "Instantiated megafunction \"BUSMUX:RegDstMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591049 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895591049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:RegDstMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:RegDstMux\|lpm_mux:\$00000 BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "busmux.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895591139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895591139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "inst10" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895591149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591149 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895591149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst8 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst8\"" {  } { { "Single_Cycle_CPU.bdf" "inst8" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 2456 2616 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591179 ""}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557895591179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_meh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_meh " "Found entity 1: add_sub_meh" {  } { { "db/add_sub_meh.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557895591259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557895591259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_meh lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated " "Elaborating entity \"add_sub_meh\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Shift_Left_32bit Arena_Shift_Left_32bit:ShiftLEFT_2bits " "Elaborating entity \"Arena_Shift_Left_32bit\" for hierarchy \"Arena_Shift_Left_32bit:ShiftLEFT_2bits\"" {  } { { "Single_Cycle_CPU.bdf" "ShiftLEFT_2bits" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -56 2112 2432 24 "ShiftLEFT_2bits" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ProgramCounter_32bit Arena_ProgramCounter_32bit:Instruction_Input " "Elaborating entity \"Arena_ProgramCounter_32bit\" for hierarchy \"Arena_ProgramCounter_32bit:Instruction_Input\"" {  } { { "Single_Cycle_CPU.bdf" "Instruction_Input" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 216 192 496 328 "Instruction_Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895591269 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[15\] inst2\[31\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[15\]\" to the node \"inst2\[31\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[14\] inst2\[30\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[14\]\" to the node \"inst2\[30\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[13\] inst2\[29\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[13\]\" to the node \"inst2\[29\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[12\] inst2\[28\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[12\]\" to the node \"inst2\[28\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[11\] inst2\[27\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[11\]\" to the node \"inst2\[27\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[10\] inst2\[26\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[10\]\" to the node \"inst2\[26\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[9\] inst2\[25\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[9\]\" to the node \"inst2\[25\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[8\] inst2\[24\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[8\]\" to the node \"inst2\[24\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[7\] inst2\[23\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[7\]\" to the node \"inst2\[23\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[6\] inst2\[22\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[6\]\" to the node \"inst2\[22\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[5\] inst2\[21\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[5\]\" to the node \"inst2\[21\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[4\] inst2\[20\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[4\]\" to the node \"inst2\[20\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[3\] inst2\[19\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[3\]\" to the node \"inst2\[19\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[2\] inst2\[18\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[2\]\" to the node \"inst2\[18\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[1\] inst2\[17\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[1\]\" to the node \"inst2\[17\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|DRAM_DQ\[0\] inst2\[16\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|DRAM_DQ\[0\]\" to the node \"inst2\[16\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[15\] inst2\[15\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[15\]\" to the node \"inst2\[15\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[14\] inst2\[14\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[14\]\" to the node \"inst2\[14\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[13\] inst2\[13\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[13\]\" to the node \"inst2\[13\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[12\] inst2\[12\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[12\]\" to the node \"inst2\[12\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[11\] inst2\[11\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[11\]\" to the node \"inst2\[11\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[10\] inst2\[10\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[10\]\" to the node \"inst2\[10\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[9\] inst2\[9\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[9\]\" to the node \"inst2\[9\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[8\] inst2\[8\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[8\]\" to the node \"inst2\[8\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[7\] inst2\[7\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[7\]\" to the node \"inst2\[7\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[6\] inst2\[6\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[6\]\" to the node \"inst2\[6\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[5\] inst2\[5\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[5\]\" to the node \"inst2\[5\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[4\] inst2\[4\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[4\]\" to the node \"inst2\[4\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[3\] inst2\[3\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[3\]\" to the node \"inst2\[3\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[2\] inst2\[2\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[2\]\" to the node \"inst2\[2\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[1\] inst2\[1\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[1\]\" to the node \"inst2\[1\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Mem_Access:inst\|SRAM_DQ\[0\] inst2\[0\] " "Converted the fan-out from the tri-state buffer \"Mem_Access:inst\|SRAM_DQ\[0\]\" to the node \"inst2\[0\]\" into an OR gate" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1557895601609 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1557895601609 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Arena_Control:inst1\|Arena_controlLines\[2\] Arena_Control:inst1\|Arena_controlLines\[3\] " "Duplicate LATCH primitive \"Arena_Control:inst1\|Arena_controlLines\[2\]\" merged with LATCH primitive \"Arena_Control:inst1\|Arena_controlLines\[3\]\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557895602309 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1557895602309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[2\] " "Latch Arena_Control:inst1\|Arena_aluOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[28\] " "Ports D and ENA on the latch are fed by the same signal inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[1\] " "Latch Arena_Control:inst1\|Arena_aluOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[27\] " "Ports D and ENA on the latch are fed by the same signal inst2\[27\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[0\] " "Latch Arena_Control:inst1\|Arena_aluOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[28\] " "Ports D and ENA on the latch are fed by the same signal inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[6\] " "Latch Arena_Control:inst1\|Arena_controlLines\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[28\] " "Ports D and ENA on the latch are fed by the same signal inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[5\] " "Latch Arena_Control:inst1\|Arena_controlLines\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[26\] " "Ports D and ENA on the latch are fed by the same signal inst2\[26\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[4\] " "Latch Arena_Control:inst1\|Arena_controlLines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[29\] " "Ports D and ENA on the latch are fed by the same signal inst2\[29\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[3\] " "Latch Arena_Control:inst1\|Arena_controlLines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[29\] " "Ports D and ENA on the latch are fed by the same signal inst2\[29\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[1\] " "Latch Arena_Control:inst1\|Arena_controlLines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[28\] " "Ports D and ENA on the latch are fed by the same signal inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[0\] " "Latch Arena_Control:inst1\|Arena_controlLines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[28\] " "Ports D and ENA on the latch are fed by the same signal inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[0\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2\[3\] " "Ports D and ENA on the latch are fed by the same signal inst2\[3\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[31\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[30\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[29\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[28\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[27\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[26\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[25\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[24\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[23\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[22\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[21\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[20\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[19\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[18\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[17\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[16\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[15\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[14\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[13\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[12\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[11\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602379 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[10\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[9\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[8\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[7\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[6\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[5\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[4\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[3\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[2\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[1\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557895602389 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557895602389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 336 1136 1312 352 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 408 1136 1312 424 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 432 1136 1312 448 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CE_N GND " "Pin \"DRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 456 1136 1312 472 "DRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|DRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1136 1312 544 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 552 1136 1312 568 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557895608469 "|Single_Cycle_CPU|DRAM_UDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557895608469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557895633039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895633039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 472 640 400 "DRAM_CKE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 424 472 640 440 "DRAM_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|DRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_button " "No output dependent on input pin \"Arena_button\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 240 -48 120 256 "Arena_button" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[7\] " "No output dependent on input pin \"Arena_octalBits\[7\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[6\] " "No output dependent on input pin \"Arena_octalBits\[6\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[5\] " "No output dependent on input pin \"Arena_octalBits\[5\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[4\] " "No output dependent on input pin \"Arena_octalBits\[4\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[3\] " "No output dependent on input pin \"Arena_octalBits\[3\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[2\] " "No output dependent on input pin \"Arena_octalBits\[2\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[1\] " "No output dependent on input pin \"Arena_octalBits\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[0\] " "No output dependent on input pin \"Arena_octalBits\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalBits[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalOpcode\[1\] " "No output dependent on input pin \"Arena_octalOpcode\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalOpcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalOpcode\[0\] " "No output dependent on input pin \"Arena_octalOpcode\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557895634349 "|Single_Cycle_CPU|Arena_octalOpcode[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557895634349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17201 " "Implemented 17201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557895634349 ""} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Implemented 152 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557895634349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17002 " "Implemented 17002 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557895634349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557895634349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557895634429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:47:14 2019 " "Processing ended: Wed May 15 00:47:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557895634429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557895634429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557895634429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557895634429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557895636449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557895636449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:47:15 2019 " "Processing started: Wed May 15 00:47:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557895636449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557895636449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557895636449 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557895636639 ""}
{ "Info" "0" "" "Project  = Single_Cycle_CPU" {  } {  } 0 0 "Project  = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557895636639 ""}
{ "Info" "0" "" "Revision = Single_Cycle_CPU" {  } {  } 0 0 "Revision = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557895636639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1557895637579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Single_Cycle_CPU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Single_Cycle_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557895637719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557895637769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557895637769 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557895638099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557895638119 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557895638939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557895638939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557895638939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557895638989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17632 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557895638989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557895638989 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557895638989 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "199 199 " "No exact pin location assignment(s) for 199 pins of 199 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 336 1136 1312 352 "SRAM_CE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 472 640 400 "DRAM_CKE" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 424 472 640 440 "DRAM_CLK" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 360 1136 1312 376 "SRAM_OE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 1136 1312 400 "SRAM_WE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 408 1136 1312 424 "SRAM_UB_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 432 1136 1312 448 "SRAM_LB_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CE_N " "Pin DRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 456 1136 1312 472 "DRAM_CE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_OE_N " "Pin DRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_OE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 480 1136 1312 496 "DRAM_OE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 504 1136 1312 520 "DRAM_WE_N" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1136 1312 544 "DRAM_LDQM" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 552 1136 1312 568 "DRAM_UDQM" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOP\[2\] " "Pin aluOP\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluOP[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -40 1688 1864 -24 "aluOP" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluOP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOP\[1\] " "Pin aluOP\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluOP[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -40 1688 1864 -24 "aluOP" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluOP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOP\[0\] " "Pin aluOP\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluOP[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -40 1688 1864 -24 "aluOP" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluOP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[6\] " "Pin controlLine\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[5\] " "Pin controlLine\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[4\] " "Pin controlLine\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[3\] " "Pin controlLine\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[2\] " "Pin controlLine\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[1\] " "Pin controlLine\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "controlLine\[0\] " "Pin controlLine\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { controlLine[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 1736 1912 -96 "controlLine" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlLine[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[3\] " "Pin operation\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operation[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 496 2312 2488 512 "operation" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[2\] " "Pin operation\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operation[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 496 2312 2488 512 "operation" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[1\] " "Pin operation\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operation[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 496 2312 2488 512 "operation" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[0\] " "Pin operation\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operation[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 496 2312 2488 512 "operation" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[31\] " "Pin out_instruc\[31\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[30\] " "Pin out_instruc\[30\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[29\] " "Pin out_instruc\[29\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[28\] " "Pin out_instruc\[28\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[27\] " "Pin out_instruc\[27\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[26\] " "Pin out_instruc\[26\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[25\] " "Pin out_instruc\[25\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[24\] " "Pin out_instruc\[24\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[23\] " "Pin out_instruc\[23\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[22\] " "Pin out_instruc\[22\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[21\] " "Pin out_instruc\[21\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[20\] " "Pin out_instruc\[20\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[19\] " "Pin out_instruc\[19\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[18\] " "Pin out_instruc\[18\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[17\] " "Pin out_instruc\[17\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[16\] " "Pin out_instruc\[16\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[15\] " "Pin out_instruc\[15\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[14\] " "Pin out_instruc\[14\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[13\] " "Pin out_instruc\[13\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[12\] " "Pin out_instruc\[12\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[11\] " "Pin out_instruc\[11\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[10\] " "Pin out_instruc\[10\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[9\] " "Pin out_instruc\[9\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[8\] " "Pin out_instruc\[8\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[7\] " "Pin out_instruc\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[6\] " "Pin out_instruc\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[5\] " "Pin out_instruc\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[4\] " "Pin out_instruc\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[3\] " "Pin out_instruc\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[2\] " "Pin out_instruc\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[1\] " "Pin out_instruc\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_instruc\[0\] " "Pin out_instruc\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_instruc[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_instruc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[31\] " "Pin readData1\[31\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[30\] " "Pin readData1\[30\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[29\] " "Pin readData1\[29\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[28\] " "Pin readData1\[28\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[27\] " "Pin readData1\[27\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[26\] " "Pin readData1\[26\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[25\] " "Pin readData1\[25\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[24\] " "Pin readData1\[24\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[23\] " "Pin readData1\[23\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[22\] " "Pin readData1\[22\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[21\] " "Pin readData1\[21\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[20\] " "Pin readData1\[20\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[19\] " "Pin readData1\[19\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[18\] " "Pin readData1\[18\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[17\] " "Pin readData1\[17\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[16\] " "Pin readData1\[16\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[15\] " "Pin readData1\[15\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[14\] " "Pin readData1\[14\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[13\] " "Pin readData1\[13\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[12\] " "Pin readData1\[12\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[11\] " "Pin readData1\[11\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[10\] " "Pin readData1\[10\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[9\] " "Pin readData1\[9\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[8\] " "Pin readData1\[8\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[7\] " "Pin readData1\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[6\] " "Pin readData1\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[5\] " "Pin readData1\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[4\] " "Pin readData1\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[3\] " "Pin readData1\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[2\] " "Pin readData1\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[1\] " "Pin readData1\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData1\[0\] " "Pin readData1\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData1[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 112 2128 2306 128 "readData1" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[31\] " "Pin readData2\[31\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[30\] " "Pin readData2\[30\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[29\] " "Pin readData2\[29\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[28\] " "Pin readData2\[28\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[27\] " "Pin readData2\[27\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[26\] " "Pin readData2\[26\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[25\] " "Pin readData2\[25\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[24\] " "Pin readData2\[24\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[23\] " "Pin readData2\[23\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[22\] " "Pin readData2\[22\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[21\] " "Pin readData2\[21\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[20\] " "Pin readData2\[20\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[19\] " "Pin readData2\[19\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[18\] " "Pin readData2\[18\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[17\] " "Pin readData2\[17\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[16\] " "Pin readData2\[16\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[15\] " "Pin readData2\[15\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[14\] " "Pin readData2\[14\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[13\] " "Pin readData2\[13\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[12\] " "Pin readData2\[12\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[11\] " "Pin readData2\[11\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[10\] " "Pin readData2\[10\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[9\] " "Pin readData2\[9\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[8\] " "Pin readData2\[8\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[7\] " "Pin readData2\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[6\] " "Pin readData2\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[5\] " "Pin readData2\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[4\] " "Pin readData2\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[3\] " "Pin readData2\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[2\] " "Pin readData2\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[1\] " "Pin readData2\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readData2\[0\] " "Pin readData2\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readData2[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 2080 2258 152 "readData2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readData2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[31\] " "Pin result\[31\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[30\] " "Pin result\[30\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[29\] " "Pin result\[29\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[28\] " "Pin result\[28\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[27\] " "Pin result\[27\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[26\] " "Pin result\[26\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[25\] " "Pin result\[25\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[24\] " "Pin result\[24\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[23\] " "Pin result\[23\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[22\] " "Pin result\[22\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[21\] " "Pin result\[21\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[20\] " "Pin result\[20\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[19\] " "Pin result\[19\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[18\] " "Pin result\[18\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[17\] " "Pin result\[17\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[16\] " "Pin result\[16\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Pin result\[15\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Pin result\[14\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Pin result\[13\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Pin result\[12\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Pin result\[11\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Pin result\[10\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Pin result\[9\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Pin result\[8\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 352 2704 2880 368 "result" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_button " "Pin Arena_button not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 240 -48 120 256 "Arena_button" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[7\] " "Pin Arena_octalBits\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[6\] " "Pin Arena_octalBits\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[5\] " "Pin Arena_octalBits\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[4\] " "Pin Arena_octalBits\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[3\] " "Pin Arena_octalBits\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[2\] " "Pin Arena_octalBits\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[1\] " "Pin Arena_octalBits\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[0\] " "Pin Arena_octalBits\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[1\] " "Pin Arena_octalOpcode\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[0\] " "Pin Arena_octalOpcode\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_WE " "Pin INPUT_WE not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INPUT_WE } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 344 472 640 360 "INPUT_WE" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[31\] " "Pin instr\[31\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_clk " "Pin Arena_clk not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 216 384 152 "Arena_clk" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[30\] " "Pin instr\[30\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[29\] " "Pin instr\[29\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[28\] " "Pin instr\[28\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[27\] " "Pin instr\[27\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[26\] " "Pin instr\[26\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[25\] " "Pin instr\[25\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[24\] " "Pin instr\[24\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[23\] " "Pin instr\[23\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[22\] " "Pin instr\[22\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[21\] " "Pin instr\[21\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[20\] " "Pin instr\[20\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557895639519 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557895639519 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8365 " "TimeQuest Timing Analyzer is analyzing 8365 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1557895641219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557895641269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557895641269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~0  from: datab  to: combout " "Cell: inst1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~1  from: datad  to: combout " "Cell: inst1\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557895641459 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1557895641629 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1557895641629 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "   1.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "   1.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    Arena_clk " "   1.000    Arena_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Arena_Control:inst1\|Arena_aluOP\[0\] " "   1.000 Arena_Control:inst1\|Arena_aluOP\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Arena_Control:inst1\|Arena_controlLines\[3\] " "   1.000 Arena_Control:inst1\|Arena_controlLines\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    inst2\[26\] " "   1.000    inst2\[26\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557895641629 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557895641629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Arena_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[31\] " "Destination node inst2\[31\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1727 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[30\] " "Destination node inst2\[30\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[29\] " "Destination node inst2\[29\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1729 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[28\] " "Destination node inst2\[28\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[27\] " "Destination node inst2\[27\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[5\] " "Destination node inst2\[5\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[4\] " "Destination node inst2\[4\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[3\] " "Destination node inst2\[3\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1755 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[2\] " "Destination node inst2\[2\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1756 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2\[1\] " "Destination node inst2\[1\]" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 536 960 1024 616 "inst2" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1757 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 216 384 152 "Arena_clk" "" } } } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_ALU:inst3\|Mux3~0  " "Automatically promoted node Arena_ALU:inst3\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_ALU:inst3|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17589 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_Control:inst1\|Arena_controlLines\[3\]  " "Automatically promoted node Arena_Control:inst1\|Arena_controlLines\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[31\]~0 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[31\]~0" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11917 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[30\]~1 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[30\]~1" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[30]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[29\]~2 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[29\]~2" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[29]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[28\]~3 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[28\]~3" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[28]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11925 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[27\]~4 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[27\]~4" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[27]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[26\]~5 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[26\]~5" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[26]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11927 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[25\]~6 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[25\]~6" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[25]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11928 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[24\]~7 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[24\]~7" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[24]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11929 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[23\]~8 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[23\]~8" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[23]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11930 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[22\]~9 " "Destination node busmux:DataMemMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\|result_node\[22\]~9" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 29 13 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[22]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 11931 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } } { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Control:inst1|Arena_controlLines[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 1677 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10025 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10026 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10035 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10125 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~101  " "Automatically promoted node rtl~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~102  " "Automatically promoted node rtl~102 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~102 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~103  " "Automatically promoted node rtl~103 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~103 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~104  " "Automatically promoted node rtl~104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~105  " "Automatically promoted node rtl~105 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~105 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~106  " "Automatically promoted node rtl~106 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~106 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~107  " "Automatically promoted node rtl~107 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~107 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10132 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~108  " "Automatically promoted node rtl~108 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642849 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~108 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~109  " "Automatically promoted node rtl~109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557895642859 ""}  } { { "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/john/desktop/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~109 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557895642859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557895644859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557895644879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557895644879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557895644889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557895644909 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557895644919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557895644919 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557895644929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557895644949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557895644979 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557895644979 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "198 unused 3.3V 46 152 0 " "Number of I/O pins in group: 198 (unused VREF, 3.3V VCCIO, 46 input, 152 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557895644999 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557895644999 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557895644999 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557895644999 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557895644999 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557895644999 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557895645379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557895648879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557895664219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557895664369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557895678069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557895678069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557895681359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 14.9% " "1e+04 ns of routing delay (approximately 14.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1557895718491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "71 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557895730691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557895730691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:44 " "Fitter routing operations ending: elapsed time is 00:01:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557895786811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "34.85 " "Total time spent on timing analysis during the Fitter is 34.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557895787421 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557895787461 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "152 " "Found 152 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CE_N 0 " "Pin \"DRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_OE_N 0 " "Pin \"DRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[2\] 0 " "Pin \"aluOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[1\] 0 " "Pin \"aluOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[0\] 0 " "Pin \"aluOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[6\] 0 " "Pin \"controlLine\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[5\] 0 " "Pin \"controlLine\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[4\] 0 " "Pin \"controlLine\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[3\] 0 " "Pin \"controlLine\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[2\] 0 " "Pin \"controlLine\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[1\] 0 " "Pin \"controlLine\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "controlLine\[0\] 0 " "Pin \"controlLine\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation\[3\] 0 " "Pin \"operation\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation\[2\] 0 " "Pin \"operation\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation\[1\] 0 " "Pin \"operation\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation\[0\] 0 " "Pin \"operation\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[31\] 0 " "Pin \"out_instruc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[30\] 0 " "Pin \"out_instruc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[29\] 0 " "Pin \"out_instruc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[28\] 0 " "Pin \"out_instruc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[27\] 0 " "Pin \"out_instruc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[26\] 0 " "Pin \"out_instruc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[25\] 0 " "Pin \"out_instruc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[24\] 0 " "Pin \"out_instruc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[23\] 0 " "Pin \"out_instruc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[22\] 0 " "Pin \"out_instruc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[21\] 0 " "Pin \"out_instruc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[20\] 0 " "Pin \"out_instruc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[19\] 0 " "Pin \"out_instruc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[18\] 0 " "Pin \"out_instruc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[17\] 0 " "Pin \"out_instruc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[16\] 0 " "Pin \"out_instruc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[15\] 0 " "Pin \"out_instruc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[14\] 0 " "Pin \"out_instruc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[13\] 0 " "Pin \"out_instruc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[12\] 0 " "Pin \"out_instruc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[11\] 0 " "Pin \"out_instruc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[10\] 0 " "Pin \"out_instruc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[9\] 0 " "Pin \"out_instruc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[8\] 0 " "Pin \"out_instruc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[7\] 0 " "Pin \"out_instruc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[6\] 0 " "Pin \"out_instruc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[5\] 0 " "Pin \"out_instruc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[4\] 0 " "Pin \"out_instruc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[3\] 0 " "Pin \"out_instruc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[2\] 0 " "Pin \"out_instruc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[1\] 0 " "Pin \"out_instruc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_instruc\[0\] 0 " "Pin \"out_instruc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[31\] 0 " "Pin \"readData1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[30\] 0 " "Pin \"readData1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[29\] 0 " "Pin \"readData1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[28\] 0 " "Pin \"readData1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[27\] 0 " "Pin \"readData1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[26\] 0 " "Pin \"readData1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[25\] 0 " "Pin \"readData1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[24\] 0 " "Pin \"readData1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[23\] 0 " "Pin \"readData1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[22\] 0 " "Pin \"readData1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[21\] 0 " "Pin \"readData1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[20\] 0 " "Pin \"readData1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[19\] 0 " "Pin \"readData1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[18\] 0 " "Pin \"readData1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[17\] 0 " "Pin \"readData1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[16\] 0 " "Pin \"readData1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[15\] 0 " "Pin \"readData1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[14\] 0 " "Pin \"readData1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[13\] 0 " "Pin \"readData1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[12\] 0 " "Pin \"readData1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[11\] 0 " "Pin \"readData1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[10\] 0 " "Pin \"readData1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[9\] 0 " "Pin \"readData1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[8\] 0 " "Pin \"readData1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[7\] 0 " "Pin \"readData1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[6\] 0 " "Pin \"readData1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[5\] 0 " "Pin \"readData1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[4\] 0 " "Pin \"readData1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[3\] 0 " "Pin \"readData1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[2\] 0 " "Pin \"readData1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[1\] 0 " "Pin \"readData1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData1\[0\] 0 " "Pin \"readData1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[31\] 0 " "Pin \"readData2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[30\] 0 " "Pin \"readData2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[29\] 0 " "Pin \"readData2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[28\] 0 " "Pin \"readData2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[27\] 0 " "Pin \"readData2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[26\] 0 " "Pin \"readData2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[25\] 0 " "Pin \"readData2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[24\] 0 " "Pin \"readData2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[23\] 0 " "Pin \"readData2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[22\] 0 " "Pin \"readData2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[21\] 0 " "Pin \"readData2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[20\] 0 " "Pin \"readData2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[19\] 0 " "Pin \"readData2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[18\] 0 " "Pin \"readData2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[17\] 0 " "Pin \"readData2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[16\] 0 " "Pin \"readData2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[15\] 0 " "Pin \"readData2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[14\] 0 " "Pin \"readData2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[13\] 0 " "Pin \"readData2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[12\] 0 " "Pin \"readData2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[11\] 0 " "Pin \"readData2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[10\] 0 " "Pin \"readData2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[9\] 0 " "Pin \"readData2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[8\] 0 " "Pin \"readData2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[7\] 0 " "Pin \"readData2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[6\] 0 " "Pin \"readData2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[5\] 0 " "Pin \"readData2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[4\] 0 " "Pin \"readData2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[3\] 0 " "Pin \"readData2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[2\] 0 " "Pin \"readData2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[1\] 0 " "Pin \"readData2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readData2\[0\] 0 " "Pin \"readData2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[31\] 0 " "Pin \"result\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[30\] 0 " "Pin \"result\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[29\] 0 " "Pin \"result\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[28\] 0 " "Pin \"result\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[27\] 0 " "Pin \"result\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[26\] 0 " "Pin \"result\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[25\] 0 " "Pin \"result\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[24\] 0 " "Pin \"result\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[23\] 0 " "Pin \"result\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[22\] 0 " "Pin \"result\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[21\] 0 " "Pin \"result\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[20\] 0 " "Pin \"result\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[19\] 0 " "Pin \"result\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[18\] 0 " "Pin \"result\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[17\] 0 " "Pin \"result\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[16\] 0 " "Pin \"result\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[15\] 0 " "Pin \"result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[14\] 0 " "Pin \"result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[13\] 0 " "Pin \"result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[12\] 0 " "Pin \"result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[11\] 0 " "Pin \"result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[10\] 0 " "Pin \"result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[9\] 0 " "Pin \"result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[8\] 0 " "Pin \"result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557895787951 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1557895787951 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557895793771 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557895795421 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557895801941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557895803371 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1557895804151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg " "Generated suppressed messages file C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557895805741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557895809571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:50:09 2019 " "Processing ended: Wed May 15 00:50:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557895809571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:54 " "Elapsed time: 00:02:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557895809571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557895809571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557895809571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557895811171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557895811171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:50:10 2019 " "Processing started: Wed May 15 00:50:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557895811171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557895811171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557895811171 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557895813791 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557895813881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557895814801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:50:14 2019 " "Processing ended: Wed May 15 00:50:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557895814801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557895814801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557895814801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557895814801 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557895815471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557895816911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557895816921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:50:16 2019 " "Processing started: Wed May 15 00:50:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557895816921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557895816921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557895816921 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1557895817121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557895817721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557895817781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557895817781 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8365 " "TimeQuest Timing Analyzer is analyzing 8365 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1557895818851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1557895819121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557895819121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst2\[26\] inst2\[26\] " "create_clock -period 1.000 -name inst2\[26\] inst2\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_clk Arena_clk " "create_clock -period 1.000 -name Arena_clk Arena_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "create_clock -period 1.000 -name Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_Control:inst1\|Arena_aluOP\[0\] Arena_Control:inst1\|Arena_aluOP\[0\] " "create_clock -period 1.000 -name Arena_Control:inst1\|Arena_aluOP\[0\] Arena_Control:inst1\|Arena_aluOP\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_Control:inst1\|Arena_controlLines\[3\] Arena_Control:inst1\|Arena_controlLines\[3\] " "create_clock -period 1.000 -name Arena_Control:inst1\|Arena_controlLines\[3\] Arena_Control:inst1\|Arena_controlLines\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_ALU:inst3\|Arena_ALU_OUT\[0\] Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "create_clock -period 1.000 -name Arena_ALU:inst3\|Arena_ALU_OUT\[0\] Arena_ALU:inst3\|Arena_ALU_OUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819201 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~0  from: datab  to: combout " "Cell: inst1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~1  from: dataa  to: combout " "Cell: inst1\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819311 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1557895819311 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1557895819431 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1557895819441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557895819661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.176 " "Worst-case setup slack is -12.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.176      -362.230 Arena_Control:inst1\|Arena_controlLines\[3\]  " "  -12.176      -362.230 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.814      -675.796 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -8.814      -675.796 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.370    -32173.325 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -6.370    -32173.325 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.262       -19.753 Arena_Control:inst1\|Arena_aluOP\[0\]  " "   -5.262       -19.753 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838     -3738.201 Arena_clk  " "   -4.838     -3738.201 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673       -10.472 inst2\[26\]  " "   -1.673       -10.472 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895819661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.832 " "Worst-case hold slack is -12.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.832       -23.030 inst2\[26\]  " "  -12.832       -23.030 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.344        -4.531 Arena_Control:inst1\|Arena_aluOP\[0\]  " "   -2.344        -4.531 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017      -131.954 Arena_clk  " "   -2.017      -131.954 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616      -202.599 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -1.616      -202.599 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197        -9.829 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -1.197        -9.829 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -1.207 Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -1.036        -1.207 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895819811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557895819811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557895819821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1067.380 Arena_clk  " "   -1.380     -1067.380 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "    0.500         0.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "    0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_Control:inst1\|Arena_aluOP\[0\]  " "    0.500         0.000 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_Control:inst1\|Arena_controlLines\[3\]  " "    0.500         0.000 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 inst2\[26\]  " "    0.500         0.000 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895819831 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557895821661 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1557895821661 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~0  from: datab  to: combout " "Cell: inst1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux9~1  from: dataa  to: combout " "Cell: inst1\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822341 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1557895822341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557895822521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.886 " "Worst-case setup slack is -4.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.886      -145.332 Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -4.886      -145.332 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.101      -275.706 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -4.101      -275.706 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962    -14325.034 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -2.962    -14325.034 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999        -7.566 Arena_Control:inst1\|Arena_aluOP\[0\]  " "   -1.999        -7.566 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669     -1173.302 Arena_clk  " "   -1.669     -1173.302 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -2.380 inst2\[26\]  " "   -0.461        -2.380 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895822531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.083 " "Worst-case hold slack is -6.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.083       -10.533 inst2\[26\]  " "   -6.083       -10.533 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407      -375.729 Arena_clk  " "   -1.407      -375.729 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -1.991 Arena_Control:inst1\|Arena_aluOP\[0\]  " "   -1.036        -1.991 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841        -3.728 Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -0.841        -3.728 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616        -5.356 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -0.616        -5.356 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -5.873 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -0.342        -5.873 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895822671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557895822681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557895822691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1067.380 Arena_clk  " "   -1.380     -1067.380 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "    0.500         0.000 Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "    0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_Control:inst1\|Arena_aluOP\[0\]  " "    0.500         0.000 Arena_Control:inst1\|Arena_aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Arena_Control:inst1\|Arena_controlLines\[3\]  " "    0.500         0.000 Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 inst2\[26\]  " "    0.500         0.000 inst2\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557895822721 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557895824521 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557895824681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557895824681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557895825201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:50:25 2019 " "Processing ended: Wed May 15 00:50:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557895825201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557895825201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557895825201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557895825201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557895826661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557895826661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:50:26 2019 " "Processing started: Wed May 15 00:50:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557895826661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557895826661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557895826661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Single_Cycle_CPU.vo C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/ simulation " "Generated file Single_Cycle_CPU.vo in folder \"C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557895831371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557895831641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:50:31 2019 " "Processing ended: Wed May 15 00:50:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557895831641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557895831641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557895831641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557895831641 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus II Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557895832321 ""}
