#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Feb 12 14:24:53 2016
# Process ID: 7496
# Current directory: C:/Users/Peachy/Desktop/pyr_test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7596 C:\Users\Peachy\Desktop\pyr_test_2\pyr_test_2.xpr
# Log file: C:/Users/Peachy/Desktop/pyr_test_2/vivado.log
# Journal file: C:/Users/Peachy/Desktop/pyr_test_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/SeniorProj/pyr_test_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Peachy/Desktop/PyramidCon_x/solution3_noStream/impl/ip'; using path 'D:/SeniorProj/PyramidCon_x/solution3_noStream/impl/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SeniorProj/PyramidCon_x/solution3_noStream/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 842.895 ; gain = 269.027
launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- pitchaya:hls:pyrconstuct_top:1.0 - pyrconstuct_top_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pyr_test2> from BD file <C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 997.223 ; gain = 139.145
delete_bd_objs [get_bd_intf_nets pyrconstuct_top_0_pyrFilOut] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_cells axis_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {4 1102 449} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins pyrconstuct_top_0/pyrFilOut] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK]
connect_bd_net [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {5} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.M_HAS_TLAST {1} CONFIG.TDATA_REMAP {tdata[31:0]}] [get_bd_cells axis_subset_converter_0]
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.457 ; gain = 0.000
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
save_bd_design
Wrote  : <C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'pyr_test2.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.v
Verilog Output written to : C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] pyr_test2_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
WARNING: [IP_Flow 19-519] IP 'pyr_test2_pyrconstuct_top_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pyrconstuct_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
Exporting to file C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2.hwh
Generated Block Design Tcl file C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2_bd.tcl
Generated Hardware Definition File C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.hwdef
[Fri Feb 12 14:46:06 2016] Launched synth_1...
Run output will be captured here: C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/synth_1/runme.log
[Fri Feb 12 14:46:06 2016] Launched impl_1...
Run output will be captured here: C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.656 ; gain = 141.199
open_run impl_1
INFO: [Netlist 29-17] Analyzing 862 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-7496-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-7496-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_early.xdc]
Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-7496-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-7496-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.125 ; gain = 34.691
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.125 ; gain = 34.691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1511.828 ; gain = 295.215
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 12 16:39:51 2016...
create_project project_1 C:/Users/Peachy/Desktop/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
Wrote  : <C:/Users/Peachy/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
set_property  ip_repo_paths  D:/FPGA/PyramidCon_x_6/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/PyramidCon_x_6/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv pitchaya:hls:pyrconstuct_top:1.0 pyrconstuct_top_0
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 12 16:48:58 2016...
