

================================================================
== Vitis HLS Report for 'ini_trans'
================================================================
* Date:           Sun Nov 13 22:40:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.882 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  58.850 ns|  58.850 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     428|   1664|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     580|    516|    -|
|Memory           |        0|    -|      16|      1|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|    1074|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2098|   2273|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |ashr_54ns_32ns_54_2_1_U7     |ashr_54ns_32ns_54_2_1     |        0|   0|  214|  209|    0|
    |ashr_54ns_32ns_54_2_1_U9     |ashr_54ns_32ns_54_2_1     |        0|   0|  214|  209|    0|
    |fpext_32ns_64_3_no_dsp_1_U5  |fpext_32ns_64_3_no_dsp_1  |        0|   0|    0|    0|    0|
    |fpext_32ns_64_3_no_dsp_1_U6  |fpext_32ns_64_3_no_dsp_1  |        0|   0|    0|    0|    0|
    |shl_16ns_16ns_16_2_1_U8      |shl_16ns_16ns_16_2_1      |        0|   0|   76|   49|    0|
    |shl_16ns_16ns_16_2_1_U10     |shl_16ns_16ns_16_2_1      |        0|   0|   76|   49|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   0|  580|  516|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ini_phase_V_U  |ini_trans_ini_phase_V_ROM_AUTO_1R  |        0|  16|   1|    0|     4|   16|     1|           64|
    +---------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                   |        0|  16|   1|    0|     4|   16|     1|           64|
    +---------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+-----+-----+------------+------------+
    |       Variable Name       | Operation| DSP|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+-----+-----+------------+------------+
    |add_ln423_1_fu_749_p2      |         +|   0|    0|   23|          16|          16|
    |add_ln423_fu_690_p2        |         +|   0|    0|   23|          16|          16|
    |add_ln616_1_fu_356_p2      |         +|   0|    0|   12|          12|           5|
    |add_ln616_fu_282_p2        |         +|   0|    0|   12|          12|           5|
    |add_ln626_1_fu_633_p2      |         +|   0|    0|   12|          11|           5|
    |add_ln626_fu_566_p2        |         +|   0|    0|   12|          11|           5|
    |add_ln630_1_fu_409_p2      |         +|   0|    0|   12|          12|           5|
    |add_ln630_fu_335_p2        |         +|   0|    0|   12|          12|           5|
    |F2_1_fu_257_p2             |         -|   0|    0|   12|          11|          12|
    |F2_fu_212_p2               |         -|   0|    0|   12|          11|          12|
    |man_V_2_fu_201_p2          |         -|   0|    0|   61|           1|          54|
    |man_V_3_fu_246_p2          |         -|   0|    0|   61|           1|          54|
    |sub_ln616_1_fu_361_p2      |         -|   0|    0|   12|           4|          12|
    |sub_ln616_fu_287_p2        |         -|   0|    0|   12|           4|          12|
    |sub_ln630_1_fu_420_p2      |         -|   0|    0|   14|           3|           6|
    |sub_ln630_fu_346_p2        |         -|   0|    0|   14|           3|           6|
    |and_ln1696_fu_838_p2       |       and|   0|    0|    2|           1|           1|
    |and_ln420_1_fu_740_p2      |       and|   0|    0|    2|           1|           1|
    |and_ln420_fu_681_p2        |       and|   0|    0|    2|           1|           1|
    |and_ln616_1_fu_764_p2      |       and|   0|    0|    2|           1|           1|
    |and_ln616_fu_705_p2        |       and|   0|    0|    2|           1|           1|
    |and_ln617_1_fu_653_p2      |       and|   0|    0|    2|           1|           1|
    |and_ln617_fu_586_p2        |       and|   0|    0|    2|           1|           1|
    |p_Result_3_fu_467_p2       |       and|   0|    0|   54|          54|          54|
    |p_Result_8_fu_520_p2       |       and|   0|    0|   54|          54|          54|
    |r_1_fu_638_p2              |       and|   0|    0|    2|           1|           1|
    |r_fu_571_p2                |       and|   0|    0|    2|           1|           1|
    |icmp_ln1696_1_fu_801_p2    |      icmp|   0|    0|   13|          16|          16|
    |icmp_ln1696_fu_796_p2      |      icmp|   0|    0|   13|          16|          16|
    |icmp_ln606_1_fu_252_p2     |      icmp|   0|    0|   28|          63|           1|
    |icmp_ln606_fu_207_p2       |      icmp|   0|    0|   28|          63|           1|
    |icmp_ln616_1_fu_267_p2     |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln616_fu_222_p2       |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln617_1_fu_373_p2     |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln617_fu_299_p2       |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln620_1_fu_481_p2     |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln620_fu_428_p2       |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln626_1_fu_382_p2     |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln626_fu_308_p2       |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln629_1_fu_404_p2     |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln629_fu_330_p2       |      icmp|   0|    0|   12|          12|           4|
    |icmp_ln630_1_fu_472_p2     |      icmp|   0|    0|   25|          54|           1|
    |icmp_ln630_2_fu_414_p2     |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln630_3_fu_525_p2     |      icmp|   0|    0|   25|          54|           1|
    |icmp_ln630_fu_340_p2       |      icmp|   0|    0|   12|          12|           6|
    |icmp_ln638_1_fu_398_p2     |      icmp|   0|    0|   11|           8|           1|
    |icmp_ln638_fu_324_p2       |      icmp|   0|    0|   11|           8|           1|
    |lshr_ln630_1_fu_514_p2     |      lshr|   0|  214|  209|           2|          54|
    |lshr_ln630_fu_461_p2       |      lshr|   0|  214|  209|           2|          54|
    |ap_block_state1            |        or|   0|    0|    2|           1|           1|
    |or_ln420_1_fu_642_p2       |        or|   0|    0|    2|           1|           1|
    |or_ln420_fu_575_p2         |        or|   0|    0|    2|           1|           1|
    |or_ln617_1_fu_754_p2       |        or|   0|    0|    2|           1|           1|
    |or_ln617_fu_695_p2         |        or|   0|    0|    2|           1|           1|
    |man_V_5_fu_277_p3          |    select|   0|    0|   54|           1|          54|
    |man_V_fu_351_p3            |    select|   0|    0|   54|           1|          54|
    |p_Val2_2_fu_549_p3         |    select|   0|    0|   16|           1|          16|
    |p_Val2_5_fu_616_p3         |    select|   0|    0|   16|           1|          16|
    |p_Val2_6_fu_776_p3         |    select|   0|    0|   16|           1|           1|
    |p_Val2_7_fu_820_p3         |    select|   0|    0|   16|           1|          16|
    |qb_1_fu_734_p3             |    select|   0|    0|    2|           1|           1|
    |qb_fu_675_p3               |    select|   0|    0|    2|           1|           1|
    |r_4_fu_825_p3              |    select|   0|    0|   16|           1|          16|
    |select_ln1696_1_fu_848_p3  |    select|   0|    0|   16|           1|          16|
    |select_ln1696_2_fu_855_p3  |    select|   0|    0|   16|           1|          16|
    |select_ln1696_3_fu_861_p3  |    select|   0|    0|   16|           1|          16|
    |select_ln1696_4_fu_868_p3  |    select|   0|    0|   16|           1|          16|
    |select_ln1696_5_fu_876_p3  |    select|   0|    0|   16|           1|          16|
    |select_ln1696_fu_842_p3    |    select|   0|    0|   16|           1|          16|
    |select_ln42_fu_831_p3      |    select|   0|    0|   14|           1|          14|
    |select_ln606_fu_717_p3     |    select|   0|    0|   16|           1|           1|
    |select_ln616_2_fu_769_p3   |    select|   0|    0|   16|           1|          16|
    |select_ln616_fu_710_p3     |    select|   0|    0|   16|           1|          16|
    |select_ln617_1_fu_658_p3   |    select|   0|    0|   16|           1|          16|
    |select_ln617_fu_591_p3     |    select|   0|    0|   16|           1|          16|
    |select_ln623_1_fu_605_p3   |    select|   0|    0|    2|           1|           2|
    |select_ln623_fu_538_p3     |    select|   0|    0|    2|           1|           2|
    |select_ln630_1_fu_504_p3   |    select|   0|    0|    6|           1|           1|
    |select_ln630_fu_451_p3     |    select|   0|    0|    6|           1|           1|
    |select_ln638_1_fu_627_p3   |    select|   0|    0|   16|           1|          16|
    |select_ln638_fu_560_p3     |    select|   0|    0|   16|           1|          16|
    |sh_amt_1_fu_366_p3         |    select|   0|    0|   12|           1|          12|
    |sh_amt_fu_292_p3           |    select|   0|    0|   12|           1|          12|
    |r_2_fu_815_p2              |       xor|   0|    0|   16|          16|           2|
    |r_3_fu_791_p2              |       xor|   0|    0|   16|          16|           2|
    |xor_ln42_fu_805_p2         |       xor|   0|    0|    2|           1|           2|
    |xor_ln606_1_fu_648_p2      |       xor|   0|    0|    2|           1|           2|
    |xor_ln606_fu_581_p2        |       xor|   0|    0|    2|           1|           2|
    |xor_ln617_1_fu_758_p2      |       xor|   0|    0|    2|           1|           2|
    |xor_ln617_fu_699_p2        |       xor|   0|    0|    2|           1|           2|
    +---------------------------+----------+----+-----+-----+------------+------------+
    |Total                      |          |   0|  428| 1664|         758|         984|
    +---------------------------+----------+----+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         13|    1|         13|
    |ap_done           |   9|          2|    1|          2|
    |inStream_x_blk_n  |   9|          2|    1|          2|
    |inStream_y_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  92|         19|    4|         19|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |F2_1_reg_1024            |  12|   0|   12|          0|
    |F2_reg_982               |  12|   0|   12|          0|
    |add_ln626_1_reg_1234     |  11|   0|   11|          0|
    |add_ln626_reg_1214       |  11|   0|   11|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ashr_ln621_1_reg_1199    |  54|   0|   54|          0|
    |ashr_ln621_reg_1189      |  54|   0|   54|          0|
    |exp_tmp_1_reg_955        |  11|   0|   11|          0|
    |exp_tmp_reg_934          |  11|   0|   11|          0|
    |icmp_ln1696_1_reg_1286   |   1|   0|    1|          0|
    |icmp_ln1696_reg_1278     |   1|   0|    1|          0|
    |icmp_ln606_1_reg_1017    |   1|   0|    1|          0|
    |icmp_ln606_reg_975       |   1|   0|    1|          0|
    |icmp_ln616_1_reg_1038    |   1|   0|    1|          0|
    |icmp_ln616_reg_996       |   1|   0|    1|          0|
    |icmp_ln617_1_reg_1112    |   1|   0|    1|          0|
    |icmp_ln617_reg_1062      |   1|   0|    1|          0|
    |icmp_ln620_1_reg_1169    |   1|   0|    1|          0|
    |icmp_ln620_reg_1149      |   1|   0|    1|          0|
    |icmp_ln626_1_reg_1124    |   1|   0|    1|          0|
    |icmp_ln626_reg_1074      |   1|   0|    1|          0|
    |icmp_ln629_1_reg_1134    |   1|   0|    1|          0|
    |icmp_ln629_reg_1084      |   1|   0|    1|          0|
    |icmp_ln630_1_reg_1164    |   1|   0|    1|          0|
    |icmp_ln630_2_reg_1139    |   1|   0|    1|          0|
    |icmp_ln630_3_reg_1184    |   1|   0|    1|          0|
    |icmp_ln630_reg_1089      |   1|   0|    1|          0|
    |icmp_ln638_1_reg_1129    |   1|   0|    1|          0|
    |icmp_ln638_reg_1079      |   1|   0|    1|          0|
    |inStream_x_read_reg_901  |  32|   0|   32|          0|
    |inStream_y_read_reg_907  |  32|   0|   32|          0|
    |man_V_2_reg_970          |  54|   0|   54|          0|
    |man_V_3_reg_1012         |  54|   0|   54|          0|
    |man_V_5_reg_1049         |  54|   0|   54|          0|
    |man_V_reg_1099           |  54|   0|   54|          0|
    |or_ln420_1_reg_1239      |   1|   0|    1|          0|
    |or_ln420_reg_1219        |   1|   0|    1|          0|
    |p_Result_10_reg_928      |   1|   0|    1|          0|
    |p_Result_12_reg_949      |   1|   0|    1|          0|
    |p_Val2_2_reg_1209        |  16|   0|   16|          0|
    |p_Val2_5_reg_1229        |  16|   0|   16|          0|
    |p_Val2_6_reg_1259        |  16|   0|   16|          0|
    |r_3_reg_1273             |  16|   0|   16|          0|
    |select_ln606_reg_1249    |  16|   0|   16|          0|
    |select_ln617_1_reg_1244  |  16|   0|   16|          0|
    |select_ln617_reg_1224    |  16|   0|   16|          0|
    |sh_amt_1_reg_1106        |  12|   0|   12|          0|
    |sh_amt_reg_1056          |  12|   0|   12|          0|
    |shl_ln639_1_reg_1204     |  16|   0|   16|          0|
    |shl_ln639_reg_1194       |  16|   0|   16|          0|
    |sub_ln630_1_reg_1144     |   6|   0|    6|          0|
    |sub_ln630_reg_1094       |   6|   0|    6|          0|
    |tmp_9_reg_1268           |   1|   0|    1|          0|
    |trunc_ln590_1_reg_944    |  63|   0|   63|          0|
    |trunc_ln590_reg_923      |  63|   0|   63|          0|
    |trunc_ln600_1_reg_960    |  52|   0|   52|          0|
    |trunc_ln600_reg_939      |  52|   0|   52|          0|
    |trunc_ln610_1_reg_1033   |  11|   0|   11|          0|
    |trunc_ln610_reg_991      |  11|   0|   11|          0|
    |trunc_ln618_1_reg_1118   |  16|   0|   16|          0|
    |trunc_ln618_reg_1068     |  16|   0|   16|          0|
    |trunc_ln630_1_reg_1044   |   6|   0|    6|          0|
    |trunc_ln630_reg_1002     |   6|   0|    6|          0|
    |zext_ln604_1_reg_1007    |  52|   0|   54|          2|
    |zext_ln604_reg_965       |  52|   0|   54|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1074|   0| 1078|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|     ini_trans|  return value|
|ap_return_0                |  out|   16|  ap_ctrl_hs|     ini_trans|  return value|
|ap_return_1                |  out|   16|  ap_ctrl_hs|     ini_trans|  return value|
|ap_return_2                |  out|   16|  ap_ctrl_hs|     ini_trans|  return value|
|inStream_x_dout            |   in|   32|     ap_fifo|    inStream_x|       pointer|
|inStream_x_num_data_valid  |   in|    2|     ap_fifo|    inStream_x|       pointer|
|inStream_x_fifo_cap        |   in|    2|     ap_fifo|    inStream_x|       pointer|
|inStream_x_empty_n         |   in|    1|     ap_fifo|    inStream_x|       pointer|
|inStream_x_read            |  out|    1|     ap_fifo|    inStream_x|       pointer|
|inStream_y_dout            |   in|   32|     ap_fifo|    inStream_y|       pointer|
|inStream_y_num_data_valid  |   in|    2|     ap_fifo|    inStream_y|       pointer|
|inStream_y_fifo_cap        |   in|    2|     ap_fifo|    inStream_y|       pointer|
|inStream_y_empty_n         |   in|    1|     ap_fifo|    inStream_y|       pointer|
|inStream_y_read            |  out|    1|     ap_fifo|    inStream_y|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 13 [1/1] (1.95ns)   --->   "%inStream_x_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_x" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'inStream_x_read' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.95ns)   --->   "%inStream_y_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_y" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'inStream_y_read' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %inStream_x_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [3/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 16 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = bitcast i32 %inStream_y_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'bitcast' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 18 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 19 [2/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 19 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 20 [2/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 20 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 21 [1/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 21 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 22 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 23 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 24 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 25 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 26 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 27 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 28 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 29 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 30 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 31 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 32 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 33 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 34 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_11"   --->   Operation 35 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 36 'sub' 'man_V_2' <Predicate = (p_Result_10)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 37 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 38 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln610 = trunc i12 %F2"   --->   Operation 39 'trunc' 'trunc_ln610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 13"   --->   Operation 40 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln630 = trunc i12 %F2"   --->   Operation 41 'trunc' 'trunc_ln630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 42 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 43 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_13"   --->   Operation 44 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 45 'sub' 'man_V_3' <Predicate = (p_Result_12)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 46 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 47 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln610_1 = trunc i12 %F2_1"   --->   Operation 48 'trunc' 'trunc_ln610_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 13"   --->   Operation 49 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln630_1 = trunc i12 %F2_1"   --->   Operation 50 'trunc' 'trunc_ln630_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.79>
ST_6 : Operation 51 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_10, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 51 'select' 'man_V_5' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4083"   --->   Operation 52 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 13, i12 %F2"   --->   Operation 53 'sub' 'sub_ln616' <Predicate = (!icmp_ln616 & !icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 54 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 13"   --->   Operation 55 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_5"   --->   Operation 56 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln626 = icmp_sgt  i12 %add_ln616, i12 54"   --->   Operation 57 'icmp' 'icmp_ln626' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 58 'partselect' 'tmp_4' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln638 = icmp_eq  i8 %tmp_4, i8 0"   --->   Operation 59 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.99ns)   --->   "%icmp_ln629 = icmp_sgt  i12 %F2, i12 14"   --->   Operation 60 'icmp' 'icmp_ln629' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.54ns)   --->   "%add_ln630 = add i12 %F2, i12 4081"   --->   Operation 61 'add' 'add_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.99ns)   --->   "%icmp_ln630 = icmp_sgt  i12 %add_ln630, i12 53"   --->   Operation 62 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.82ns)   --->   "%sub_ln630 = sub i6 4, i6 %trunc_ln630"   --->   Operation 63 'sub' 'sub_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_12, i54 %man_V_3, i54 %zext_ln604_1"   --->   Operation 64 'select' 'man_V' <Predicate = (!icmp_ln606_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4083"   --->   Operation 65 'add' 'add_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 13, i12 %F2_1"   --->   Operation 66 'sub' 'sub_ln616_1' <Predicate = (!icmp_ln616_1 & !icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 67 'select' 'sh_amt_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 13"   --->   Operation 68 'icmp' 'icmp_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln618_1 = trunc i54 %man_V"   --->   Operation 69 'trunc' 'trunc_ln618_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln626_1 = icmp_sgt  i12 %add_ln616_1, i12 54"   --->   Operation 70 'icmp' 'icmp_ln626_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11"   --->   Operation 71 'partselect' 'tmp_8' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln638_1 = icmp_eq  i8 %tmp_8, i8 0"   --->   Operation 72 'icmp' 'icmp_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.99ns)   --->   "%icmp_ln629_1 = icmp_sgt  i12 %F2_1, i12 14"   --->   Operation 73 'icmp' 'icmp_ln629_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln630_1 = add i12 %F2_1, i12 4081"   --->   Operation 74 'add' 'add_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.99ns)   --->   "%icmp_ln630_2 = icmp_sgt  i12 %add_ln630_1, i12 53"   --->   Operation 75 'icmp' 'icmp_ln630_2' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.82ns)   --->   "%sub_ln630_1 = sub i6 4, i6 %trunc_ln630_1"   --->   Operation 76 'sub' 'sub_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 77 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 78 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 79 'zext' 'zext_ln621' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.88ns)   --->   "%ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621"   --->   Operation 80 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 81 'trunc' 'sext_ln616cast' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (3.08ns)   --->   "%shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast"   --->   Operation 82 'shl' 'shl_ln639' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%select_ln630 = select i1 %icmp_ln630, i6 0, i6 %sub_ln630"   --->   Operation 83 'select' 'select_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%zext_ln630 = zext i6 %select_ln630"   --->   Operation 84 'zext' 'zext_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%lshr_ln630 = lshr i54 18014398509481983, i54 %zext_ln630"   --->   Operation 85 'lshr' 'lshr_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%p_Result_3 = and i54 %man_V_5, i54 %lshr_ln630"   --->   Operation 86 'and' 'p_Result_3' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln630_1 = icmp_ne  i54 %p_Result_3, i54 0"   --->   Operation 87 'icmp' 'icmp_ln630_1' <Predicate = (!icmp_ln606)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln616_1 = sext i12 %sh_amt_1"   --->   Operation 88 'sext' 'sext_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 89 'icmp' 'icmp_ln620_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln621_1 = zext i32 %sext_ln616_1"   --->   Operation 90 'zext' 'zext_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.88ns)   --->   "%ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1"   --->   Operation 91 'ashr' 'ashr_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln616_1cast = trunc i32 %sext_ln616_1"   --->   Operation 92 'trunc' 'sext_ln616_1cast' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.08ns)   --->   "%shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast"   --->   Operation 93 'shl' 'shl_ln639_1' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%select_ln630_1 = select i1 %icmp_ln630_2, i6 0, i6 %sub_ln630_1"   --->   Operation 94 'select' 'select_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%zext_ln630_1 = zext i6 %select_ln630_1"   --->   Operation 95 'zext' 'zext_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%lshr_ln630_1 = lshr i54 18014398509481983, i54 %zext_ln630_1"   --->   Operation 96 'lshr' 'lshr_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%p_Result_8 = and i54 %man_V, i54 %lshr_ln630_1"   --->   Operation 97 'and' 'p_Result_8' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln630_3 = icmp_ne  i54 %p_Result_8, i54 0"   --->   Operation 98 'icmp' 'icmp_ln630_3' <Predicate = (!icmp_ln606_1)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 99 [1/2] (3.88ns)   --->   "%ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621"   --->   Operation 99 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/2] (3.08ns)   --->   "%shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast"   --->   Operation 100 'shl' 'shl_ln639' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (3.88ns)   --->   "%ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1"   --->   Operation 101 'ashr' 'ashr_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/2] (3.08ns)   --->   "%shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast"   --->   Operation 102 'shl' 'shl_ln639_1' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.97>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_x_read, i32 31"   --->   Operation 103 'bitselect' 'tmp_3' <Predicate = (!icmp_ln620 & !icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%select_ln623 = select i1 %tmp_3, i16 65535, i16 0"   --->   Operation 104 'select' 'select_ln623' <Predicate = (!icmp_ln620 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 105 'trunc' 'trunc_ln621' <Predicate = (icmp_ln620 & !icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %icmp_ln620, i16 %trunc_ln621, i16 %select_ln623"   --->   Operation 106 'select' 'p_Val2_2' <Predicate = (!icmp_ln606)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln420)   --->   "%p_Result_4 = trunc i16 %p_Val2_2"   --->   Operation 107 'trunc' 'p_Result_4' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i16 %shl_ln639, i16 0"   --->   Operation 108 'select' 'select_ln638' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln626 = add i11 %trunc_ln610, i11 2034"   --->   Operation 109 'add' 'add_ln626' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln420)   --->   "%r = and i1 %icmp_ln629, i1 %icmp_ln630_1"   --->   Operation 110 'and' 'r' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln420 = or i1 %p_Result_4, i1 %r"   --->   Operation 111 'or' 'or_ln420' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 112 'xor' 'xor_ln606' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 113 'and' 'and_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i16 %trunc_ln618, i16 %select_ln638"   --->   Operation 114 'select' 'select_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_y_read, i32 31"   --->   Operation 115 'bitselect' 'tmp_7' <Predicate = (!icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%select_ln623_1 = select i1 %tmp_7, i16 65535, i16 0"   --->   Operation 116 'select' 'select_ln623_1' <Predicate = (!icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%trunc_ln621_1 = trunc i54 %ashr_ln621_1"   --->   Operation 117 'trunc' 'trunc_ln621_1' <Predicate = (icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %icmp_ln620_1, i16 %trunc_ln621_1, i16 %select_ln623_1"   --->   Operation 118 'select' 'p_Val2_5' <Predicate = (!icmp_ln606_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln420_1)   --->   "%p_Result_9 = trunc i16 %p_Val2_5"   --->   Operation 119 'trunc' 'p_Result_9' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%select_ln638_1 = select i1 %icmp_ln638_1, i16 %shl_ln639_1, i16 0"   --->   Operation 120 'select' 'select_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.63ns)   --->   "%add_ln626_1 = add i11 %trunc_ln610_1, i11 2034"   --->   Operation 121 'add' 'add_ln626_1' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln420_1)   --->   "%r_1 = and i1 %icmp_ln629_1, i1 %icmp_ln630_3"   --->   Operation 122 'and' 'r_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln420_1 = or i1 %p_Result_9, i1 %r_1"   --->   Operation 123 'or' 'or_ln420_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 124 'xor' 'xor_ln606_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 125 'and' 'and_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln617_1 = select i1 %and_ln617_1, i16 %trunc_ln618_1, i16 %select_ln638_1"   --->   Operation 126 'select' 'select_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.05>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln626 = zext i11 %add_ln626"   --->   Operation 127 'zext' 'zext_ln626' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_5, i32 %zext_ln626"   --->   Operation 128 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%qb = select i1 %icmp_ln626, i1 %p_Result_10, i1 %p_Result_s"   --->   Operation 129 'select' 'qb' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%and_ln420 = and i1 %or_ln420, i1 %qb"   --->   Operation 130 'and' 'and_ln420' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln423 = zext i1 %and_ln420"   --->   Operation 131 'zext' 'zext_ln423' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423 = add i16 %p_Val2_2, i16 %zext_ln423"   --->   Operation 132 'add' 'add_ln423' <Predicate = (!icmp_ln606)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 133 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 134 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 135 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%select_ln616 = select i1 %and_ln616, i16 %add_ln423, i16 %select_ln617"   --->   Operation 136 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln606 = select i1 %icmp_ln606, i16 0, i16 %select_ln616"   --->   Operation 137 'select' 'select_ln606' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%zext_ln626_1 = zext i11 %add_ln626_1"   --->   Operation 138 'zext' 'zext_ln626_1' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln626_1"   --->   Operation 139 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%qb_1 = select i1 %icmp_ln626_1, i1 %p_Result_12, i1 %p_Result_5"   --->   Operation 140 'select' 'qb_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%and_ln420_1 = and i1 %or_ln420_1, i1 %qb_1"   --->   Operation 141 'and' 'and_ln420_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%zext_ln423_1 = zext i1 %and_ln420_1"   --->   Operation 142 'zext' 'zext_ln423_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423_1 = add i16 %p_Val2_5, i16 %zext_ln423_1"   --->   Operation 143 'add' 'add_ln423_1' <Predicate = (!icmp_ln606_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 144 'or' 'or_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 145 'xor' 'xor_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%and_ln616_1 = and i1 %icmp_ln616_1, i1 %xor_ln617_1"   --->   Operation 146 'and' 'and_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%select_ln616_2 = select i1 %and_ln616_1, i16 %add_ln423_1, i16 %select_ln617_1"   --->   Operation 147 'select' 'select_ln616_2' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %icmp_ln606_1, i16 0, i16 %select_ln616_2"   --->   Operation 148 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15" [cordiccart2pol.cpp:42]   --->   Operation 149 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.41>
ST_11 : Operation 150 [1/1] (0.99ns)   --->   "%r_3 = xor i16 %p_Val2_6, i16 65535"   --->   Operation 150 'xor' 'r_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.42ns)   --->   "%icmp_ln1696 = icmp_slt  i16 %select_ln606, i16 %r_3"   --->   Operation 151 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.42ns)   --->   "%icmp_ln1696_1 = icmp_slt  i16 %select_ln606, i16 %p_Val2_6"   --->   Operation 152 'icmp' 'icmp_ln1696_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.97ns)   --->   "%xor_ln42 = xor i1 %tmp_9, i1 1" [cordiccart2pol.cpp:42]   --->   Operation 153 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %xor_ln42" [cordiccart2pol.cpp:42]   --->   Operation 154 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%ini_phase_V_addr = getelementptr i16 %ini_phase_V, i64 0, i64 %zext_ln42" [cordiccart2pol.cpp:42]   --->   Operation 155 'getelementptr' 'ini_phase_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (2.32ns)   --->   "%ini_phase_V_load = load i2 %ini_phase_V_addr" [cordiccart2pol.cpp:42]   --->   Operation 156 'load' 'ini_phase_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node r_4)   --->   "%r_2 = xor i16 %select_ln606, i16 65535"   --->   Operation 163 'xor' 'r_2' <Predicate = (icmp_ln1696_1 & !icmp_ln1696)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %icmp_ln1696_1, i16 %p_Val2_6, i16 %select_ln606" [cordiccart2pol.cpp:49]   --->   Operation 164 'select' 'p_Val2_7' <Predicate = (!icmp_ln1696)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_4 = select i1 %icmp_ln1696_1, i16 %r_2, i16 %p_Val2_6" [cordiccart2pol.cpp:49]   --->   Operation 165 'select' 'r_4' <Predicate = (!icmp_ln1696)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_5)   --->   "%select_ln42 = select i1 %icmp_ln1696_1, i16 12868, i16 0" [cordiccart2pol.cpp:42]   --->   Operation 166 'select' 'select_ln42' <Predicate = (!icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 167 [1/2] (2.32ns)   --->   "%ini_phase_V_load = load i2 %ini_phase_V_addr" [cordiccart2pol.cpp:42]   --->   Operation 167 'load' 'ini_phase_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_12 : Operation 168 [1/1] (0.97ns)   --->   "%and_ln1696 = and i1 %icmp_ln1696, i1 %icmp_ln1696_1"   --->   Operation 168 'and' 'and_ln1696' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_1)   --->   "%select_ln1696 = select i1 %and_ln1696, i16 %p_Val2_6, i16 %select_ln606"   --->   Operation 169 'select' 'select_ln1696' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_1 = select i1 %icmp_ln1696, i16 %select_ln1696, i16 %r_4"   --->   Operation 170 'select' 'select_ln1696_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_3)   --->   "%select_ln1696_2 = select i1 %and_ln1696, i16 %select_ln606, i16 %r_3"   --->   Operation 171 'select' 'select_ln1696_2' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_3 = select i1 %icmp_ln1696, i16 %select_ln1696_2, i16 %p_Val2_7"   --->   Operation 172 'select' 'select_ln1696_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_5)   --->   "%select_ln1696_4 = select i1 %and_ln1696, i16 %ini_phase_V_load, i16 52668"   --->   Operation 173 'select' 'select_ln1696_4' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_5 = select i1 %icmp_ln1696, i16 %select_ln1696_4, i16 %select_ln42"   --->   Operation 174 'select' 'select_ln1696_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %select_ln1696_3"   --->   Operation 175 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %select_ln1696_1"   --->   Operation 176 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %select_ln1696_5"   --->   Operation 177 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln1696 = ret i48 %mrv_2"   --->   Operation 178 'ret' 'ret_ln1696' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ini_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inStream_x_read   (read          ) [ 0011111111000]
inStream_y_read   (read          ) [ 0011111111000]
tmp               (bitcast       ) [ 0001100000000]
tmp_5             (bitcast       ) [ 0001100000000]
d                 (fpext         ) [ 0000000000000]
ireg              (bitcast       ) [ 0000000000000]
trunc_ln590       (trunc         ) [ 0000010000000]
p_Result_10       (bitselect     ) [ 0000011111100]
exp_tmp           (partselect    ) [ 0000010000000]
trunc_ln600       (trunc         ) [ 0000010000000]
d_1               (fpext         ) [ 0000000000000]
ireg_1            (bitcast       ) [ 0000000000000]
trunc_ln590_1     (trunc         ) [ 0000010000000]
p_Result_12       (bitselect     ) [ 0000011111100]
exp_tmp_1         (partselect    ) [ 0000010000000]
trunc_ln600_1     (trunc         ) [ 0000010000000]
zext_ln501        (zext          ) [ 0000000000000]
p_Result_11       (bitconcatenate) [ 0000000000000]
zext_ln604        (zext          ) [ 0000001000000]
man_V_2           (sub           ) [ 0000001000000]
icmp_ln606        (icmp          ) [ 0000001111100]
F2                (sub           ) [ 0000001000000]
trunc_ln610       (trunc         ) [ 0000001111000]
icmp_ln616        (icmp          ) [ 0000001111100]
trunc_ln630       (trunc         ) [ 0000001000000]
zext_ln501_1      (zext          ) [ 0000000000000]
p_Result_13       (bitconcatenate) [ 0000000000000]
zext_ln604_1      (zext          ) [ 0000001000000]
man_V_3           (sub           ) [ 0000001000000]
icmp_ln606_1      (icmp          ) [ 0000001111100]
F2_1              (sub           ) [ 0000001000000]
trunc_ln610_1     (trunc         ) [ 0000001111000]
icmp_ln616_1      (icmp          ) [ 0000001111100]
trunc_ln630_1     (trunc         ) [ 0000001000000]
man_V_5           (select        ) [ 0000000111100]
add_ln616         (add           ) [ 0000000000000]
sub_ln616         (sub           ) [ 0000000000000]
sh_amt            (select        ) [ 0000000100000]
icmp_ln617        (icmp          ) [ 0000000111100]
trunc_ln618       (trunc         ) [ 0000000111000]
icmp_ln626        (icmp          ) [ 0000000111100]
tmp_4             (partselect    ) [ 0000000000000]
icmp_ln638        (icmp          ) [ 0000000111000]
icmp_ln629        (icmp          ) [ 0000000111000]
add_ln630         (add           ) [ 0000000000000]
icmp_ln630        (icmp          ) [ 0000000100000]
sub_ln630         (sub           ) [ 0000000100000]
man_V             (select        ) [ 0000000111100]
add_ln616_1       (add           ) [ 0000000000000]
sub_ln616_1       (sub           ) [ 0000000000000]
sh_amt_1          (select        ) [ 0000000100000]
icmp_ln617_1      (icmp          ) [ 0000000111100]
trunc_ln618_1     (trunc         ) [ 0000000111000]
icmp_ln626_1      (icmp          ) [ 0000000111100]
tmp_8             (partselect    ) [ 0000000000000]
icmp_ln638_1      (icmp          ) [ 0000000111000]
icmp_ln629_1      (icmp          ) [ 0000000111000]
add_ln630_1       (add           ) [ 0000000000000]
icmp_ln630_2      (icmp          ) [ 0000000100000]
sub_ln630_1       (sub           ) [ 0000000100000]
sext_ln616        (sext          ) [ 0000000000000]
icmp_ln620        (icmp          ) [ 0000000011000]
zext_ln621        (zext          ) [ 0000000010000]
sext_ln616cast    (trunc         ) [ 0000000010000]
select_ln630      (select        ) [ 0000000000000]
zext_ln630        (zext          ) [ 0000000000000]
lshr_ln630        (lshr          ) [ 0000000000000]
p_Result_3        (and           ) [ 0000000000000]
icmp_ln630_1      (icmp          ) [ 0000000011000]
sext_ln616_1      (sext          ) [ 0000000000000]
icmp_ln620_1      (icmp          ) [ 0000000011000]
zext_ln621_1      (zext          ) [ 0000000010000]
sext_ln616_1cast  (trunc         ) [ 0000000010000]
select_ln630_1    (select        ) [ 0000000000000]
zext_ln630_1      (zext          ) [ 0000000000000]
lshr_ln630_1      (lshr          ) [ 0000000000000]
p_Result_8        (and           ) [ 0000000000000]
icmp_ln630_3      (icmp          ) [ 0000000011000]
ashr_ln621        (ashr          ) [ 0000000001000]
shl_ln639         (shl           ) [ 0000000001000]
ashr_ln621_1      (ashr          ) [ 0000000001000]
shl_ln639_1       (shl           ) [ 0000000001000]
tmp_3             (bitselect     ) [ 0000000000000]
select_ln623      (select        ) [ 0000000000000]
trunc_ln621       (trunc         ) [ 0000000000000]
p_Val2_2          (select        ) [ 0000000000100]
p_Result_4        (trunc         ) [ 0000000000000]
select_ln638      (select        ) [ 0000000000000]
add_ln626         (add           ) [ 0000000000100]
r                 (and           ) [ 0000000000000]
or_ln420          (or            ) [ 0000000000100]
xor_ln606         (xor           ) [ 0000000000000]
and_ln617         (and           ) [ 0000000000000]
select_ln617      (select        ) [ 0000000000100]
tmp_7             (bitselect     ) [ 0000000000000]
select_ln623_1    (select        ) [ 0000000000000]
trunc_ln621_1     (trunc         ) [ 0000000000000]
p_Val2_5          (select        ) [ 0000000000100]
p_Result_9        (trunc         ) [ 0000000000000]
select_ln638_1    (select        ) [ 0000000000000]
add_ln626_1       (add           ) [ 0000000000100]
r_1               (and           ) [ 0000000000000]
or_ln420_1        (or            ) [ 0000000000100]
xor_ln606_1       (xor           ) [ 0000000000000]
and_ln617_1       (and           ) [ 0000000000000]
select_ln617_1    (select        ) [ 0000000000100]
zext_ln626        (zext          ) [ 0000000000000]
p_Result_s        (bitselect     ) [ 0000000000000]
qb                (select        ) [ 0000000000000]
and_ln420         (and           ) [ 0000000000000]
zext_ln423        (zext          ) [ 0000000000000]
add_ln423         (add           ) [ 0000000000000]
or_ln617          (or            ) [ 0000000000000]
xor_ln617         (xor           ) [ 0000000000000]
and_ln616         (and           ) [ 0000000000000]
select_ln616      (select        ) [ 0000000000000]
select_ln606      (select        ) [ 0000000000011]
zext_ln626_1      (zext          ) [ 0000000000000]
p_Result_5        (bitselect     ) [ 0000000000000]
qb_1              (select        ) [ 0000000000000]
and_ln420_1       (and           ) [ 0000000000000]
zext_ln423_1      (zext          ) [ 0000000000000]
add_ln423_1       (add           ) [ 0000000000000]
or_ln617_1        (or            ) [ 0000000000000]
xor_ln617_1       (xor           ) [ 0000000000000]
and_ln616_1       (and           ) [ 0000000000000]
select_ln616_2    (select        ) [ 0000000000000]
p_Val2_6          (select        ) [ 0000000000011]
tmp_9             (bitselect     ) [ 0000000000010]
r_3               (xor           ) [ 0000000000001]
icmp_ln1696       (icmp          ) [ 0000000000001]
icmp_ln1696_1     (icmp          ) [ 0000000000001]
xor_ln42          (xor           ) [ 0000000000000]
zext_ln42         (zext          ) [ 0000000000000]
ini_phase_V_addr  (getelementptr ) [ 0000000000001]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
r_2               (xor           ) [ 0000000000000]
p_Val2_7          (select        ) [ 0000000000000]
r_4               (select        ) [ 0000000000000]
select_ln42       (select        ) [ 0000000000000]
ini_phase_V_load  (load          ) [ 0000000000000]
and_ln1696        (and           ) [ 0000000000000]
select_ln1696     (select        ) [ 0000000000000]
select_ln1696_1   (select        ) [ 0000000000000]
select_ln1696_2   (select        ) [ 0000000000000]
select_ln1696_3   (select        ) [ 0000000000000]
select_ln1696_4   (select        ) [ 0000000000000]
select_ln1696_5   (select        ) [ 0000000000000]
mrv               (insertvalue   ) [ 0000000000000]
mrv_1             (insertvalue   ) [ 0000000000000]
mrv_2             (insertvalue   ) [ 0000000000000]
ret_ln1696        (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ini_phase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ini_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="inStream_x_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inStream_x_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="inStream_y_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inStream_y_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ini_phase_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ini_phase_V_addr/11 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ini_phase_V_load/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_5_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ireg_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln590_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln590/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_10_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exp_tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln600_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ireg_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_1/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln590_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln590_1/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Result_12_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="exp_tmp_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_1/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln600_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln501_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="1"/>
<pin id="189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_11_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="53" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="52" slack="1"/>
<pin id="194" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln604_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="53" slack="0"/>
<pin id="199" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="man_V_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="53" slack="0"/>
<pin id="204" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln606_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="63" slack="1"/>
<pin id="209" dir="0" index="1" bw="63" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="F2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln610_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln610/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln616_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln630_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln630/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln501_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="1"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501_1/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Result_13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="53" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="52" slack="1"/>
<pin id="239" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln604_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="53" slack="0"/>
<pin id="244" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="man_V_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="53" slack="0"/>
<pin id="249" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_3/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln606_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="63" slack="1"/>
<pin id="254" dir="0" index="1" bw="63" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="F2_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln610_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln610_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln616_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616_1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln630_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln630_1/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="man_V_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2"/>
<pin id="279" dir="0" index="1" bw="54" slack="1"/>
<pin id="280" dir="0" index="2" bw="54" slack="1"/>
<pin id="281" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln616_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln616_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="1"/>
<pin id="290" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sh_amt_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="12" slack="0"/>
<pin id="295" dir="0" index="2" bw="12" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln617_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln618_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="54" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln618/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln626_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="0" index="3" bw="5" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln638_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln629_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="0" index="1" bw="12" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln629/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln630_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="1"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln630_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln630_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="1"/>
<pin id="349" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln630/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="man_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2"/>
<pin id="353" dir="0" index="1" bw="54" slack="1"/>
<pin id="354" dir="0" index="2" bw="54" slack="1"/>
<pin id="355" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln616_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="1"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub_ln616_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="1"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sh_amt_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="0" index="2" bw="12" slack="0"/>
<pin id="370" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln617_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="0" index="1" bw="12" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln618_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="54" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln618_1/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln626_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="5" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln638_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638_1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln629_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln629_1/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln630_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="1"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630_1/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln630_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630_2/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln630_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="1"/>
<pin id="423" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln630_1/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln616_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln616/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln620_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="1"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln621_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="54" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln616cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln616cast/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln630_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="1"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln630/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln630_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="lshr_ln630_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln630/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="54" slack="1"/>
<pin id="469" dir="0" index="1" bw="54" slack="0"/>
<pin id="470" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln630_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="54" slack="0"/>
<pin id="474" dir="0" index="1" bw="54" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630_1/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln616_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln616_1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln620_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="1"/>
<pin id="483" dir="0" index="1" bw="12" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620_1/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln621_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621_1/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="54" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621_1/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln616_1cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln616_1cast/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639_1/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln630_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="6" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="1"/>
<pin id="508" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln630_1/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln630_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_1/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="lshr_ln630_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln630_1/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Result_8_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="54" slack="1"/>
<pin id="522" dir="0" index="1" bw="54" slack="0"/>
<pin id="523" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln630_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="54" slack="0"/>
<pin id="527" dir="0" index="1" bw="54" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630_3/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="8"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln623_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="16" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln623/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln621_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="54" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln621/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Val2_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="2"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_Result_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_4/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln638_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="3"/>
<pin id="562" dir="0" index="1" bw="16" slack="1"/>
<pin id="563" dir="0" index="2" bw="16" slack="0"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln626_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="4"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="r_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="3"/>
<pin id="573" dir="0" index="1" bw="1" slack="2"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln420_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln420/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln606_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="4"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln617_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="3"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln617_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="3"/>
<pin id="594" dir="0" index="2" bw="16" slack="0"/>
<pin id="595" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="8"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln623_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="16" slack="0"/>
<pin id="609" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln623_1/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln621_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="54" slack="1"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln621_1/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Val2_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="2"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="0" index="2" bw="16" slack="0"/>
<pin id="620" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_Result_9_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_9/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln638_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="3"/>
<pin id="629" dir="0" index="1" bw="16" slack="1"/>
<pin id="630" dir="0" index="2" bw="16" slack="0"/>
<pin id="631" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638_1/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln626_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="4"/>
<pin id="635" dir="0" index="1" bw="5" slack="0"/>
<pin id="636" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626_1/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="3"/>
<pin id="640" dir="0" index="1" bw="1" slack="2"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_1/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln420_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln420_1/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln606_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="4"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606_1/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln617_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="3"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617_1/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln617_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="3"/>
<pin id="661" dir="0" index="2" bw="16" slack="0"/>
<pin id="662" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617_1/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln626_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln626/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_Result_s_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="54" slack="4"/>
<pin id="671" dir="0" index="2" bw="11" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="qb_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="4"/>
<pin id="677" dir="0" index="1" bw="1" slack="6"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln420_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln420/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln423_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln423_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln423/10 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln617_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="5"/>
<pin id="697" dir="0" index="1" bw="1" slack="4"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="xor_ln617_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln616_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="5"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln616/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln616_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="16" slack="0"/>
<pin id="713" dir="0" index="2" bw="16" slack="1"/>
<pin id="714" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln606_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="5"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="0" index="2" bw="16" slack="0"/>
<pin id="721" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln606/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln626_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln626_1/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="54" slack="4"/>
<pin id="730" dir="0" index="2" bw="11" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="qb_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="4"/>
<pin id="736" dir="0" index="1" bw="1" slack="6"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb_1/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln420_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln420_1/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln423_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423_1/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln423_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln423_1/10 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_ln617_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="5"/>
<pin id="756" dir="0" index="1" bw="1" slack="4"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617_1/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="xor_ln617_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617_1/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="and_ln616_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="5"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln616_1/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln616_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="0" index="2" bw="16" slack="1"/>
<pin id="773" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616_2/10 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Val2_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="5"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="0" index="2" bw="16" slack="0"/>
<pin id="780" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_9_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="791" class="1004" name="r_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="0" index="1" bw="16" slack="0"/>
<pin id="794" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_3/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln1696_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="1"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1696/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln1696_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="0" index="1" bw="16" slack="1"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1696_1/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="xor_ln42_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/11 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln42_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="r_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="2"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_2/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_Val2_7_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="0" index="1" bw="16" slack="2"/>
<pin id="823" dir="0" index="2" bw="16" slack="2"/>
<pin id="824" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/12 "/>
</bind>
</comp>

<comp id="825" class="1004" name="r_4_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="0" index="1" bw="16" slack="0"/>
<pin id="828" dir="0" index="2" bw="16" slack="2"/>
<pin id="829" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_4/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln42_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="0" index="1" bw="16" slack="0"/>
<pin id="834" dir="0" index="2" bw="16" slack="0"/>
<pin id="835" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln1696_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="1"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1696/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln1696_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="2"/>
<pin id="845" dir="0" index="2" bw="16" slack="2"/>
<pin id="846" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln1696_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="0" index="1" bw="16" slack="0"/>
<pin id="851" dir="0" index="2" bw="16" slack="0"/>
<pin id="852" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696_1/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="select_ln1696_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="2"/>
<pin id="858" dir="0" index="2" bw="16" slack="1"/>
<pin id="859" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696_2/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln1696_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="16" slack="0"/>
<pin id="865" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696_3/12 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln1696_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="0" index="2" bw="16" slack="0"/>
<pin id="872" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696_4/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln1696_5_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="0" index="1" bw="16" slack="0"/>
<pin id="879" dir="0" index="2" bw="16" slack="0"/>
<pin id="880" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1696_5/12 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mrv_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="48" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="0"/>
<pin id="886" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/12 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="48" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="0"/>
<pin id="892" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/12 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="48" slack="0"/>
<pin id="897" dir="0" index="1" bw="16" slack="0"/>
<pin id="898" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/12 "/>
</bind>
</comp>

<comp id="901" class="1005" name="inStream_x_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inStream_x_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="inStream_y_read_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inStream_y_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_5_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="923" class="1005" name="trunc_ln590_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="63" slack="1"/>
<pin id="925" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln590 "/>
</bind>
</comp>

<comp id="928" class="1005" name="p_Result_10_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="934" class="1005" name="exp_tmp_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="1"/>
<pin id="936" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln600_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="52" slack="1"/>
<pin id="941" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln600 "/>
</bind>
</comp>

<comp id="944" class="1005" name="trunc_ln590_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="63" slack="1"/>
<pin id="946" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln590_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_Result_12_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="955" class="1005" name="exp_tmp_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="11" slack="1"/>
<pin id="957" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="trunc_ln600_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="52" slack="1"/>
<pin id="962" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln600_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="zext_ln604_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="54" slack="1"/>
<pin id="967" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln604 "/>
</bind>
</comp>

<comp id="970" class="1005" name="man_V_2_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="54" slack="1"/>
<pin id="972" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln606_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln606 "/>
</bind>
</comp>

<comp id="982" class="1005" name="F2_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="12" slack="1"/>
<pin id="984" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="991" class="1005" name="trunc_ln610_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="4"/>
<pin id="993" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln610 "/>
</bind>
</comp>

<comp id="996" class="1005" name="icmp_ln616_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln616 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="trunc_ln630_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="6" slack="1"/>
<pin id="1004" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln630 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="zext_ln604_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="54" slack="1"/>
<pin id="1009" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln604_1 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="man_V_3_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="54" slack="1"/>
<pin id="1014" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_3 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="icmp_ln606_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln606_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="F2_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="1"/>
<pin id="1026" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="trunc_ln610_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="4"/>
<pin id="1035" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln610_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="icmp_ln616_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln616_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="trunc_ln630_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="1"/>
<pin id="1046" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln630_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="man_V_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="54" slack="1"/>
<pin id="1051" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="sh_amt_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="12" slack="1"/>
<pin id="1058" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln617_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="3"/>
<pin id="1064" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln617 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln618_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln618 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="icmp_ln626_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="3"/>
<pin id="1076" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln626 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="icmp_ln638_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln638 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="icmp_ln629_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="3"/>
<pin id="1086" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln629 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln630_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sub_ln630_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="1"/>
<pin id="1096" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln630 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="man_V_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="54" slack="1"/>
<pin id="1101" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sh_amt_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="1"/>
<pin id="1108" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="icmp_ln617_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="3"/>
<pin id="1114" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln617_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="trunc_ln618_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln618_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln626_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="3"/>
<pin id="1126" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln626_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="icmp_ln638_1_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln638_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="icmp_ln629_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="3"/>
<pin id="1136" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln629_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="icmp_ln630_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="sub_ln630_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="6" slack="1"/>
<pin id="1146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln630_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="icmp_ln620_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="2"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln620 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="zext_ln621_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="54" slack="1"/>
<pin id="1156" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln621 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="sext_ln616cast_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="1"/>
<pin id="1161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln616cast "/>
</bind>
</comp>

<comp id="1164" class="1005" name="icmp_ln630_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="2"/>
<pin id="1166" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln630_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln620_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="2"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln620_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="zext_ln621_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="54" slack="1"/>
<pin id="1176" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln621_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="sext_ln616_1cast_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="1"/>
<pin id="1181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln616_1cast "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln630_3_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="2"/>
<pin id="1186" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln630_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="ashr_ln621_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="54" slack="1"/>
<pin id="1191" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln621 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="shl_ln639_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="1"/>
<pin id="1196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln639 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="ashr_ln621_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="54" slack="1"/>
<pin id="1201" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln621_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="shl_ln639_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln639_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="p_Val2_2_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="1"/>
<pin id="1211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="add_ln626_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="11" slack="1"/>
<pin id="1216" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln626 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="or_ln420_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln420 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="select_ln617_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="1"/>
<pin id="1226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln617 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_Val2_5_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="add_ln626_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="1"/>
<pin id="1236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln626_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="or_ln420_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln420_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="select_ln617_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln617_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="select_ln606_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="1"/>
<pin id="1251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln606 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="p_Val2_6_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="1"/>
<pin id="1261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="tmp_9_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="r_3_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="1"/>
<pin id="1275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln1696_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1696 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="icmp_ln1696_1_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1696_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="ini_phase_V_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="2" slack="1"/>
<pin id="1296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ini_phase_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="127" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="127" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="116" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="157" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="157" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="157" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="187" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="212" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="232" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="257" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="282" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="277" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="282" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="292" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="328"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="356" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="351" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="356" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="366" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="402"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="425" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="22" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="485"><net_src comp="32" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="478" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="478" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="22" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="538" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="60" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="62" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="556" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="20" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="560" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="56" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="60" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="605" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="626"><net_src comp="616" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="60" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="637"><net_src comp="62" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="646"><net_src comp="623" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="627" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="673"><net_src comp="64" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="668" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="685"><net_src comp="675" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="20" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="690" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="60" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="710" pin="3"/><net_sink comp="717" pin=2"/></net>

<net id="732"><net_src comp="64" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="734" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="20" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="749" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="60" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="769" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="66" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="776" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="68" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="58" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="809"><net_src comp="20" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="819"><net_src comp="58" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="830"><net_src comp="815" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="82" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="60" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="825" pin="3"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="838" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="866"><net_src comp="855" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="820" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="838" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="107" pin="3"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="84" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="868" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="831" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="86" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="861" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="848" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="876" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="88" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="910"><net_src comp="94" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="916"><net_src comp="119" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="921"><net_src comp="123" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="926"><net_src comp="131" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="931"><net_src comp="135" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="937"><net_src comp="143" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="942"><net_src comp="153" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="947"><net_src comp="161" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="952"><net_src comp="165" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="958"><net_src comp="173" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="963"><net_src comp="183" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="968"><net_src comp="197" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="973"><net_src comp="201" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="978"><net_src comp="207" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="985"><net_src comp="212" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="989"><net_src comp="982" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="994"><net_src comp="218" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="999"><net_src comp="222" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1005"><net_src comp="228" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1010"><net_src comp="242" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1015"><net_src comp="246" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1020"><net_src comp="252" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1027"><net_src comp="257" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1031"><net_src comp="1024" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1036"><net_src comp="263" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1041"><net_src comp="267" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1047"><net_src comp="273" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1052"><net_src comp="277" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1059"><net_src comp="292" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1065"><net_src comp="299" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1071"><net_src comp="304" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1077"><net_src comp="308" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1082"><net_src comp="324" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1087"><net_src comp="330" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1092"><net_src comp="340" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1097"><net_src comp="346" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1102"><net_src comp="351" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1109"><net_src comp="366" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1115"><net_src comp="373" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1121"><net_src comp="378" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1127"><net_src comp="382" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1132"><net_src comp="398" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1137"><net_src comp="404" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1142"><net_src comp="414" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1147"><net_src comp="420" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1152"><net_src comp="428" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1157"><net_src comp="433" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1162"><net_src comp="442" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1167"><net_src comp="472" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1172"><net_src comp="481" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1177"><net_src comp="486" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1182"><net_src comp="495" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1187"><net_src comp="525" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1192"><net_src comp="437" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1197"><net_src comp="446" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1202"><net_src comp="490" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1207"><net_src comp="499" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1212"><net_src comp="549" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1217"><net_src comp="566" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1222"><net_src comp="575" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1227"><net_src comp="591" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1232"><net_src comp="616" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1237"><net_src comp="633" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1242"><net_src comp="642" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1247"><net_src comp="658" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1252"><net_src comp="717" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1256"><net_src comp="1249" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="1257"><net_src comp="1249" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="1258"><net_src comp="1249" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1262"><net_src comp="776" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1271"><net_src comp="783" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1276"><net_src comp="791" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1281"><net_src comp="796" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1285"><net_src comp="1278" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1289"><net_src comp="801" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1293"><net_src comp="1286" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1297"><net_src comp="100" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStream_x | {}
	Port: inStream_y | {}
	Port: ini_phase_V | {}
 - Input state : 
	Port: ini_trans : inStream_x | {1 }
	Port: ini_trans : inStream_y | {1 }
	Port: ini_trans : ini_phase_V | {11 12 }
  - Chain level:
	State 1
	State 2
		d : 1
		d_1 : 1
	State 3
	State 4
		ireg : 1
		trunc_ln590 : 2
		p_Result_10 : 2
		exp_tmp : 2
		trunc_ln600 : 2
		ireg_1 : 1
		trunc_ln590_1 : 2
		p_Result_12 : 2
		exp_tmp_1 : 2
		trunc_ln600_1 : 2
	State 5
		zext_ln604 : 1
		man_V_2 : 2
		F2 : 1
		trunc_ln610 : 2
		icmp_ln616 : 2
		trunc_ln630 : 2
		zext_ln604_1 : 1
		man_V_3 : 2
		F2_1 : 1
		trunc_ln610_1 : 2
		icmp_ln616_1 : 2
		trunc_ln630_1 : 2
	State 6
		sh_amt : 1
		trunc_ln618 : 1
		icmp_ln626 : 1
		tmp_4 : 2
		icmp_ln638 : 3
		icmp_ln630 : 1
		sh_amt_1 : 1
		trunc_ln618_1 : 1
		icmp_ln626_1 : 1
		tmp_8 : 2
		icmp_ln638_1 : 3
		icmp_ln630_2 : 1
	State 7
		zext_ln621 : 1
		ashr_ln621 : 2
		sext_ln616cast : 1
		shl_ln639 : 2
		zext_ln630 : 1
		lshr_ln630 : 2
		p_Result_3 : 3
		icmp_ln630_1 : 3
		zext_ln621_1 : 1
		ashr_ln621_1 : 2
		sext_ln616_1cast : 1
		shl_ln639_1 : 2
		zext_ln630_1 : 1
		lshr_ln630_1 : 2
		p_Result_8 : 3
		icmp_ln630_3 : 3
	State 8
	State 9
		select_ln623 : 1
		p_Val2_2 : 2
		p_Result_4 : 3
		or_ln420 : 4
		select_ln623_1 : 1
		p_Val2_5 : 2
		p_Result_9 : 3
		or_ln420_1 : 4
	State 10
		p_Result_s : 1
		qb : 2
		and_ln420 : 3
		zext_ln423 : 3
		add_ln423 : 4
		select_ln616 : 5
		select_ln606 : 6
		p_Result_5 : 1
		qb_1 : 2
		and_ln420_1 : 3
		zext_ln423_1 : 3
		add_ln423_1 : 4
		select_ln616_2 : 5
		p_Val2_6 : 6
		tmp_9 : 7
	State 11
		ini_phase_V_addr : 1
		ini_phase_V_load : 2
	State 12
		select_ln1696_1 : 1
		select_ln1696_3 : 1
		select_ln1696_5 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln1696 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   ashr   |         grp_fu_437         |   214   |   209   |
|          |         grp_fu_490         |   214   |   209   |
|----------|----------------------------|---------|---------|
|          |       man_V_5_fu_277       |    0    |    54   |
|          |        sh_amt_fu_292       |    0    |    12   |
|          |        man_V_fu_351        |    0    |    54   |
|          |       sh_amt_1_fu_366      |    0    |    12   |
|          |     select_ln630_fu_451    |    0    |    6    |
|          |    select_ln630_1_fu_504   |    0    |    6    |
|          |     select_ln623_fu_538    |    0    |    16   |
|          |       p_Val2_2_fu_549      |    0    |    16   |
|          |     select_ln638_fu_560    |    0    |    16   |
|          |     select_ln617_fu_591    |    0    |    16   |
|          |    select_ln623_1_fu_605   |    0    |    16   |
|          |       p_Val2_5_fu_616      |    0    |    16   |
|          |    select_ln638_1_fu_627   |    0    |    16   |
|          |    select_ln617_1_fu_658   |    0    |    16   |
|  select  |          qb_fu_675         |    0    |    2    |
|          |     select_ln616_fu_710    |    0    |    16   |
|          |     select_ln606_fu_717    |    0    |    16   |
|          |         qb_1_fu_734        |    0    |    2    |
|          |    select_ln616_2_fu_769   |    0    |    16   |
|          |       p_Val2_6_fu_776      |    0    |    16   |
|          |       p_Val2_7_fu_820      |    0    |    16   |
|          |         r_4_fu_825         |    0    |    16   |
|          |     select_ln42_fu_831     |    0    |    16   |
|          |    select_ln1696_fu_842    |    0    |    16   |
|          |   select_ln1696_1_fu_848   |    0    |    16   |
|          |   select_ln1696_2_fu_855   |    0    |    16   |
|          |   select_ln1696_3_fu_861   |    0    |    16   |
|          |   select_ln1696_4_fu_868   |    0    |    16   |
|          |   select_ln1696_5_fu_876   |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln606_fu_207     |    0    |    28   |
|          |      icmp_ln616_fu_222     |    0    |    12   |
|          |     icmp_ln606_1_fu_252    |    0    |    28   |
|          |     icmp_ln616_1_fu_267    |    0    |    12   |
|          |      icmp_ln617_fu_299     |    0    |    12   |
|          |      icmp_ln626_fu_308     |    0    |    12   |
|          |      icmp_ln638_fu_324     |    0    |    11   |
|          |      icmp_ln629_fu_330     |    0    |    12   |
|          |      icmp_ln630_fu_340     |    0    |    12   |
|   icmp   |     icmp_ln617_1_fu_373    |    0    |    12   |
|          |     icmp_ln626_1_fu_382    |    0    |    12   |
|          |     icmp_ln638_1_fu_398    |    0    |    11   |
|          |     icmp_ln629_1_fu_404    |    0    |    12   |
|          |     icmp_ln630_2_fu_414    |    0    |    12   |
|          |      icmp_ln620_fu_428     |    0    |    12   |
|          |     icmp_ln630_1_fu_472    |    0    |    25   |
|          |     icmp_ln620_1_fu_481    |    0    |    12   |
|          |     icmp_ln630_3_fu_525    |    0    |    25   |
|          |     icmp_ln1696_fu_796     |    0    |    13   |
|          |    icmp_ln1696_1_fu_801    |    0    |    13   |
|----------|----------------------------|---------|---------|
|    shl   |         grp_fu_446         |    76   |    49   |
|          |         grp_fu_499         |    76   |    49   |
|----------|----------------------------|---------|---------|
|          |       man_V_2_fu_201       |    0    |    60   |
|          |          F2_fu_212         |    0    |    12   |
|          |       man_V_3_fu_246       |    0    |    60   |
|    sub   |         F2_1_fu_257        |    0    |    12   |
|          |      sub_ln616_fu_287      |    0    |    12   |
|          |      sub_ln630_fu_346      |    0    |    14   |
|          |     sub_ln616_1_fu_361     |    0    |    12   |
|          |     sub_ln630_1_fu_420     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |      p_Result_3_fu_467     |    0    |    54   |
|          |      p_Result_8_fu_520     |    0    |    54   |
|          |          r_fu_571          |    0    |    2    |
|          |      and_ln617_fu_586      |    0    |    2    |
|          |         r_1_fu_638         |    0    |    2    |
|    and   |     and_ln617_1_fu_653     |    0    |    2    |
|          |      and_ln420_fu_681      |    0    |    2    |
|          |      and_ln616_fu_705      |    0    |    2    |
|          |     and_ln420_1_fu_740     |    0    |    2    |
|          |     and_ln616_1_fu_764     |    0    |    2    |
|          |      and_ln1696_fu_838     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      add_ln616_fu_282      |    0    |    12   |
|          |      add_ln630_fu_335      |    0    |    12   |
|          |     add_ln616_1_fu_356     |    0    |    12   |
|    add   |     add_ln630_1_fu_409     |    0    |    12   |
|          |      add_ln626_fu_566      |    0    |    12   |
|          |     add_ln626_1_fu_633     |    0    |    12   |
|          |      add_ln423_fu_690      |    0    |    23   |
|          |     add_ln423_1_fu_749     |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |      xor_ln606_fu_581      |    0    |    2    |
|          |     xor_ln606_1_fu_648     |    0    |    2    |
|          |      xor_ln617_fu_699      |    0    |    2    |
|    xor   |     xor_ln617_1_fu_758     |    0    |    2    |
|          |         r_3_fu_791         |    0    |    16   |
|          |       xor_ln42_fu_805      |    0    |    2    |
|          |         r_2_fu_815         |    0    |    16   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln630_fu_461     |    0    |    13   |
|          |     lshr_ln630_1_fu_514    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |       or_ln420_fu_575      |    0    |    2    |
|    or    |      or_ln420_1_fu_642     |    0    |    2    |
|          |       or_ln617_fu_695      |    0    |    2    |
|          |      or_ln617_1_fu_754     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | inStream_x_read_read_fu_88 |    0    |    0    |
|          | inStream_y_read_read_fu_94 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fpext  |         grp_fu_113         |    0    |    0    |
|          |         grp_fu_116         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln590_fu_131     |    0    |    0    |
|          |     trunc_ln600_fu_153     |    0    |    0    |
|          |    trunc_ln590_1_fu_161    |    0    |    0    |
|          |    trunc_ln600_1_fu_183    |    0    |    0    |
|          |     trunc_ln610_fu_218     |    0    |    0    |
|          |     trunc_ln630_fu_228     |    0    |    0    |
|          |    trunc_ln610_1_fu_263    |    0    |    0    |
|   trunc  |    trunc_ln630_1_fu_273    |    0    |    0    |
|          |     trunc_ln618_fu_304     |    0    |    0    |
|          |    trunc_ln618_1_fu_378    |    0    |    0    |
|          |    sext_ln616cast_fu_442   |    0    |    0    |
|          |   sext_ln616_1cast_fu_495  |    0    |    0    |
|          |     trunc_ln621_fu_546     |    0    |    0    |
|          |      p_Result_4_fu_556     |    0    |    0    |
|          |    trunc_ln621_1_fu_613    |    0    |    0    |
|          |      p_Result_9_fu_623     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     p_Result_10_fu_135     |    0    |    0    |
|          |     p_Result_12_fu_165     |    0    |    0    |
|          |        tmp_3_fu_531        |    0    |    0    |
| bitselect|        tmp_7_fu_598        |    0    |    0    |
|          |      p_Result_s_fu_668     |    0    |    0    |
|          |      p_Result_5_fu_727     |    0    |    0    |
|          |        tmp_9_fu_783        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       exp_tmp_fu_143       |    0    |    0    |
|partselect|      exp_tmp_1_fu_173      |    0    |    0    |
|          |        tmp_4_fu_314        |    0    |    0    |
|          |        tmp_8_fu_388        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln501_fu_187     |    0    |    0    |
|          |      zext_ln604_fu_197     |    0    |    0    |
|          |     zext_ln501_1_fu_232    |    0    |    0    |
|          |     zext_ln604_1_fu_242    |    0    |    0    |
|          |      zext_ln621_fu_433     |    0    |    0    |
|          |      zext_ln630_fu_457     |    0    |    0    |
|   zext   |     zext_ln621_1_fu_486    |    0    |    0    |
|          |     zext_ln630_1_fu_510    |    0    |    0    |
|          |      zext_ln626_fu_665     |    0    |    0    |
|          |      zext_ln423_fu_686     |    0    |    0    |
|          |     zext_ln626_1_fu_724    |    0    |    0    |
|          |     zext_ln423_1_fu_745    |    0    |    0    |
|          |      zext_ln42_fu_810      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|     p_Result_11_fu_190     |    0    |    0    |
|          |     p_Result_13_fu_235     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln616_fu_425     |    0    |    0    |
|          |     sext_ln616_1_fu_478    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_883         |    0    |    0    |
|insertvalue|        mrv_1_fu_889        |    0    |    0    |
|          |        mrv_2_fu_895        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   580   |   1814  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      F2_1_reg_1024      |   12   |
|        F2_reg_982       |   12   |
|   add_ln626_1_reg_1234  |   11   |
|    add_ln626_reg_1214   |   11   |
|  ashr_ln621_1_reg_1199  |   54   |
|   ashr_ln621_reg_1189   |   54   |
|    exp_tmp_1_reg_955    |   11   |
|     exp_tmp_reg_934     |   11   |
|  icmp_ln1696_1_reg_1286 |    1   |
|   icmp_ln1696_reg_1278  |    1   |
|  icmp_ln606_1_reg_1017  |    1   |
|    icmp_ln606_reg_975   |    1   |
|  icmp_ln616_1_reg_1038  |    1   |
|    icmp_ln616_reg_996   |    1   |
|  icmp_ln617_1_reg_1112  |    1   |
|   icmp_ln617_reg_1062   |    1   |
|  icmp_ln620_1_reg_1169  |    1   |
|   icmp_ln620_reg_1149   |    1   |
|  icmp_ln626_1_reg_1124  |    1   |
|   icmp_ln626_reg_1074   |    1   |
|  icmp_ln629_1_reg_1134  |    1   |
|   icmp_ln629_reg_1084   |    1   |
|  icmp_ln630_1_reg_1164  |    1   |
|  icmp_ln630_2_reg_1139  |    1   |
|  icmp_ln630_3_reg_1184  |    1   |
|   icmp_ln630_reg_1089   |    1   |
|  icmp_ln638_1_reg_1129  |    1   |
|   icmp_ln638_reg_1079   |    1   |
| inStream_x_read_reg_901 |   32   |
| inStream_y_read_reg_907 |   32   |
|ini_phase_V_addr_reg_1294|    2   |
|     man_V_2_reg_970     |   54   |
|     man_V_3_reg_1012    |   54   |
|     man_V_5_reg_1049    |   54   |
|      man_V_reg_1099     |   54   |
|   or_ln420_1_reg_1239   |    1   |
|    or_ln420_reg_1219    |    1   |
|   p_Result_10_reg_928   |    1   |
|   p_Result_12_reg_949   |    1   |
|    p_Val2_2_reg_1209    |   16   |
|    p_Val2_5_reg_1229    |   16   |
|    p_Val2_6_reg_1259    |   16   |
|       r_3_reg_1273      |   16   |
|  select_ln606_reg_1249  |   16   |
| select_ln617_1_reg_1244 |   16   |
|  select_ln617_reg_1224  |   16   |
|sext_ln616_1cast_reg_1179|   16   |
| sext_ln616cast_reg_1159 |   16   |
|    sh_amt_1_reg_1106    |   12   |
|     sh_amt_reg_1056     |   12   |
|   shl_ln639_1_reg_1204  |   16   |
|    shl_ln639_reg_1194   |   16   |
|   sub_ln630_1_reg_1144  |    6   |
|    sub_ln630_reg_1094   |    6   |
|      tmp_5_reg_918      |   32   |
|      tmp_9_reg_1268     |    1   |
|       tmp_reg_913       |   32   |
|  trunc_ln590_1_reg_944  |   63   |
|   trunc_ln590_reg_923   |   63   |
|  trunc_ln600_1_reg_960  |   52   |
|   trunc_ln600_reg_939   |   52   |
|  trunc_ln610_1_reg_1033 |   11   |
|   trunc_ln610_reg_991   |   11   |
|  trunc_ln618_1_reg_1118 |   16   |
|   trunc_ln618_reg_1068  |   16   |
|  trunc_ln630_1_reg_1044 |    6   |
|   trunc_ln630_reg_1002  |    6   |
|  zext_ln604_1_reg_1007  |   54   |
|    zext_ln604_reg_965   |   54   |
|  zext_ln621_1_reg_1174  |   54   |
|   zext_ln621_reg_1154   |   54   |
+-------------------------+--------+
|          Total          |  1271  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_116    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_437    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_446    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_490    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_499    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   324  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   580  |  1814  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   63   |
|  Register |    -   |  1271  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  1851  |  1877  |
+-----------+--------+--------+--------+
