#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Nov 10 07:22:19 2023
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 23)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 22)] Analyzing module rd_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v(line number: 23)] Analyzing module rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 22)] Analyzing module wr_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v(line number: 22)] Analyzing module wr_cmd_trans (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v(line number: 23)] Analyzing module wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 22)] Analyzing module wr_rd_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 2)] Analyzing module HDMA_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v(line number: 2)] Analyzing module HDMA_fifo_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v(line number: 3)] Analyzing module PDS_DDR3_WR (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v(line number: 2)] Analyzing module PDS_HDMA (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 22)] Analyzing module fram_buf (library work)
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 87)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v(line number: 1)] Analyzing module rgb_display (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 1)] Analyzing module video_block_move (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v(line number: 10)] Analyzing module video_timing_color (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 27)] Analyzing module hdmi_ddr_ov5640_top (library work)
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 156)] Convert attribute name from syn_keep to PAP_KEEP
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 157)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 100)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 1)] Analyzing module wr_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 1)] Analyzing module rd_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pattern_vg.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pattern_vg.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pattern_vg.v(line number: 22)] Analyzing module pattern_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v(line number: 1)] Analyzing module hdmi_in (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v(line number: 23)] Analyzing module key_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v(line number: 1)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v(line number: 1)] Analyzing module cmos_mix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/median_filter.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/median_filter.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/median_filter.v(line number: 20)] Analyzing module median_filter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/median_filter.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/mat_3x3.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/mat_3x3.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/mat_3x3.v(line number: 20)] Analyzing module mat_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/mat_3x3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_wr_fram_buf (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 417)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Analyzing module wr_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_rd_fram_buf (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 417)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Analyzing module rd_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_wr_fifo (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_6_wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v(line number: 16)] Analyzing module wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v(line number: 16)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_rd_fifo (library work)
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_6_rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v(line number: 16)] Analyzing module rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Analyzing module DDR3_50H (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 8)] Analyzing module DDR3_50H_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 7)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v(line number: 18)] Analyzing module ipml_rom_v1_5_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v
I: Verilog-0001: Analyzing file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v
I: Verilog-0002: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 17)] Analyzing module ipml_spram_v1_5_osd_rom (library work)
I: Found Verilog include file E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/osd_rom_init_param.v
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v successfully.
I: Module "hdmi_ddr_ov5640_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.844s wall, 0.172s user + 0.016s system = 0.188s CPU (3.9%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 27)] Elaborating module hdmi_ddr_ov5640_top
I: Module instance {hdmi_ddr_ov5640_top} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 165)] Elaborating instance u_pll
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 18)] Elaborating module pll
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 174)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 23)] Elaborating module ms72xx_ctl
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 69)] Elaborating instance ms7200_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 84)] Elaborating instance ms7210_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 110)] Elaborating instance iic_dri_rx
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v(line number: 145)] Elaborating instance iic_dri_tx
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top/ms72xx_ctl/iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 212)] Elaborating instance video_block_move
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 1)] Elaborating module video_block_move
I: Module instance {hdmi_ddr_ov5640_top/video_block_move} parameter value:
    H_DISP = 32'b00000000000000000000001010000000
    V_DISP = 32'b00000000000000000000001011010000
    VIDEO_CLK = 32'b00000100100011110100110000100000
    BLOCK_CLK = 32'b00000000000000000000000001100100
    SIDE_W = 32'b00000000000000000000000000101000
    BLOCK_W = 32'b00000000000000000000000001010000
    SCREEN_SIDE_COLOR = 24'b111111110000000011111111
    SCREEN_BKG_COLOR = 24'b111111111111111111111111
    MOVE_BLOCK_COLOR = 24'b111111111111111111111111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 34)] Elaborating instance u_video_timing_color
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v(line number: 10)] Elaborating module video_timing_color
I: Module instance {hdmi_ddr_ov5640_top/video_block_move/u_video_timing_color} parameter value:
    VIDEO_H = 32'b00000000000000000000001010000000
    VIDEO_V = 32'b00000000000000000000001011010000
    VIDEO_START_X = 32'b00000000000000000000000000000000
    VIDEO_START_Y = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v(line number: 61)] Elaborating instance u_rgb_display
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v(line number: 1)] Elaborating module rgb_display
I: Module instance {hdmi_ddr_ov5640_top/video_block_move/u_rgb_display} parameter value:
    H_DISP = 32'b00000000000000000000001010000000
    V_DISP = 32'b00000000000000000000001011010000
    VIDEO_CLK = 32'b00000100100011110100110000100000
    BLOCK_CLK = 32'b00000000000000000000000001100100
    SIDE_W = 32'b00000000000000000000000000101000
    BLOCK_W = 32'b00000000000000000000000001010000
    SCREEN_SIDE_COLOR = 24'b111111110000000011111111
    SCREEN_BKG_COLOR = 24'b111111111111111111111111
    MOVE_BLOCK_COLOR = 24'b111111111111111111111111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 223)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 235)] Elaborating instance coms1_reg_config
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Module instance {hdmi_ddr_ov5640_top/coms1_reg_config} parameter value:
    DISPAY_H = 32'b00000000000000000000001010000000
    DISPAY_V = 32'b00000000000000000000001011010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 44)] Elaborating instance u1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 250)] Elaborating instance coms2_reg_config
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Module instance {hdmi_ddr_ov5640_top/coms2_reg_config} parameter value:
    DISPAY_H = 32'b00000000000000000000001010000000
    DISPAY_V = 32'b00000000000000000000001011010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 271)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 65)] Elaborating instance u_GTP_IOCLKBUF
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 74)] Elaborating instance u_GTP_IOCLKDIV
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 287)] Elaborating instance cmos1_mix
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v(line number: 1)] Elaborating module cmos_mix
I: Module instance {hdmi_ddr_ov5640_top/cmos1_mix} parameter value:
    H_ACT = 12'b000101000000
    H_OFFSET = 12'b000100111111
    LEFT = 1'b1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 307)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 323)] Elaborating instance cmos2_mix
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v(line number: 1)] Elaborating module cmos_mix
I: Module instance {hdmi_ddr_ov5640_top/cmos2_mix} parameter value:
    H_ACT = 12'b000101000000
    H_OFFSET = 12'b000100111111
    LEFT = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 335)] Elaborating instance hdmi_in
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v(line number: 1)] Elaborating module hdmi_in
I: Module instance {hdmi_ddr_ov5640_top/hdmi_in} parameter value:
    H_ACT = 12'b001010000000
    V_ACT = 12'b001011010000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 370)] Elaborating instance fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 22)] Elaborating module fram_buf
I: Module instance {hdmi_ddr_ov5640_top/fram_buf} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    H_NUM = 12'b001010000000
    V_NUM = 12'b001011010000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 130)] Elaborating instance wr_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 22)] Elaborating module wr_buf
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 106)] Elaborating instance wr_cell1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 1)] Elaborating module wr_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_buf/wr_cell1} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 32'b00000000000000000000000101000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 16'b0000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 178)] Elaborating instance wr_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Elaborating module wr_fram_buf
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 157)] Elaborating instance U_ipml_sdpram_wr_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_wr_fram_buf
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 308)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 680)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 681)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 682)] Case condition never applies
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[2] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[3] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[20] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[21] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[38] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[39] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[56] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[57] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[74] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[75] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[92] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[93] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[110] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[111] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[128] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[129] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[146] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[147] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[148] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[149] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[150] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[151] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[152] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[153] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[154] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[155] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[156] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[157] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[158] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[159] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[160] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[161] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[164] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[165] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[166] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[167] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[168] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[169] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[170] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[171] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[172] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[173] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[174] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[175] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[176] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[177] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[178] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[179] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[182] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[183] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[184] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[185] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[186] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[187] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[188] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[189] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[190] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[191] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[192] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[193] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[194] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[195] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[196] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[197] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[200] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[201] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[202] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[203] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[204] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[205] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[206] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[207] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[208] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[209] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[210] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[211] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[212] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[213] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[214] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[215] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[218] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[219] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[220] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[221] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[222] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[223] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[224] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[225] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[226] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[227] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[228] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[229] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[230] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[231] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[232] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[233] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[236] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[237] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[238] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[239] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[240] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[241] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[242] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[243] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[244] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[245] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[246] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[247] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[248] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[249] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[250] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[251] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[254] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[255] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[256] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[257] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[258] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[259] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[260] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[261] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[262] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[263] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[264] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[265] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[266] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[267] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[268] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[269] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[272] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[273] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[274] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[275] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[276] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[277] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[278] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[279] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[280] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[281] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[282] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[283] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[284] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[285] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[286] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[287] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[152] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[161] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[170] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[179] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[188] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[197] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[206] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[215] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[224] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[233] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[242] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[251] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[260] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[269] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[278] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[287] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 138)] Elaborating instance wr_cell2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 1)] Elaborating module wr_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_buf/wr_cell2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 16'b0000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 178)] Elaborating instance wr_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Elaborating module wr_fram_buf
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v(line number: 170)] Elaborating instance wr_cell3
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v(line number: 1)] Elaborating module wr_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_buf/wr_cell3} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 32'b00000000000000000000000101000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 16'b0000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 188)] Elaborating instance rd_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 22)] Elaborating module rd_buf
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 206)] Elaborating instance rd_cell1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 1)] Elaborating module rd_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/rd_cell1} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 32'b00000000000000000000000101000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
    RAM_WIDTH = 16'b0000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 153)] Elaborating instance rd_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Elaborating module rd_fram_buf
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 157)] Elaborating instance U_ipml_sdpram_rd_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_rd_fram_buf
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 308)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 680)] Case condition never applies
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 239)] Elaborating instance rd_cell2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 1)] Elaborating module rd_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/rd_cell2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
    RAM_WIDTH = 16'b0000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 153)] Elaborating instance rd_fram_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Elaborating module rd_fram_buf
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 272)] Elaborating instance rd_cell3
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v(line number: 1)] Elaborating module rd_cell
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/rd_cell3} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 32'b00000000000000000000000101000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
    RAM_WIDTH = 16'b0000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v(line number: 326)] Elaborating instance u_osd_display
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v(line number: 1)] Elaborating module osd_display
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/u_osd_display} parameter value:
    OSD_WIDTH = 12'b000000010000
    OSD_HEGIHT = 12'b000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v(line number: 62)] Elaborating instance osd_rom_m0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v(line number: 16)] Elaborating module osd_rom
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.v(line number: 102)] Elaborating instance U_ipml_rom_osd_rom
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v(line number: 18)] Elaborating module ipml_rom_v1_5_osd_rom
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v(line number: 69)] Elaborating instance U_ipml_spram_osd_rom
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 17)] Elaborating module ipml_spram_v1_5_osd_rom
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 266)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 270)] Case condition never applies
W: Verilog-2038: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 274)] Case condition never applies
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 568)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[9] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[10] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[11] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[12] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[13] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[14] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[15] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[16] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[9] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[10] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[11] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[12] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[13] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[14] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[15] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[16] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_spram_v1_5_osd_rom.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_osd_rom(original module ipml_spram_v1_5_osd_rom) does not have a driver, tie it to 0
W: Verilog-2023: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v(line number: 69)] Give initial value 0 for the no drive pin wr_data in module instance hdmi_ddr_ov5640_top/fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom.U_ipml_spram_osd_rom
W: Verilog-2023: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/rtl/ipml_rom_v1_5_osd_rom.v(line number: 69)] Give initial value 0 for the no drive pin wr_byte_en in module instance hdmi_ddr_ov5640_top/fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom.U_ipml_spram_osd_rom
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v(line number: 218)] Elaborating instance wr_rd_ctrl_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 22)] Elaborating module wr_rd_ctrl_top
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_rd_ctrl_top} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 126)] Elaborating instance wr_cmd_trans
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v(line number: 22)] Elaborating module wr_cmd_trans
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_rd_ctrl_top/wr_cmd_trans} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 166)] Elaborating instance wr_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v(line number: 23)] Elaborating module wr_ctrl
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_rd_ctrl_top/wr_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v(line number: 213)] Elaborating instance rd_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v(line number: 23)] Elaborating module rd_ctrl
I: Module instance {hdmi_ddr_ov5640_top/fram_buf/wr_rd_ctrl_top/rd_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 432)] Elaborating instance sync_vg
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v(line number: 35)] Elaborating module sync_vg
I: Module instance {hdmi_ddr_ov5640_top/sync_vg} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    V_TOTAL = 12'b001011101110
    V_FP = 12'b000000000101
    V_BP = 12'b000000010100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b001011010000
    H_TOTAL = 12'b011001110010
    H_FP = 12'b000001101110
    H_BP = 12'b000011011100
    H_SYNC = 12'b000000101000
    H_ACT = 12'b010100000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 442)] Elaborating instance u_DDR3_50H
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Elaborating module DDR3_50H
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 265)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 272)] Elaborating instance u_clkbufg
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 288)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 306)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 316)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 324)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 332)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 341)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 350)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 385)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: Verilog-2010: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 460)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 8)] Elaborating module DDR3_50H_ddrphy_top
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 247)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 258)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 282)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 296)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 311)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 332)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 398)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 415)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 7)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 462)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 544)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 544)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 544)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 544)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 627)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 643)] Elaborating instance u_control_path_adj
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 685)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 685)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 685)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 685)] Elaborating instance u_ddc_ca
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 728)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 739)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 751)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 762)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 773)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 784)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 794)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 805)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 815)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 826)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 836)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 847)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 857)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 868)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 878)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 889)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 901)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 912)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 923)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 934)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 945)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 956)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 968)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 979)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 989)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1000)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1010)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1021)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1031)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1042)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1053)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1064)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1076)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1087)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1098)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1109)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1119)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1130)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1140)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1151)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1161)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1172)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1182)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1193)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1203)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1214)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1224)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1235)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1247)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1258)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 513)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 582)] Elaborating instance ddrphy_info
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top/ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 311)] Net ddrphy_dll_rst_n connected to input port of module instance hdmi_ddr_ov5640_top/u_DDR3_50H/u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 385)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance hdmi_ddr_ov5640_top/u_DDR3_50H.u_ipsxb_ddrc_top
W: Verilog-2024: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.v(line number: 7)] Give an initial value for the no drive output pin apb_int in graph of sdm module DDR3_50H
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v(line number: 532)] Elaborating instance key_ctl
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v(line number: 23)] Elaborating module key_ctl
I: Verilog-0004: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v(line number: 35)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {hdmi_ddr_ov5640_top/key_ctl/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0001
    BTN_DELAY = 20'b01111111111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.410s wall, 0.219s user + 0.062s system = 0.281s CPU (68.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.304s wall, 0.234s user + 0.000s system = 0.234s CPU (77.1%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 3.557s wall, 2.000s user + 0.750s system = 2.750s CPU (77.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.047s wall, 0.047s user + 0.000s system = 0.047s CPU (99.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.321s wall, 0.250s user + 0.000s system = 0.250s CPU (77.8%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM wr_port_fsm[1:0] inferred.
I: FSM test_wr_state_fsm[3:0] inferred.
I: FSM read_port_fsm[1:0] inferred.
I: FSM test_rd_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM main_state_fsm[2:0] inferred.
I: FSM init_state_fsm[4:0] inferred.
I: FSM wrlvl_state_fsm[4:0] inferred.
I: FSM rdcal_state_fsm[4:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.378s wall, 0.219s user + 0.062s system = 0.281s CPU (74.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N248_1 (bmsWIDEMUX).
I: Constant propagation done on N21[0] (bmsWIDEMUX).
I: Constant propagation done on N1111 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N58 (bmsWIDEMUX).
I: Constant propagation done on N66 (bmsWIDEMUX).
I: Constant propagation done on N73 (bmsWIDEMUX).
I: Constant propagation done on N80 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.578s wall, 0.359s user + 0.000s system = 0.359s CPU (62.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:16s
Action compile: CPU time elapsed is 0h:0m:6s
Action compile: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 10 07:22:33 2023
Action compile: Peak memory pool usage is 267 MB
