$date
	Thu Nov  5 18:56:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ha_tb $end
$scope module HA1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cout $end
$var wire 1 $ Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
1#
0$
0"
0!
#20
1$
1"
#30
0"
1!
#40
0#
0$
1"
#60
