{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681091407767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681091407768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 18:50:07 2023 " "Processing started: Sun Apr 09 18:50:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681091407768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091407768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_ronnyismael -c lab6_ronnyismael " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_ronnyismael -c lab6_ronnyismael" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091407768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681091408056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681091408056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine_fsm " "Found entity 1: vending_machine_fsm" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681091413990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091413990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vending_machine_tb.v(59) " "Verilog HDL warning at vending_machine_tb.v(59): extended using \"x\" or \"z\"" {  } { { "vending_machine_tb.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_tb.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681091413992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine_tb " "Found entity 1: vending_machine_tb" {  } { { "vending_machine_tb.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681091413992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091413992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine_fsm " "Elaborating entity \"vending_machine_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681091414010 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate vending_machine_fsm.v(21) " "Verilog HDL Always Construct warning at vending_machine_fsm.v(21): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 vending_machine_fsm.v(21) " "Inferred latch for \"nextstate.S4\" at vending_machine_fsm.v(21)" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 vending_machine_fsm.v(21) " "Inferred latch for \"nextstate.S3\" at vending_machine_fsm.v(21)" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 vending_machine_fsm.v(21) " "Inferred latch for \"nextstate.S2\" at vending_machine_fsm.v(21)" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 vending_machine_fsm.v(21) " "Inferred latch for \"nextstate.S1\" at vending_machine_fsm.v(21)" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S0 vending_machine_fsm.v(21) " "Inferred latch for \"nextstate.S0\" at vending_machine_fsm.v(21)" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414011 "|vending_machine_fsm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S4_245 " "Latch nextstate.S4_245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nickel " "Ports D and ENA on the latch are fed by the same signal nickel" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681091414273 ""}  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681091414273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S3_278 " "Latch nextstate.S3_278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nickel " "Ports D and ENA on the latch are fed by the same signal nickel" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681091414273 ""}  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681091414273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S1_344 " "Latch nextstate.S1_344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nickel " "Ports D and ENA on the latch are fed by the same signal nickel" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681091414273 ""}  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681091414273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S2_311 " "Latch nextstate.S2_311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nickel " "Ports D and ENA on the latch are fed by the same signal nickel" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681091414273 ""}  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681091414273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S0_377 " "Latch nextstate.S0_377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nickel " "Ports D and ENA on the latch are fed by the same signal nickel" {  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681091414273 ""}  } { { "vending_machine_fsm.v" "" { Text "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/vending_machine_fsm.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681091414273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681091414330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681091414560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/output_files/lab6_ronnyismael.map.smsg " "Generated suppressed messages file C:/Users/rismael/Documents/SJSU/Homework/S23/CMPE125/Lab/Lab6/output_files/lab6_ronnyismael.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681091414637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681091414637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681091414669 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681091414669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681091414669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681091414669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681091414683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 18:50:14 2023 " "Processing ended: Sun Apr 09 18:50:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681091414683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681091414683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681091414683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681091414683 ""}
