git clone --depth 1 --no-tags https://github.com/krist7599555/cpu-verlilog.git f:/verilog_sva_gh_scraper/data/full_repos/251292729
git clone --depth 1 --no-tags https://github.com/dogukanarat/multicycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/251231904
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-02.git f:/verilog_sva_gh_scraper/data/full_repos/249733013
git clone --depth 1 --no-tags https://github.com/jdc183/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/252853436
git clone --depth 1 --no-tags https://github.com/matthewawhite/ece6133_timing_budgeting.git f:/verilog_sva_gh_scraper/data/full_repos/255008171
git clone --depth 1 --no-tags https://github.com/alexmagyari/UnpipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/255725276
git clone --depth 1 --no-tags https://github.com/evangabe/ee354_tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/255825865
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo1.git f:/verilog_sva_gh_scraper/data/full_repos/256352003
git clone --depth 1 --no-tags https://github.com/WANDY666/LXB_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/247246927
git clone --depth 1 --no-tags https://github.com/liangchen01xz/TFT_img_prj.git f:/verilog_sva_gh_scraper/data/full_repos/248221399
git clone --depth 1 --no-tags https://github.com/Shirley924/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/248250587
git clone --depth 1 --no-tags https://github.com/0x00000FF/CNUCSE-SoC-Design-2020-Spring.git f:/verilog_sva_gh_scraper/data/full_repos/248502780
git clone --depth 1 --no-tags https://github.com/Polaris-III/1-wire.git f:/verilog_sva_gh_scraper/data/full_repos/248842266
git clone --depth 1 --no-tags https://github.com/thomascp/e200_opensource.git f:/verilog_sva_gh_scraper/data/full_repos/255270114
git clone --depth 1 --no-tags https://github.com/chimalexoficial/CA_Practice2.git f:/verilog_sva_gh_scraper/data/full_repos/250911686
git clone --depth 1 --no-tags https://github.com/LIU-YiFeng-1/EE2026-FPGA-Design-Project-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/252923432
git clone --depth 1 --no-tags https://github.com/linkf206/CO_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/252643122
git clone --depth 1 --no-tags https://github.com/Getlar/Digitalis-technika.git f:/verilog_sva_gh_scraper/data/full_repos/252284982
git clone --depth 1 --no-tags https://github.com/arknandan25/3C7_Digital_Systems_Design.git f:/verilog_sva_gh_scraper/data/full_repos/251689846
git clone --depth 1 --no-tags https://github.com/anuwu/BITS-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/252299740
git clone --depth 1 --no-tags https://github.com/ElectronicGuy/DLX-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/252832323
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05_grupo-13.git f:/verilog_sva_gh_scraper/data/full_repos/256632258
git clone --depth 1 --no-tags https://github.com/gmit22/FPGA_Project-EE2026.git f:/verilog_sva_gh_scraper/data/full_repos/247642964
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-01.git f:/verilog_sva_gh_scraper/data/full_repos/247782203
git clone --depth 1 --no-tags https://github.com/StevenXu96/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/247855440
git clone --depth 1 --no-tags https://github.com/Soultopia/fft.git f:/verilog_sva_gh_scraper/data/full_repos/248254375
git clone --depth 1 --no-tags https://github.com/SenriYoshikawa/CycloneVGTFPGADevelopmentKit.git f:/verilog_sva_gh_scraper/data/full_repos/247290482
git clone --depth 1 --no-tags https://github.com/BenHof1/ENGN3213-FPGAs-and-MicroProcessors.git f:/verilog_sva_gh_scraper/data/full_repos/247833059
git clone --depth 1 --no-tags https://github.com/tarekb44/Eight-bit-unsigned-array-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/248277250
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_analog_driver.git f:/verilog_sva_gh_scraper/data/full_repos/248269084
git clone --depth 1 --no-tags https://github.com/t-dasun/2LFSR_RNG512bit.git f:/verilog_sva_gh_scraper/data/full_repos/248953802
git clone --depth 1 --no-tags https://github.com/alfonso46674/AC_Practica2.git f:/verilog_sva_gh_scraper/data/full_repos/249113594
git clone --depth 1 --no-tags https://github.com/joeye7/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/248619787
git clone --depth 1 --no-tags https://github.com/orgate/microelectronics_lab.git f:/verilog_sva_gh_scraper/data/full_repos/248606438
git clone --depth 1 --no-tags https://github.com/AmoghJohri/Direct_Mapped_Cache.git f:/verilog_sva_gh_scraper/data/full_repos/251032363
git clone --depth 1 --no-tags https://github.com/misomochi/107-1-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/250492034
git clone --depth 1 --no-tags https://github.com/Archfx/ProNoC_MPSoC.git f:/verilog_sva_gh_scraper/data/full_repos/256112393
git clone --depth 1 --no-tags https://github.com/cpmori/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/255503172
git clone --depth 1 --no-tags https://github.com/ilialexander/veirlog_ams.git f:/verilog_sva_gh_scraper/data/full_repos/255931096
git clone --depth 1 --no-tags https://github.com/Sum1reHoshi/NUAA_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/256187247
git clone --depth 1 --no-tags https://github.com/ks606/prbs.git f:/verilog_sva_gh_scraper/data/full_repos/255866650
git clone --depth 1 --no-tags https://github.com/Hameon4/Sequence-Detector-.git f:/verilog_sva_gh_scraper/data/full_repos/255004745
git clone --depth 1 --no-tags https://github.com/mai1015/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/249817985
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-00.git f:/verilog_sva_gh_scraper/data/full_repos/249734285
git clone --depth 1 --no-tags https://github.com/chipsalliance/f4pga-examples.git f:/verilog_sva_gh_scraper/data/full_repos/257305965
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/icestation-32.git f:/verilog_sva_gh_scraper/data/full_repos/264645766
git clone --depth 1 --no-tags https://github.com/riscv-steel/riscv-steel.git f:/verilog_sva_gh_scraper/data/full_repos/261005281
git clone --depth 1 --no-tags https://github.com/hdl-util/sdram-controller.git f:/verilog_sva_gh_scraper/data/full_repos/257099814
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Template_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/259650423
git clone --depth 1 --no-tags https://github.com/erihsu/INT_FP_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/264059446
git clone --depth 1 --no-tags https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator.git f:/verilog_sva_gh_scraper/data/full_repos/260172028
git clone --depth 1 --no-tags https://github.com/luyufan498/CPU_start_from_0.git f:/verilog_sva_gh_scraper/data/full_repos/260057546
git clone --depth 1 --no-tags https://github.com/tomverbeure/cxxrtl_eval.git f:/verilog_sva_gh_scraper/data/full_repos/256894213
git clone --depth 1 --no-tags https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/260967175
git clone --depth 1 --no-tags https://github.com/kholia/Colorlight-5A-75B.git f:/verilog_sva_gh_scraper/data/full_repos/263331902
git clone --depth 1 --no-tags https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4.git f:/verilog_sva_gh_scraper/data/full_repos/263773674
git clone --depth 1 --no-tags https://github.com/hrvach/EDSAC.git f:/verilog_sva_gh_scraper/data/full_repos/256723245
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/E203plus.git f:/verilog_sva_gh_scraper/data/full_repos/257300878
git clone --depth 1 --no-tags https://github.com/OpenCAPI/ThymesisFlow.git f:/verilog_sva_gh_scraper/data/full_repos/263125211
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_uart.git f:/verilog_sva_gh_scraper/data/full_repos/259013153
git clone --depth 1 --no-tags https://github.com/hrvach/Life_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/259376055
git clone --depth 1 --no-tags https://github.com/ahirsharan/LSTM.git f:/verilog_sva_gh_scraper/data/full_repos/263454364
git clone --depth 1 --no-tags https://github.com/Wren6991/libfpga.git f:/verilog_sva_gh_scraper/data/full_repos/262312609
git clone --depth 1 --no-tags https://github.com/skyzh/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/257911006
git clone --depth 1 --no-tags https://github.com/ultraembedded/riscv_sbc.git f:/verilog_sva_gh_scraper/data/full_repos/258777494
git clone --depth 1 --no-tags https://github.com/enjoy-digital/litex_vexriscv_smp_test.git f:/verilog_sva_gh_scraper/data/full_repos/259941063
git clone --depth 1 --no-tags https://github.com/hammad-a/verilog_repair.git f:/verilog_sva_gh_scraper/data/full_repos/264299490
git clone --depth 1 --no-tags https://github.com/StanfordAHA/AhaM3SoC.git f:/verilog_sva_gh_scraper/data/full_repos/257710426
git clone --depth 1 --no-tags https://github.com/lucky-wfw/The-project-of-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259333212
git clone --depth 1 --no-tags https://github.com/thu-cs-lab/Digital-Design-Docs.git f:/verilog_sva_gh_scraper/data/full_repos/264959271
git clone --depth 1 --no-tags https://github.com/tongplw/Undertale-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257619763
git clone --depth 1 --no-tags https://github.com/eda-lab/AES-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/258093106
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_PartyParrot.git f:/verilog_sva_gh_scraper/data/full_repos/264483833
git clone --depth 1 --no-tags https://github.com/mattvenn/wishbone_buttons_leds.git f:/verilog_sva_gh_scraper/data/full_repos/256813194
git clone --depth 1 --no-tags https://github.com/Wren6991/DOOMSoC.git f:/verilog_sva_gh_scraper/data/full_repos/262623098
git clone --depth 1 --no-tags https://github.com/samsamfire/Kalman_Fpga.git f:/verilog_sva_gh_scraper/data/full_repos/257666555
git clone --depth 1 --no-tags https://github.com/gzhy5111/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/260721632
git clone --depth 1 --no-tags https://github.com/fandahao17/FPGAOL-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/258069614
git clone --depth 1 --no-tags https://github.com/EquasysIT/ElectronULA.git f:/verilog_sva_gh_scraper/data/full_repos/261216229
git clone --depth 1 --no-tags https://github.com/0918nobita/computing-systems.git f:/verilog_sva_gh_scraper/data/full_repos/263833549
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard5.git f:/verilog_sva_gh_scraper/data/full_repos/263384318
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/256680982
git clone --depth 1 --no-tags https://github.com/SyntheticDreams/whirlwind.git f:/verilog_sva_gh_scraper/data/full_repos/263163210
git clone --depth 1 --no-tags https://github.com/msabrishami/DFT.git f:/verilog_sva_gh_scraper/data/full_repos/259845274
git clone --depth 1 --no-tags https://github.com/yuxiang660/learning-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261939328
git clone --depth 1 --no-tags https://github.com/DendriteDigital/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262524095
git clone --depth 1 --no-tags https://github.com/chipsalliance/f4pga-xc-fasm2bels.git f:/verilog_sva_gh_scraper/data/full_repos/265584113
git clone --depth 1 --no-tags https://github.com/kimkoech/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/264065183
git clone --depth 1 --no-tags https://github.com/shivanishah269/FPGA_based_Multicore_Cache_Simuator.git f:/verilog_sva_gh_scraper/data/full_repos/264987857
git clone --depth 1 --no-tags https://github.com/strongwong/bittyCore_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/257265553
git clone --depth 1 --no-tags https://github.com/gyn/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/260452587
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Life_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/261696344
git clone --depth 1 --no-tags https://github.com/Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB.git f:/verilog_sva_gh_scraper/data/full_repos/259438720
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Galaksija_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/261697418
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-serv.git f:/verilog_sva_gh_scraper/data/full_repos/259571937
git clone --depth 1 --no-tags https://github.com/tatan432/AES_ENCODER.git f:/verilog_sva_gh_scraper/data/full_repos/261750680
git clone --depth 1 --no-tags https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed2.git f:/verilog_sva_gh_scraper/data/full_repos/263772883
git clone --depth 1 --no-tags https://github.com/kmichikura/aiedge_contest.git f:/verilog_sva_gh_scraper/data/full_repos/265513381
git clone --depth 1 --no-tags https://github.com/Delta456/is-thirteen.git f:/verilog_sva_gh_scraper/data/full_repos/261104098
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_msx.git f:/verilog_sva_gh_scraper/data/full_repos/265198374
