<stg><name>relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1 %data_28_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2 %data_21_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3 %data_17_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_17_val

]]></Node>
<StgValue><ssdm name="data_17_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4 %data_13_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:5 %data_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6 %data_11_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:7 %data_5_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:8 %data_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:9 %icmp_ln45 = icmp_sgt  i12 %data_0_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="12">
<![CDATA[
entry:10 %trunc_ln46 = trunc i12 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:11 %select_ln45 = select i1 %icmp_ln45, i8 %trunc_ln46, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:12 %icmp_ln45_1 = icmp_sgt  i12 %data_5_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="12">
<![CDATA[
entry:13 %trunc_ln46_1 = trunc i12 %data_5_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:14 %select_ln45_1 = select i1 %icmp_ln45_1, i8 %trunc_ln46_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %icmp_ln45_2 = icmp_sgt  i12 %data_11_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="12">
<![CDATA[
entry:16 %trunc_ln46_2 = trunc i12 %data_11_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:17 %select_ln45_2 = select i1 %icmp_ln45_2, i8 %trunc_ln46_2, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:18 %icmp_ln45_3 = icmp_sgt  i12 %data_12_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="12">
<![CDATA[
entry:19 %trunc_ln46_3 = trunc i12 %data_12_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:20 %select_ln45_3 = select i1 %icmp_ln45_3, i8 %trunc_ln46_3, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:21 %icmp_ln45_4 = icmp_sgt  i12 %data_13_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="12">
<![CDATA[
entry:22 %trunc_ln46_4 = trunc i12 %data_13_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:23 %select_ln45_4 = select i1 %icmp_ln45_4, i8 %trunc_ln46_4, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:24 %icmp_ln45_5 = icmp_sgt  i12 %data_17_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
entry:25 %trunc_ln46_5 = trunc i12 %data_17_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:26 %select_ln45_5 = select i1 %icmp_ln45_5, i8 %trunc_ln46_5, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:27 %icmp_ln45_6 = icmp_sgt  i12 %data_21_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="12">
<![CDATA[
entry:28 %trunc_ln46_6 = trunc i12 %data_21_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:29 %select_ln45_6 = select i1 %icmp_ln45_6, i8 %trunc_ln46_6, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:30 %icmp_ln45_7 = icmp_sgt  i12 %data_28_val_read, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="12">
<![CDATA[
entry:31 %trunc_ln46_7 = trunc i12 %data_28_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:32 %select_ln45_7 = select i1 %icmp_ln45_7, i8 %trunc_ln46_7, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:33 %newret = insertvalue i64 <undef>, i8 %select_ln45

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:34 %newret2 = insertvalue i64 %newret, i8 %select_ln45_1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:35 %newret4 = insertvalue i64 %newret2, i8 %select_ln45_2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:36 %newret6 = insertvalue i64 %newret4, i8 %select_ln45_3

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:37 %newret8 = insertvalue i64 %newret6, i8 %select_ln45_4

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:38 %newret1 = insertvalue i64 %newret8, i8 %select_ln45_5

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:39 %newret3 = insertvalue i64 %newret1, i8 %select_ln45_6

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
entry:40 %newret5 = insertvalue i64 %newret3, i8 %select_ln45_7

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64">
<![CDATA[
entry:41 %ret_ln45 = ret i64 %newret5

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
