#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 28 15:22:59 2023
# Process ID: 14188
# Current directory: C:/Users/kbastola1/Desktop/Gray_Code_Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12400 C:\Users\kbastola1\Desktop\Gray_Code_Counter\Gray_Code_Counter.xpr
# Log file: C:/Users/kbastola1/Desktop/Gray_Code_Counter/vivado.log
# Journal file: C:/Users/kbastola1/Desktop/Gray_Code_Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 761.145 ; gain = 162.027
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sim_1/new/Gray_Code_Counter_tb.vhd w ]
add_files -fileset sim_1 C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sim_1/new/Gray_Code_Counter_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Gray_Code_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Gray_Code_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sources_1/imports/new/FrequencyDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FrequencyDivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sources_1/new/grayCode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'grayCode'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sim_1/new/Gray_Code_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Gray_Code_simulation'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
"xelab -wto 9e7cfe53670e42dab354c8380c81c751 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Gray_Code_simulation_behav xil_defaultlib.Gray_Code_simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e7cfe53670e42dab354c8380c81c751 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Gray_Code_simulation_behav xil_defaultlib.Gray_Code_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture boolean_function of entity xil_defaultlib.FrequencyDivider [frequencydivider_default]
Compiling architecture behavioral of entity xil_defaultlib.grayCode [graycode_default]
Compiling architecture bench of entity xil_defaultlib.gray_code_simulation
Built simulation snapshot Gray_Code_simulation_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim/xsim.dir/Gray_Code_simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim/xsim.dir/Gray_Code_simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 28 15:35:55 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 28 15:35:55 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 835.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Gray_Code_simulation_behav -key {Behavioral:sim_1:Functional:Gray_Code_simulation} -tclbatch {Gray_Code_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Gray_Code_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Gray_Code_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 856.195 ; gain = 20.563
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 28 15:39:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.539 ; gain = 449.133
set_property IOSTANDARD LVCMOS33 [get_ports [list {Count[1]} {Count[0]}]]
place_ports {Count[1]} K15
place_ports {Count[0]} H17
set_property IOSTANDARD LVCMOS33 [get_ports [list Clock_System]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset]]
place_ports Clock_System E3
place_ports Reset J15
file mkdir C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new
close [ open C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new/Gray_Code_counter_constrain.xdc w ]
add_files -fileset constrs_1 C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new/Gray_Code_counter_constrain.xdc
set_property target_constrs_file C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new/Gray_Code_counter_constrain.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 28 15:44:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1/runme.log
[Tue Mar 28 15:44:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Robot_Eye_Sequence C:/Users/kbastola1/Desktop/Robot_Eye_Sequence -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new
close [ open C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/RobotEye.vhd w ]
add_files C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/RobotEye.vhd
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kbastola1/Desktop/FrequencyDivider/FrequencyDivider.srcs/sources_1/new/FrequencyDivider.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/RobotEye.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/RobotEye.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/Counter.vhd w ]
add_files C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/Counter.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/Counter.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/Counter.vhd
file delete -force C:/Users/kbastola1/Desktop/Robot_Eye_Sequence/Robot_Eye_Sequence.srcs/sources_1/new/Counter.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 16:03:42 2023...
