Classic Timing Analyzer report for MemoryaddrBridge
Mon Dec 27 19:45:21 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clk'
  8. Clock Setup: 'pclk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                   ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.670 ns                                      ; HREF                                   ; TimingManager:timemanager|Sig_En  ; --         ; pclk     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.674 ns                                      ; memoryaddressor:menaddr|preAddress[10] ; SRAM_address[10]                  ; pclk       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.948 ns                                      ; pclk                                   ; WEb                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.799 ns                                       ; HREF                                   ; TimingManager:timemanager|res     ; --         ; pclk     ; 0            ;
; Clock Setup: 'pclk'          ; N/A   ; None          ; 55.44 MHz ( period = 18.038 ns )               ; TimingManager:timemanager|foo[6]       ; TimingManager:timemanager|Sig_En  ; pclk       ; pclk     ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0]      ; clkdivider:clkdivider0|t_count[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                        ;                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; HREF            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; VSYNC           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0] ; clkdivider:clkdivider0|t_count[0] ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[1] ; clkdivider:clkdivider0|t_count[1] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pclk'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 55.44 MHz ( period = 18.038 ns )               ; TimingManager:timemanager|foo[6]       ; TimingManager:timemanager|Sig_En       ; pclk       ; pclk     ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; 58.73 MHz ( period = 17.028 ns )               ; TimingManager:timemanager|foo[6]       ; TimingManager:timemanager|res          ; pclk       ; pclk     ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; 134.88 MHz ( period = 7.414 ns )               ; TimingManager:timemanager|Sig_En       ; memoryaddressor:menaddr|write_state    ; pclk       ; pclk     ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 215.47 MHz ( period = 4.641 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 215.47 MHz ( period = 4.641 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 215.47 MHz ( period = 4.641 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 216.68 MHz ( period = 4.615 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.906 ns                ;
; N/A   ; 216.68 MHz ( period = 4.615 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 3.906 ns                ;
; N/A   ; 216.68 MHz ( period = 4.615 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.906 ns                ;
; N/A   ; 216.68 MHz ( period = 4.615 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.906 ns                ;
; N/A   ; 216.68 MHz ( period = 4.615 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.906 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.893 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.893 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.893 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 222.42 MHz ( period = 4.496 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 222.42 MHz ( period = 4.496 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 222.42 MHz ( period = 4.496 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 222.42 MHz ( period = 4.496 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 222.42 MHz ( period = 4.496 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.787 ns                ;
; N/A   ; 223.06 MHz ( period = 4.483 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 223.06 MHz ( period = 4.483 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 223.06 MHz ( period = 4.483 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 229.73 MHz ( period = 4.353 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.644 ns                ;
; N/A   ; 229.73 MHz ( period = 4.353 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.644 ns                ;
; N/A   ; 229.73 MHz ( period = 4.353 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.644 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.89 MHz ( period = 4.331 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 230.89 MHz ( period = 4.331 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 230.89 MHz ( period = 4.331 ns )               ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[3]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; memoryaddressor:menaddr|preAddress[11] ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; memoryaddressor:menaddr|preAddress[11] ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; memoryaddressor:menaddr|preAddress[11] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 243.37 MHz ( period = 4.109 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.400 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[3]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[12] ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[12] ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; memoryaddressor:menaddr|preAddress[12] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[3]  ; pclk       ; pclk     ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 250.82 MHz ( period = 3.987 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.278 ns                ;
; N/A   ; 250.88 MHz ( period = 3.986 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; 257.33 MHz ( period = 3.886 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; memoryaddressor:menaddr|preAddress[13] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 3.054 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; memoryaddressor:menaddr|preAddress[14] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; memoryaddressor:menaddr|preAddress[13] ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[2]  ; pclk       ; pclk     ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; memoryaddressor:menaddr|preAddress[11] ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.73 MHz ( period = 3.640 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 275.33 MHz ( period = 3.632 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 2.923 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[2]  ; pclk       ; pclk     ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 284.98 MHz ( period = 3.509 ns )               ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[2]  ; memoryaddressor:menaddr|preAddress[2]  ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[4]  ; memoryaddressor:menaddr|preAddress[4]  ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[12] ; memoryaddressor:menaddr|preAddress[12] ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[14] ; memoryaddressor:menaddr|preAddress[14] ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[3]  ; memoryaddressor:menaddr|preAddress[3]  ; pclk       ; pclk     ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[13] ; memoryaddressor:menaddr|preAddress[13] ; pclk       ; pclk     ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[1]  ; memoryaddressor:menaddr|preAddress[1]  ; pclk       ; pclk     ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[6]  ; memoryaddressor:menaddr|preAddress[6]  ; pclk       ; pclk     ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[11] ; memoryaddressor:menaddr|preAddress[11] ; pclk       ; pclk     ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[1]  ; pclk       ; pclk     ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[7]  ; memoryaddressor:menaddr|preAddress[7]  ; pclk       ; pclk     ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[9]  ; memoryaddressor:menaddr|preAddress[9]  ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[10] ; memoryaddressor:menaddr|preAddress[10] ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[15] ; memoryaddressor:menaddr|preAddress[15] ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[8]  ; memoryaddressor:menaddr|preAddress[8]  ; pclk       ; pclk     ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[5]  ; memoryaddressor:menaddr|preAddress[5]  ; pclk       ; pclk     ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; memoryaddressor:menaddr|preAddress[0]  ; memoryaddressor:menaddr|preAddress[0]  ; pclk       ; pclk     ; None                        ; None                      ; 1.513 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                               ; To Clock ;
+-------+--------------+------------+------+----------------------------------+----------+
; N/A   ; None         ; -0.670 ns  ; HREF ; TimingManager:timemanager|Sig_En ; pclk     ;
; N/A   ; None         ; -1.245 ns  ; HREF ; TimingManager:timemanager|res    ; pclk     ;
+-------+--------------+------------+------+----------------------------------+----------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+----------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------+------------------+------------+
; N/A   ; None         ; 18.674 ns  ; memoryaddressor:menaddr|preAddress[10] ; SRAM_address[10] ; pclk       ;
; N/A   ; None         ; 18.217 ns  ; memoryaddressor:menaddr|preAddress[8]  ; SRAM_address[8]  ; pclk       ;
; N/A   ; None         ; 18.166 ns  ; memoryaddressor:menaddr|preAddress[14] ; SRAM_address[14] ; pclk       ;
; N/A   ; None         ; 18.117 ns  ; memoryaddressor:menaddr|preAddress[15] ; SRAM_address[15] ; pclk       ;
; N/A   ; None         ; 18.106 ns  ; memoryaddressor:menaddr|preAddress[6]  ; SRAM_address[6]  ; pclk       ;
; N/A   ; None         ; 18.081 ns  ; memoryaddressor:menaddr|preAddress[4]  ; SRAM_address[4]  ; pclk       ;
; N/A   ; None         ; 17.867 ns  ; memoryaddressor:menaddr|preAddress[3]  ; SRAM_address[3]  ; pclk       ;
; N/A   ; None         ; 17.867 ns  ; memoryaddressor:menaddr|preAddress[2]  ; SRAM_address[2]  ; pclk       ;
; N/A   ; None         ; 17.846 ns  ; memoryaddressor:menaddr|preAddress[7]  ; SRAM_address[7]  ; pclk       ;
; N/A   ; None         ; 17.831 ns  ; memoryaddressor:menaddr|preAddress[12] ; SRAM_address[12] ; pclk       ;
; N/A   ; None         ; 17.822 ns  ; memoryaddressor:menaddr|preAddress[0]  ; SRAM_address[0]  ; pclk       ;
; N/A   ; None         ; 17.525 ns  ; memoryaddressor:menaddr|preAddress[11] ; SRAM_address[11] ; pclk       ;
; N/A   ; None         ; 17.422 ns  ; memoryaddressor:menaddr|preAddress[1]  ; SRAM_address[1]  ; pclk       ;
; N/A   ; None         ; 17.403 ns  ; memoryaddressor:menaddr|preAddress[13] ; SRAM_address[13] ; pclk       ;
; N/A   ; None         ; 17.360 ns  ; memoryaddressor:menaddr|preAddress[5]  ; SRAM_address[5]  ; pclk       ;
; N/A   ; None         ; 17.278 ns  ; memoryaddressor:menaddr|preAddress[9]  ; SRAM_address[9]  ; pclk       ;
; N/A   ; None         ; 15.744 ns  ; TimingManager:timemanager|Sig_En       ; WEb              ; pclk       ;
; N/A   ; None         ; 14.879 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[2]  ; pclk       ;
; N/A   ; None         ; 14.627 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[10] ; pclk       ;
; N/A   ; None         ; 14.627 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[6]  ; pclk       ;
; N/A   ; None         ; 14.539 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[15] ; pclk       ;
; N/A   ; None         ; 14.539 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[14] ; pclk       ;
; N/A   ; None         ; 14.539 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[4]  ; pclk       ;
; N/A   ; None         ; 14.403 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[3]  ; pclk       ;
; N/A   ; None         ; 14.403 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[1]  ; pclk       ;
; N/A   ; None         ; 14.384 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[7]  ; pclk       ;
; N/A   ; None         ; 14.255 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[12] ; pclk       ;
; N/A   ; None         ; 14.250 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[0]  ; pclk       ;
; N/A   ; None         ; 13.865 ns  ; memoryaddressor:menaddr|write_state    ; WEb              ; pclk       ;
; N/A   ; None         ; 13.760 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[13] ; pclk       ;
; N/A   ; None         ; 13.760 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[9]  ; pclk       ;
; N/A   ; None         ; 13.760 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[5]  ; pclk       ;
; N/A   ; None         ; 13.641 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[8]  ; pclk       ;
; N/A   ; None         ; 13.460 ns  ; TimingManager:timemanager|Sig_En       ; BLEb             ; pclk       ;
; N/A   ; None         ; 13.440 ns  ; TimingManager:timemanager|Sig_En       ; Sig_En           ; pclk       ;
; N/A   ; None         ; 13.440 ns  ; TimingManager:timemanager|Sig_En       ; BHEb             ; pclk       ;
; N/A   ; None         ; 13.332 ns  ; TimingManager:timemanager|Sig_En       ; SRAM_address[11] ; pclk       ;
; N/A   ; None         ; 13.000 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[2]  ; pclk       ;
; N/A   ; None         ; 12.748 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[10] ; pclk       ;
; N/A   ; None         ; 12.748 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[6]  ; pclk       ;
; N/A   ; None         ; 12.660 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[15] ; pclk       ;
; N/A   ; None         ; 12.660 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[14] ; pclk       ;
; N/A   ; None         ; 12.660 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[4]  ; pclk       ;
; N/A   ; None         ; 12.524 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[3]  ; pclk       ;
; N/A   ; None         ; 12.524 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[1]  ; pclk       ;
; N/A   ; None         ; 12.505 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[7]  ; pclk       ;
; N/A   ; None         ; 12.376 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[12] ; pclk       ;
; N/A   ; None         ; 12.371 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[0]  ; pclk       ;
; N/A   ; None         ; 11.881 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[13] ; pclk       ;
; N/A   ; None         ; 11.881 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[9]  ; pclk       ;
; N/A   ; None         ; 11.881 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[5]  ; pclk       ;
; N/A   ; None         ; 11.762 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[8]  ; pclk       ;
; N/A   ; None         ; 11.453 ns  ; memoryaddressor:menaddr|write_state    ; SRAM_address[11] ; pclk       ;
; N/A   ; None         ; 8.940 ns   ; clkdivider:clkdivider0|t_count[1]      ; xclk             ; clk        ;
+-------+--------------+------------+----------------------------------------+------------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------+------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To               ;
+-------+-------------------+-----------------+------+------------------+
; N/A   ; None              ; 10.948 ns       ; pclk ; WEb              ;
; N/A   ; None              ; 10.083 ns       ; pclk ; SRAM_address[2]  ;
; N/A   ; None              ; 9.831 ns        ; pclk ; SRAM_address[10] ;
; N/A   ; None              ; 9.831 ns        ; pclk ; SRAM_address[6]  ;
; N/A   ; None              ; 9.743 ns        ; pclk ; SRAM_address[15] ;
; N/A   ; None              ; 9.743 ns        ; pclk ; SRAM_address[14] ;
; N/A   ; None              ; 9.743 ns        ; pclk ; SRAM_address[4]  ;
; N/A   ; None              ; 9.607 ns        ; pclk ; SRAM_address[3]  ;
; N/A   ; None              ; 9.607 ns        ; pclk ; SRAM_address[1]  ;
; N/A   ; None              ; 9.588 ns        ; pclk ; SRAM_address[7]  ;
; N/A   ; None              ; 9.459 ns        ; pclk ; SRAM_address[12] ;
; N/A   ; None              ; 9.454 ns        ; pclk ; SRAM_address[0]  ;
; N/A   ; None              ; 8.964 ns        ; pclk ; SRAM_address[13] ;
; N/A   ; None              ; 8.964 ns        ; pclk ; SRAM_address[9]  ;
; N/A   ; None              ; 8.964 ns        ; pclk ; SRAM_address[5]  ;
; N/A   ; None              ; 8.845 ns        ; pclk ; SRAM_address[8]  ;
; N/A   ; None              ; 8.536 ns        ; pclk ; SRAM_address[11] ;
+-------+-------------------+-----------------+------+------------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                               ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; N/A           ; None        ; 1.799 ns  ; HREF ; TimingManager:timemanager|res    ; pclk     ;
; N/A           ; None        ; 1.224 ns  ; HREF ; TimingManager:timemanager|Sig_En ; pclk     ;
+---------------+-------------+-----------+------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 27 19:45:21 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "pclk" is an undefined clock
    Info: Assuming node "HREF" is an undefined clock
    Info: Assuming node "VSYNC" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TimingManager:timemanager|res" as buffer
    Info: Detected gated clock "TimingManager:timemanager|always1" as buffer
    Info: Detected ripple clock "TimingManager:timemanager|Sig_En" as buffer
    Info: Detected ripple clock "clkdivider:clkdivider0|t_count[0]" as buffer
Info: Clock "clk" Internal fmax is restricted to 304.04 MHz between source register "clkdivider:clkdivider0|t_count[0]" and destination register "clkdivider:clkdivider0|t_count[0]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.502 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: 2: + IC(0.911 ns) + CELL(0.591 ns) = 1.502 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: Total cell delay = 0.591 ns ( 39.35 % )
            Info: Total interconnect delay = 0.911 ns ( 60.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.302 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 63.02 % )
                Info: Total interconnect delay = 1.221 ns ( 36.98 % )
            Info: - Longest clock path from clock "clk" to source register is 3.302 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 63.02 % )
                Info: Total interconnect delay = 1.221 ns ( 36.98 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "pclk" has Internal fmax of 55.44 MHz between source register "TimingManager:timemanager|foo[6]" and destination register "TimingManager:timemanager|Sig_En" (period= 18.038 ns)
    Info: + Longest register to register delay is 1.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N9; Fanout = 3; REG Node = 'TimingManager:timemanager|foo[6]'
        Info: 2: + IC(0.895 ns) + CELL(0.200 ns) = 1.095 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager|always2~0'
        Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 1.991 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager|Sig_En'
        Info: Total cell delay = 0.791 ns ( 39.73 % )
        Info: Total interconnect delay = 1.200 ns ( 60.27 % )
    Info: - Smallest clock skew is -6.319 ns
        Info: + Shortest clock path from clock "pclk" to destination register is 7.529 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
            Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager|Sig_En'
            Info: Total cell delay = 2.050 ns ( 27.23 % )
            Info: Total interconnect delay = 5.479 ns ( 72.77 % )
        Info: - Longest clock path from clock "pclk" to source register is 13.848 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
            Info: 2: + IC(5.479 ns) + CELL(1.294 ns) = 7.905 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager|res'
            Info: 3: + IC(0.946 ns) + CELL(0.511 ns) = 9.362 ns; Loc. = LC_X9_Y6_N0; Fanout = 7; COMB Node = 'TimingManager:timemanager|always1'
            Info: 4: + IC(3.568 ns) + CELL(0.918 ns) = 13.848 ns; Loc. = LC_X9_Y6_N9; Fanout = 3; REG Node = 'TimingManager:timemanager|foo[6]'
            Info: Total cell delay = 3.855 ns ( 27.84 % )
            Info: Total interconnect delay = 9.993 ns ( 72.16 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "HREF"
Info: No valid register-to-register data paths exist for clock "VSYNC"
Info: tsu for register "TimingManager:timemanager|Sig_En" (data pin = "HREF", clock pin = "pclk") is -0.670 ns
    Info: + Longest pin to register delay is 6.526 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'
        Info: 2: + IC(3.758 ns) + CELL(0.740 ns) = 5.630 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager|always2~0'
        Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 6.526 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager|Sig_En'
        Info: Total cell delay = 2.463 ns ( 37.74 % )
        Info: Total interconnect delay = 4.063 ns ( 62.26 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "pclk" to destination register is 7.529 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
        Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager|Sig_En'
        Info: Total cell delay = 2.050 ns ( 27.23 % )
        Info: Total interconnect delay = 5.479 ns ( 72.77 % )
Info: tco from clock "pclk" to destination pin "SRAM_address[10]" through register "memoryaddressor:menaddr|preAddress[10]" is 18.674 ns
    Info: + Longest clock path from clock "pclk" to source register is 12.690 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
        Info: 2: + IC(5.479 ns) + CELL(1.294 ns) = 7.905 ns; Loc. = LC_X9_Y6_N8; Fanout = 21; REG Node = 'TimingManager:timemanager|Sig_En'
        Info: 3: + IC(3.867 ns) + CELL(0.918 ns) = 12.690 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'memoryaddressor:menaddr|preAddress[10]'
        Info: Total cell delay = 3.344 ns ( 26.35 % )
        Info: Total interconnect delay = 9.346 ns ( 73.65 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'memoryaddressor:menaddr|preAddress[10]'
        Info: 2: + IC(3.286 ns) + CELL(2.322 ns) = 5.608 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'SRAM_address[10]'
        Info: Total cell delay = 2.322 ns ( 41.41 % )
        Info: Total interconnect delay = 3.286 ns ( 58.59 % )
Info: Longest tpd from source pin "pclk" to destination pin "WEb" is 10.948 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
    Info: 2: + IC(3.711 ns) + CELL(0.740 ns) = 5.583 ns; Loc. = LC_X9_Y4_N2; Fanout = 17; COMB Node = 'memoryaddressor:menaddr|WEb'
    Info: 3: + IC(3.043 ns) + CELL(2.322 ns) = 10.948 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'WEb'
    Info: Total cell delay = 4.194 ns ( 38.31 % )
    Info: Total interconnect delay = 6.754 ns ( 61.69 % )
Info: th for register "TimingManager:timemanager|res" (data pin = "HREF", clock pin = "pclk") is 1.799 ns
    Info: + Longest clock path from clock "pclk" to destination register is 7.529 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'
        Info: 2: + IC(5.479 ns) + CELL(0.918 ns) = 7.529 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager|res'
        Info: Total cell delay = 2.050 ns ( 27.23 % )
        Info: Total interconnect delay = 5.479 ns ( 72.77 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.951 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'
        Info: 2: + IC(3.758 ns) + CELL(1.061 ns) = 5.951 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'TimingManager:timemanager|res'
        Info: Total cell delay = 2.193 ns ( 36.85 % )
        Info: Total interconnect delay = 3.758 ns ( 63.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Mon Dec 27 19:45:21 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


