Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 30 23:16:30 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[1][btn][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.580        0.000                      0                 1068        0.106        0.000                      0                 1068        3.500        0.000                       0                   641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         0.580        0.000                      0                 1029        0.106        0.000                      0                 1029        3.500        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.768        0.000                      0                   39        0.485        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem/PS_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  ProcessingSystem/PS_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Menu/Display/pointer_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.690ns (36.233%)  route 4.734ns (63.767%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 13.432 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.771     5.845    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  Menu/Display/pointer_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.478     6.323 r  Menu/Display/pointer_o_reg[3]/Q
                         net (fo=3, routed)           0.622     6.944    Menu/Display/Q[3]
    SLICE_X105Y71        LUT2 (Prop_lut2_I0_O)        0.295     7.239 r  Menu/Display/name_ptr_o_carry_i_1/O
                         net (fo=1, routed)           0.000     7.239    Menu/MovingText/name_arr_reg[1][name_ptr][0][0]
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.640 r  Menu/MovingText/name_ptr_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    Menu/MovingText/name_ptr_o_carry_n_0
    SLICE_X105Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.953 f  Menu/MovingText/name_ptr_o_carry__0/O[3]
                         net (fo=3, routed)           0.890     8.843    Menu/MovingText/name_ptr_o_carry__0_n_4
    SLICE_X107Y70        LUT2 (Prop_lut2_I0_O)        0.306     9.149 r  Menu/MovingText/g0_b0__0_i_14/O
                         net (fo=1, routed)           0.000     9.149    Menu/MovingText/g0_b0__0_i_14_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.737    10.287    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.411 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.493    10.904    Menu/MovingText/i_reg[5]_0
    SLICE_X106Y67        LUT4 (Prop_lut4_I3_O)        0.124    11.028 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.319    12.347    Menu/MovingText/sel_0[0]
    SLICE_X106Y73        LUT6 (Prop_lut6_I0_O)        0.124    12.471 f  Menu/MovingText/g1_b3/O
                         net (fo=1, routed)           0.674    13.145    Menu/MovingText_n_18
    SLICE_X106Y73        LUT6 (Prop_lut6_I5_O)        0.124    13.269 r  Menu/segments_o[4]_i_1/O
                         net (fo=1, routed)           0.000    13.269    Menu/Display/D[3]
    SLICE_X106Y73        FDCE                                         r  Menu/Display/segments_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.668    13.432    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X106Y73        FDCE                                         r  Menu/Display/segments_o_reg[4]/C
                         clock pessimism              0.423    13.856    
                         clock uncertainty           -0.035    13.820    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)        0.029    13.849    Menu/Display/segments_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.849    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.446ns (34.032%)  route 4.741ns (65.968%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.785     5.859    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y53        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     6.377 f  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=48, routed)          0.965     7.342    Pong/pong/motion/ball_y_reg[9]_0[2]
    SLICE_X100Y53        LUT4 (Prop_lut4_I3_O)        0.156     7.498 r  Pong/pong/motion/i__carry_i_17__0/O
                         net (fo=5, routed)           0.662     8.160    Pong/pong/motion/i__carry_i_17__0_n_0
    SLICE_X99Y60         LUT5 (Prop_lut5_I3_O)        0.355     8.515 r  Pong/pong/motion/i__carry_i_11/O
                         net (fo=27, routed)          1.182     9.696    Pong/pong/motion/i__carry_i_11_n_0
    SLICE_X103Y57        LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  Pong/pong/motion/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000     9.820    Pong/pong/collision/ltOp_inferred__3/i__carry__0_1[3]
    SLICE_X103Y57        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.221 r  Pong/pong/collision/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.221    Pong/pong/collision/ltOp_inferred__3/i__carry_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.492 r  Pong/pong/collision/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           1.021    11.514    Pong/pong/collision/ltOp0_in
    SLICE_X99Y58         LUT6 (Prop_lut6_I3_O)        0.373    11.887 f  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.350    12.236    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.360 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.562    12.922    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X99Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.046 r  Pong/pong/collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.046    Pong/pong/collision/hit_racket_r_o[0]_i_1_n_0
    SLICE_X99Y57         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.607    13.371    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X99Y57         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.461    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X99Y57         FDCE (Setup_fdce_C_D)        0.029    13.826    Pong/pong/collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -13.046    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 Menu/Display/pointer_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 2.690ns (37.014%)  route 4.577ns (62.986%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.771     5.845    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  Menu/Display/pointer_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.478     6.323 r  Menu/Display/pointer_o_reg[3]/Q
                         net (fo=3, routed)           0.622     6.944    Menu/Display/Q[3]
    SLICE_X105Y71        LUT2 (Prop_lut2_I0_O)        0.295     7.239 r  Menu/Display/name_ptr_o_carry_i_1/O
                         net (fo=1, routed)           0.000     7.239    Menu/MovingText/name_arr_reg[1][name_ptr][0][0]
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.640 r  Menu/MovingText/name_ptr_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    Menu/MovingText/name_ptr_o_carry_n_0
    SLICE_X105Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.953 f  Menu/MovingText/name_ptr_o_carry__0/O[3]
                         net (fo=3, routed)           0.890     8.843    Menu/MovingText/name_ptr_o_carry__0_n_4
    SLICE_X107Y70        LUT2 (Prop_lut2_I0_O)        0.306     9.149 r  Menu/MovingText/g0_b0__0_i_14/O
                         net (fo=1, routed)           0.000     9.149    Menu/MovingText/g0_b0__0_i_14_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.737    10.287    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.411 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.357    10.768    Menu/MovingText/i_reg[5]_0
    SLICE_X106Y72        LUT4 (Prop_lut4_I3_O)        0.124    10.892 r  Menu/MovingText/g0_b0__0_i_3/O
                         net (fo=14, routed)          1.306    12.199    Menu/MovingText/sel_0[2]
    SLICE_X105Y67        LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  Menu/MovingText/g0_b2__0/O
                         net (fo=1, routed)           0.666    12.988    Menu/MovingText_n_10
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124    13.112 r  Menu/segments_o[3]_i_1/O
                         net (fo=1, routed)           0.000    13.112    Menu/Display/D[2]
    SLICE_X108Y66        FDCE                                         r  Menu/Display/segments_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.676    13.440    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X108Y66        FDCE                                         r  Menu/Display/segments_o_reg[3]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)        0.081    13.909    Menu/Display/segments_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 2.371ns (32.764%)  route 4.866ns (67.236%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.785     5.859    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y53        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     6.377 f  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=48, routed)          0.965     7.342    Pong/pong/motion/ball_y_reg[9]_0[2]
    SLICE_X100Y53        LUT4 (Prop_lut4_I3_O)        0.156     7.498 r  Pong/pong/motion/i__carry_i_17__0/O
                         net (fo=5, routed)           0.662     8.160    Pong/pong/motion/i__carry_i_17__0_n_0
    SLICE_X99Y60         LUT5 (Prop_lut5_I3_O)        0.355     8.515 r  Pong/pong/motion/i__carry_i_11/O
                         net (fo=27, routed)          0.827     9.341    Pong/pong/motion/i__carry_i_11_n_0
    SLICE_X100Y60        LUT4 (Prop_lut4_I3_O)        0.124     9.465 r  Pong/pong/motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.498     9.964    Pong/pong/motion/p_1_out_carry__1_i_3_n_0
    SLICE_X101Y60        LUT4 (Prop_lut4_I2_O)        0.124    10.088 r  Pong/pong/motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.088    Pong/pong/collision/hit_racket_l_o[0]_i_2_0[1]
    SLICE_X101Y60        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.579 f  Pong/pong/collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.806    11.385    Pong/pong/collision/p_1_out_carry__1_n_2
    SLICE_X99Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.714 f  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.426    12.140    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.264 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.682    12.945    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X98Y58         LUT2 (Prop_lut2_I1_O)        0.150    13.095 r  Pong/pong/collision/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.095    Pong/pong/collision/hit_racket_l_o[1]_i_1_n_0
    SLICE_X98Y58         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.607    13.371    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X98Y58         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.461    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X98Y58         FDCE (Setup_fdce_C_D)        0.118    13.915    Pong/pong/collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 2.371ns (32.979%)  route 4.818ns (67.021%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.785     5.859    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y53        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     6.377 f  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=48, routed)          0.965     7.342    Pong/pong/motion/ball_y_reg[9]_0[2]
    SLICE_X100Y53        LUT4 (Prop_lut4_I3_O)        0.156     7.498 r  Pong/pong/motion/i__carry_i_17__0/O
                         net (fo=5, routed)           0.662     8.160    Pong/pong/motion/i__carry_i_17__0_n_0
    SLICE_X99Y60         LUT5 (Prop_lut5_I3_O)        0.355     8.515 r  Pong/pong/motion/i__carry_i_11/O
                         net (fo=27, routed)          0.827     9.341    Pong/pong/motion/i__carry_i_11_n_0
    SLICE_X100Y60        LUT4 (Prop_lut4_I3_O)        0.124     9.465 r  Pong/pong/motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.498     9.964    Pong/pong/motion/p_1_out_carry__1_i_3_n_0
    SLICE_X101Y60        LUT4 (Prop_lut4_I2_O)        0.124    10.088 r  Pong/pong/motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.088    Pong/pong/collision/hit_racket_l_o[0]_i_2_0[1]
    SLICE_X101Y60        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.579 f  Pong/pong/collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.806    11.385    Pong/pong/collision/p_1_out_carry__1_n_2
    SLICE_X99Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.714 f  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.426    12.140    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.264 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.634    12.898    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X99Y57         LUT2 (Prop_lut2_I1_O)        0.150    13.048 r  Pong/pong/collision/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.048    Pong/pong/collision/hit_racket_r_o[1]_i_1_n_0
    SLICE_X99Y57         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.607    13.371    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X99Y57         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.461    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X99Y57         FDCE (Setup_fdce_C_D)        0.075    13.872    Pong/pong/collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.285ns (32.225%)  route 4.806ns (67.775%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.785     5.859    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y53        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     6.377 f  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=48, routed)          0.965     7.342    Pong/pong/motion/ball_y_reg[9]_0[2]
    SLICE_X100Y53        LUT4 (Prop_lut4_I3_O)        0.156     7.498 r  Pong/pong/motion/i__carry_i_17__0/O
                         net (fo=5, routed)           0.662     8.160    Pong/pong/motion/i__carry_i_17__0_n_0
    SLICE_X99Y60         LUT5 (Prop_lut5_I3_O)        0.355     8.515 f  Pong/pong/motion/i__carry_i_11/O
                         net (fo=27, routed)          0.726     9.241    Pong/pong/motion/i__carry_i_11_n_0
    SLICE_X100Y55        LUT6 (Prop_lut6_I5_O)        0.124     9.365 r  Pong/pong/motion/i__carry__0_i_3__6/O
                         net (fo=2, routed)           0.509     9.873    Pong/pong/motion/i__carry__0_i_3__6_n_0
    SLICE_X100Y55        LUT6 (Prop_lut6_I1_O)        0.124     9.997 r  Pong/pong/motion/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.324    10.322    Pong/pong/collision/FSM_sequential_state[1]_i_3_6[0]
    SLICE_X98Y55         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.715 r  Pong/pong/collision/geqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.662    11.377    Pong/pong/collision/geqOp12_in
    SLICE_X97Y55         LUT6 (Prop_lut6_I0_O)        0.367    11.744 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.314    12.058    Pong/pong/motion/FSM_sequential_state_reg[2]_5
    SLICE_X96Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.182 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.643    12.825    Pong/pong/motion/FSM_sequential_state_reg[2]_1
    SLICE_X97Y54         LUT4 (Prop_lut4_I2_O)        0.124    12.949 r  Pong/pong/motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.949    Pong/pong/collision/FSM_sequential_state_reg[2]_0
    SLICE_X97Y54         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.608    13.372    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X97Y54         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.031    13.791    Pong/pong/collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 Menu/Display/pointer_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.690ns (37.658%)  route 4.453ns (62.342%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.771     5.845    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  Menu/Display/pointer_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.478     6.323 r  Menu/Display/pointer_o_reg[3]/Q
                         net (fo=3, routed)           0.622     6.944    Menu/Display/Q[3]
    SLICE_X105Y71        LUT2 (Prop_lut2_I0_O)        0.295     7.239 r  Menu/Display/name_ptr_o_carry_i_1/O
                         net (fo=1, routed)           0.000     7.239    Menu/MovingText/name_arr_reg[1][name_ptr][0][0]
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.640 r  Menu/MovingText/name_ptr_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    Menu/MovingText/name_ptr_o_carry_n_0
    SLICE_X105Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.953 f  Menu/MovingText/name_ptr_o_carry__0/O[3]
                         net (fo=3, routed)           0.890     8.843    Menu/MovingText/name_ptr_o_carry__0_n_4
    SLICE_X107Y70        LUT2 (Prop_lut2_I0_O)        0.306     9.149 r  Menu/MovingText/g0_b0__0_i_14/O
                         net (fo=1, routed)           0.000     9.149    Menu/MovingText/g0_b0__0_i_14_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.737    10.287    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.411 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.493    10.904    Menu/MovingText/i_reg[5]_0
    SLICE_X106Y67        LUT4 (Prop_lut4_I3_O)        0.124    11.028 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.279    12.307    Menu/MovingText/sel_0[0]
    SLICE_X107Y74        LUT6 (Prop_lut6_I0_O)        0.124    12.431 f  Menu/MovingText/g0_b1__0/O
                         net (fo=1, routed)           0.433    12.864    Menu/MovingText_n_9
    SLICE_X107Y74        LUT6 (Prop_lut6_I0_O)        0.124    12.988 r  Menu/segments_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.988    Menu/Display/D[1]
    SLICE_X107Y74        FDCE                                         r  Menu/Display/segments_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.666    13.430    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X107Y74        FDCE                                         r  Menu/Display/segments_o_reg[2]/C
                         clock pessimism              0.423    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X107Y74        FDCE (Setup_fdce_C_D)        0.029    13.847    Menu/Display/segments_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 Menu/Display/pointer_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.690ns (37.650%)  route 4.455ns (62.350%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.771     5.845    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  Menu/Display/pointer_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.478     6.323 r  Menu/Display/pointer_o_reg[3]/Q
                         net (fo=3, routed)           0.622     6.944    Menu/Display/Q[3]
    SLICE_X105Y71        LUT2 (Prop_lut2_I0_O)        0.295     7.239 r  Menu/Display/name_ptr_o_carry_i_1/O
                         net (fo=1, routed)           0.000     7.239    Menu/MovingText/name_arr_reg[1][name_ptr][0][0]
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.640 r  Menu/MovingText/name_ptr_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    Menu/MovingText/name_ptr_o_carry_n_0
    SLICE_X105Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.953 f  Menu/MovingText/name_ptr_o_carry__0/O[3]
                         net (fo=3, routed)           0.890     8.843    Menu/MovingText/name_ptr_o_carry__0_n_4
    SLICE_X107Y70        LUT2 (Prop_lut2_I0_O)        0.306     9.149 r  Menu/MovingText/g0_b0__0_i_14/O
                         net (fo=1, routed)           0.000     9.149    Menu/MovingText/g0_b0__0_i_14_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.737    10.287    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.411 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.493    10.904    Menu/MovingText/i_reg[5]_0
    SLICE_X106Y67        LUT4 (Prop_lut4_I3_O)        0.124    11.028 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.284    12.311    Menu/MovingText/sel_0[0]
    SLICE_X107Y74        LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  Menu/MovingText/g0_b6__0/O
                         net (fo=1, routed)           0.430    12.865    Menu/MovingText_n_14
    SLICE_X106Y74        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  Menu/segments_o[7]_i_1/O
                         net (fo=1, routed)           0.000    12.989    Menu/Display/D[6]
    SLICE_X106Y74        FDCE                                         r  Menu/Display/segments_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.666    13.430    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X106Y74        FDCE                                         r  Menu/Display/segments_o_reg[7]/C
                         clock pessimism              0.423    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)        0.031    13.849    Menu/Display/segments_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.849    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.446ns (34.644%)  route 4.614ns (65.356%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.785     5.859    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y53        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     6.377 f  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=48, routed)          0.965     7.342    Pong/pong/motion/ball_y_reg[9]_0[2]
    SLICE_X100Y53        LUT4 (Prop_lut4_I3_O)        0.156     7.498 r  Pong/pong/motion/i__carry_i_17__0/O
                         net (fo=5, routed)           0.662     8.160    Pong/pong/motion/i__carry_i_17__0_n_0
    SLICE_X99Y60         LUT5 (Prop_lut5_I3_O)        0.355     8.515 r  Pong/pong/motion/i__carry_i_11/O
                         net (fo=27, routed)          1.182     9.696    Pong/pong/motion/i__carry_i_11_n_0
    SLICE_X103Y57        LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  Pong/pong/motion/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000     9.820    Pong/pong/collision/ltOp_inferred__3/i__carry__0_1[3]
    SLICE_X103Y57        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.221 r  Pong/pong/collision/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.221    Pong/pong/collision/ltOp_inferred__3/i__carry_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.492 r  Pong/pong/collision/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           1.021    11.514    Pong/pong/collision/ltOp0_in
    SLICE_X99Y58         LUT6 (Prop_lut6_I3_O)        0.373    11.887 f  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.350    12.236    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.360 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.435    12.795    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X98Y58         LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  Pong/pong/collision/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.919    Pong/pong/collision/hit_racket_l_o[0]_i_1_n_0
    SLICE_X98Y58         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.607    13.371    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X98Y58         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.461    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X98Y58         FDCE (Setup_fdce_C_D)        0.077    13.874    Pong/pong/collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.596ns (37.369%)  route 4.351ns (62.631%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.786     5.860    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y51        FDCE                                         r  Pong/pong/motion/ball_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDCE (Prop_fdce_C_Q)         0.518     6.378 r  Pong/pong/motion/ball_y_reg[0]/Q
                         net (fo=36, routed)          0.708     7.085    Pong/pong/controller_interface2/i__carry_i_3__8[0]
    SLICE_X100Y52        LUT3 (Prop_lut3_I2_O)        0.148     7.233 r  Pong/pong/controller_interface2/i__carry_i_19/O
                         net (fo=3, routed)           0.478     7.712    Pong/pong/controller_interface2/i__carry_i_19_n_0
    SLICE_X98Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.040 f  Pong/pong/controller_interface2/i__carry_i_15__0/O
                         net (fo=5, routed)           0.692     8.732    Pong/pong/controller_interface2/cnt_reg[1]_1
    SLICE_X98Y53         LUT4 (Prop_lut4_I0_O)        0.150     8.882 r  Pong/pong/controller_interface2/i__carry_i_10__0/O
                         net (fo=3, routed)           0.433     9.315    Pong/pong/motion/i__carry__0_i_1_0
    SLICE_X95Y53         LUT3 (Prop_lut3_I1_O)        0.328     9.643 r  Pong/pong/motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.439    10.082    Pong/pong/motion/i__carry__0_i_4_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.206 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.336    10.542    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X99Y55         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.921 f  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.316    11.237    Pong/pong/collision/leqOp
    SLICE_X97Y55         LUT3 (Prop_lut3_I1_O)        0.373    11.610 f  Pong/pong/collision/FSM_sequential_state[0]_i_3__0/O
                         net (fo=4, routed)           0.446    12.056    Pong/pong/collision/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X96Y54         LUT5 (Prop_lut5_I3_O)        0.124    12.180 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.503    12.683    Pong/pong/collision/FSM_sequential_state_reg[1]_0
    SLICE_X97Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.807 r  Pong/pong/collision/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.807    Pong/pong/collision/hit_wall_o[0]_i_1_n_0
    SLICE_X97Y54         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.608    13.372    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X97Y54         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.031    13.791    Pong/pong/collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  0.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.601     1.687    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/clk_i_IBUF_BUFG
    SLICE_X97Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/Q
                         net (fo=1, routed)           0.054     1.882    Pong/pong/score_display_inst/bcd0_o[2]
    SLICE_X96Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  Pong/pong/score_display_inst/mux_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    Pong/pong/score_display_inst/mux_bcd[2]_i_1_n_0
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.869     2.211    Pong/pong/score_display_inst/clk_i_IBUF_BUFG
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X96Y67         FDRE (Hold_fdre_C_D)         0.121     1.821    Pong/pong/score_display_inst/mux_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.601     1.687    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/clk_i_IBUF_BUFG
    SLICE_X97Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/Q
                         net (fo=1, routed)           0.089     1.917    Pong/pong/score_display_inst/bcd0_o[3]
    SLICE_X96Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  Pong/pong/score_display_inst/mux_bcd[3]_i_2/O
                         net (fo=1, routed)           0.000     1.962    Pong/pong/score_display_inst/mux_bcd[3]_i_2_n_0
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.869     2.211    Pong/pong/score_display_inst/clk_i_IBUF_BUFG
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[3]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X96Y67         FDRE (Hold_fdre_C_D)         0.121     1.821    Pong/pong/score_display_inst/mux_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Basic/Design/counterB_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/dig_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.597     1.683    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X96Y72         FDRE                                         r  Basic/Design/counterB_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_fdre_C_Q)         0.164     1.847 r  Basic/Design/counterB_reg[14]/Q
                         net (fo=2, routed)           0.062     1.909    Basic/Design/counterB_reg[14]
    SLICE_X97Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  Basic/Design/dig_ena_i_1/O
                         net (fo=18, routed)          0.000     1.954    Basic/Design/dig_ena_i_1_n_0
    SLICE_X97Y72         FDRE                                         r  Basic/Design/dig_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.864     2.206    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  Basic/Design/dig_ena_reg/C
                         clock pessimism             -0.510     1.696    
    SLICE_X97Y72         FDRE (Hold_fdre_C_D)         0.091     1.787    Basic/Design/dig_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Pong/pong/controller_interface2/deb_push_but/x_o_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/controller_interface2/deb_push_but/x_o_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.416%)  route 0.117ns (38.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.631     1.717    Pong/pong/controller_interface2/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X106Y65        FDPE                                         r  Pong/pong/controller_interface2/deb_push_but/x_o_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDPE (Prop_fdpe_C_Q)         0.141     1.858 r  Pong/pong/controller_interface2/deb_push_but/x_o_reg_P/Q
                         net (fo=2, routed)           0.117     1.975    Pong/pong_n_29
    SLICE_X108Y65        LUT5 (Prop_lut5_I2_O)        0.045     2.020 r  Pong/x_o_C_i_1__4/O
                         net (fo=2, routed)           0.000     2.020    Pong/pong/controller_interface2/deb_push_but/x_o_reg_C_2
    SLICE_X108Y65        FDCE                                         r  Pong/pong/controller_interface2/deb_push_but/x_o_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.899     2.241    Pong/pong/controller_interface2/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  Pong/pong/controller_interface2/deb_push_but/x_o_reg_C/C
                         clock pessimism             -0.510     1.731    
    SLICE_X108Y65        FDCE (Hold_fdce_C_D)         0.120     1.851    Pong/pong/controller_interface2/deb_push_but/x_o_reg_C
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.602     1.688    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/clk_i_IBUF_BUFG
    SLICE_X98Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/Q
                         net (fo=3, routed)           0.128     1.980    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]
    SLICE_X97Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.869     2.211    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/clk_i_IBUF_BUFG
    SLICE_X97Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/C
                         clock pessimism             -0.490     1.721    
    SLICE_X97Y67         FDCE (Hold_fdce_C_D)         0.076     1.797    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.601     1.687    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/clk_i_IBUF_BUFG
    SLICE_X97Y67         FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/Q
                         net (fo=1, routed)           0.140     1.968    Pong/pong/score_display_inst/bcd0_o[1]
    SLICE_X96Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  Pong/pong/score_display_inst/mux_bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.013    Pong/pong/score_display_inst/mux_bcd[1]_i_1_n_0
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.869     2.211    Pong/pong/score_display_inst/clk_i_IBUF_BUFG
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[1]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X96Y67         FDRE (Hold_fdre_C_D)         0.120     1.820    Pong/pong/score_display_inst/mux_bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Basic/Design/color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.625     1.711    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X109Y71        FDRE                                         r  Basic/Design/color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  Basic/Design/color_reg[2]/Q
                         net (fo=2, routed)           0.125     1.977    Basic/Design/base_to_mux[rgb_ld4][2]
    SLICE_X109Y71        FDRE                                         r  Basic/Design/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.893     2.235    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X109Y71        FDRE                                         r  Basic/Design/color_reg[0]/C
                         clock pessimism             -0.524     1.711    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.070     1.781    Basic/Design/color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MovingLight/MovingLight/edge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingLight/MovingLight/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.908%)  route 0.119ns (39.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.630     1.716    MovingLight/MovingLight/clk_i_IBUF_BUFG
    SLICE_X111Y67        FDRE                                         r  MovingLight/MovingLight/edge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  MovingLight/MovingLight/edge_reg[0]/Q
                         net (fo=3, routed)           0.119     1.977    MovingLight/MovingLight/edge[0]
    SLICE_X113Y67        LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  MovingLight/MovingLight/enable_i_1/O
                         net (fo=1, routed)           0.000     2.022    MovingLight/MovingLight/enable_i_1_n_0
    SLICE_X113Y67        FDCE                                         r  MovingLight/MovingLight/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.900     2.242    MovingLight/MovingLight/clk_i_IBUF_BUFG
    SLICE_X113Y67        FDCE                                         r  MovingLight/MovingLight/enable_reg/C
                         clock pessimism             -0.512     1.730    
    SLICE_X113Y67        FDCE (Hold_fdce_C_D)         0.091     1.821    MovingLight/MovingLight/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Menu/DownDebounce/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/DownDebounce/risingedge_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.632     1.718    Menu/DownDebounce/clk_i_IBUF_BUFG
    SLICE_X113Y64        FDCE                                         r  Menu/DownDebounce/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  Menu/DownDebounce/s_reg_reg[1]/Q
                         net (fo=2, routed)           0.152     2.011    Menu/DownDebounce/p_0_in1_in__0[2]
    SLICE_X112Y64        LUT4 (Prop_lut4_I2_O)        0.045     2.056 r  Menu/DownDebounce/risingedge_o_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    Menu/DownDebounce/risingedge_o2_out
    SLICE_X112Y64        FDCE                                         r  Menu/DownDebounce/risingedge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.903     2.245    Menu/DownDebounce/clk_i_IBUF_BUFG
    SLICE_X112Y64        FDCE                                         r  Menu/DownDebounce/risingedge_o_reg/C
                         clock pessimism             -0.514     1.731    
    SLICE_X112Y64        FDCE (Hold_fdce_C_D)         0.120     1.851    Menu/DownDebounce/risingedge_o_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/mux_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.695%)  route 0.174ns (48.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.602     1.688    Pong/pong/score_display_inst/clk_i_IBUF_BUFG
    SLICE_X99Y67         FDCE                                         r  Pong/pong/score_display_inst/mux_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141     1.829 r  Pong/pong/score_display_inst/mux_cnt_reg[1]/Q
                         net (fo=9, routed)           0.174     2.003    Pong/pong/score_display_inst/mux_cnt[1]
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.048 r  Pong/pong/score_display_inst/mux_bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.048    Pong/pong/score_display_inst/mux_bcd[0]_i_1_n_0
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.869     2.211    Pong/pong/score_display_inst/clk_i_IBUF_BUFG
    SLICE_X96Y67         FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[0]/C
                         clock pessimism             -0.490     1.721    
    SLICE_X96Y67         FDRE (Hold_fdre_C_D)         0.121     1.842    Pong/pong/score_display_inst/mux_bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y67   Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y71   Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y71   Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y71   Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y73   Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y73   Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y73   Basic/Design/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y68   Kran/Crane/MController/motor_signals_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y69   Kran/Crane/blue_leds_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   Kran/Crane/MController/motor_signals_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y69   Kran/Crane/blue_leds_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y69   Kran/Crane/blue_leds_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y69   Kran/Crane/blue_leds_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y69   Kran/Crane/blue_leds_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y69   Menu/EnableSignals/Digits/i_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y69   Menu/EnableSignals/Digits/i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y67   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y67   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y71   Basic/Design/color_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y73   Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y73   Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y73   Basic/Design/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   Kran/Crane/MController/motor_signals_o_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y69   Kran/Crane/blue_leds_o_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.600%)  route 2.078ns (76.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.557     8.577    Pong/pong/motion/ball_x0
    SLICE_X98Y45         FDCE                                         f  Pong/pong/motion/ball_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y45         FDCE                                         r  Pong/pong/motion/ball_x_reg[2]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X98Y45         FDCE (Recov_fdce_C_CLR)     -0.319    13.345    Pong/pong/motion/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.600%)  route 2.078ns (76.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.557     8.577    Pong/pong/motion/ball_x0
    SLICE_X98Y45         FDCE                                         f  Pong/pong/motion/ball_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y45         FDCE                                         r  Pong/pong/motion/ball_x_reg[4]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X98Y45         FDCE (Recov_fdce_C_CLR)     -0.319    13.345    Pong/pong/motion/ball_x_reg[4]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.817%)  route 1.945ns (75.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.424     8.444    Pong/pong/motion/ball_x0
    SLICE_X99Y46         FDCE                                         f  Pong/pong/motion/ball_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X99Y46         FDCE                                         r  Pong/pong/motion/ball_x_reg[1]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X99Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.259    Pong/pong/motion/ball_x_reg[1]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.817%)  route 1.945ns (75.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.424     8.444    Pong/pong/motion/ball_x0
    SLICE_X98Y46         FDCE                                         f  Pong/pong/motion/ball_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y46         FDCE                                         r  Pong/pong/motion/ball_x_reg[0]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X98Y46         FDCE (Recov_fdce_C_CLR)     -0.319    13.345    Pong/pong/motion/ball_x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.817%)  route 1.945ns (75.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.424     8.444    Pong/pong/motion/ball_x0
    SLICE_X98Y46         FDCE                                         f  Pong/pong/motion/ball_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y46         FDCE                                         r  Pong/pong/motion/ball_x_reg[3]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X98Y46         FDCE (Recov_fdce_C_CLR)     -0.319    13.345    Pong/pong/motion/ball_x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.817%)  route 1.945ns (75.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.424     8.444    Pong/pong/motion/ball_x0
    SLICE_X98Y46         FDCE                                         f  Pong/pong/motion/ball_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.625    13.390    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y46         FDCE                                         r  Pong/pong/motion/ball_x_reg[7]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X98Y46         FDCE (Recov_fdce_C_CLR)     -0.319    13.345    Pong/pong/motion/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.353%)  route 1.794ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.273     8.293    Pong/pong/motion/ball_x0
    SLICE_X99Y47         FDCE                                         f  Pong/pong/motion/ball_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.626    13.391    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X99Y47         FDCE                                         r  Pong/pong/motion/ball_x_reg[9]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X99Y47         FDCE (Recov_fdce_C_CLR)     -0.405    13.260    Pong/pong/motion/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.353%)  route 1.794ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.273     8.293    Pong/pong/motion/ball_x0
    SLICE_X98Y47         FDPE                                         f  Pong/pong/motion/ball_x_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.626    13.391    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y47         FDPE                                         r  Pong/pong/motion/ball_x_reg[6]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X98Y47         FDPE (Recov_fdpe_C_PRE)     -0.361    13.304    Pong/pong/motion/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.353%)  route 1.794ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.273     8.293    Pong/pong/motion/ball_x0
    SLICE_X99Y47         FDPE                                         f  Pong/pong/motion/ball_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.626    13.391    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X99Y47         FDPE                                         r  Pong/pong/motion/ball_x_reg[8]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X99Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    13.306    Pong/pong/motion/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.353%)  route 1.794ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.518     6.375 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.521     6.896    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.273     8.293    Pong/pong/motion/ball_x0
    SLICE_X98Y47         FDCE                                         f  Pong/pong/motion/ball_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.626    13.391    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y47         FDCE                                         r  Pong/pong/motion/ball_x_reg[5]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X98Y47         FDCE (Recov_fdce_C_CLR)     -0.319    13.346    Pong/pong/motion/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  5.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.473%)  route 0.205ns (47.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.128     1.820 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.086     1.906    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X97Y58         LUT2 (Prop_lut2_I1_O)        0.098     2.004 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.119     2.123    Pong/pong/motion/tmp_hit_wall0
    SLICE_X96Y58         FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y58         FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[0]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    Pong/pong/motion/tmp_hit_wall_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.473%)  route 0.205ns (47.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.128     1.820 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.086     1.906    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X97Y58         LUT2 (Prop_lut2_I1_O)        0.098     2.004 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.119     2.123    Pong/pong/motion/tmp_hit_wall0
    SLICE_X96Y58         FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y58         FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[1]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    Pong/pong/motion/tmp_hit_wall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.473%)  route 0.205ns (47.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.128     1.820 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.086     1.906    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X97Y58         LUT2 (Prop_lut2_I1_O)        0.098     2.004 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.119     2.123    Pong/pong/motion/tmp_hit_wall0
    SLICE_X96Y58         FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y58         FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[2]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    Pong/pong/motion/tmp_hit_wall_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.174%)  route 0.358ns (65.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  Pong/pong/motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.141     1.833 f  Pong/pong/motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.196     2.030    Pong/pong/motion/clearflag_right_reg_n_0
    SLICE_X97Y58         LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  Pong/pong/motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.162     2.236    Pong/pong/motion/tmp_hit_racket_r0
    SLICE_X95Y58         FDCE                                         f  Pong/pong/motion/tmp_hit_racket_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X95Y58         FDCE                                         r  Pong/pong/motion/tmp_hit_racket_r_reg[0]/C
                         clock pessimism             -0.510     1.708    
    SLICE_X95Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Pong/pong/motion/tmp_hit_racket_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.174%)  route 0.358ns (65.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  Pong/pong/motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.141     1.833 f  Pong/pong/motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.196     2.030    Pong/pong/motion/clearflag_right_reg_n_0
    SLICE_X97Y58         LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  Pong/pong/motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.162     2.236    Pong/pong/motion/tmp_hit_racket_r0
    SLICE_X95Y58         FDCE                                         f  Pong/pong/motion/tmp_hit_racket_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X95Y58         FDCE                                         r  Pong/pong/motion/tmp_hit_racket_r_reg[1]/C
                         clock pessimism             -0.510     1.708    
    SLICE_X95Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Pong/pong/motion/tmp_hit_racket_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.135%)  route 0.422ns (66.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.603     1.689    Pong/pong/score_display_inst/score_counter_inst/clk_i_IBUF_BUFG
    SLICE_X96Y63         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_fdce_C_Q)         0.164     1.853 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.288     2.142    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.187 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.320    Pong/pong/motion/AR[0]
    SLICE_X95Y57         FDCE                                         f  Pong/pong/motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X95Y57         FDCE                                         r  Pong/pong/motion/count_hits_reg[0]/C
                         clock pessimism             -0.510     1.708    
    SLICE_X95Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Pong/pong/motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.135%)  route 0.422ns (66.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.603     1.689    Pong/pong/score_display_inst/score_counter_inst/clk_i_IBUF_BUFG
    SLICE_X96Y63         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_fdce_C_Q)         0.164     1.853 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.288     2.142    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.187 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.320    Pong/pong/motion/AR[0]
    SLICE_X95Y57         FDCE                                         f  Pong/pong/motion/count_hits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.876     2.218    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X95Y57         FDCE                                         r  Pong/pong/motion/count_hits_reg[1]/C
                         clock pessimism             -0.510     1.708    
    SLICE_X95Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Pong/pong/motion/count_hits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.763%)  route 0.709ns (77.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.163     2.019    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.064 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.546     2.610    Pong/pong/motion/ball_x0
    SLICE_X98Y47         FDCE                                         f  Pong/pong/motion/ball_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.884     2.226    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y47         FDCE                                         r  Pong/pong/motion/ball_x_reg[5]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X98Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.903    Pong/pong/motion/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.763%)  route 0.709ns (77.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.163     2.019    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.064 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.546     2.610    Pong/pong/motion/ball_x0
    SLICE_X98Y47         FDPE                                         f  Pong/pong/motion/ball_x_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.884     2.226    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X98Y47         FDPE                                         r  Pong/pong/motion/ball_x_reg[6]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X98Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.899    Pong/pong/motion/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.763%)  route 0.709ns (77.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.606     1.692    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X96Y57         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.163     2.019    Pong/pong/motion/restart_reg_n_0
    SLICE_X96Y57         LUT2 (Prop_lut2_I1_O)        0.045     2.064 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.546     2.610    Pong/pong/motion/ball_x0
    SLICE_X99Y47         FDCE                                         f  Pong/pong/motion/ball_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.884     2.226    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X99Y47         FDCE                                         r  Pong/pong/motion/ball_x_reg[9]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X99Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.878    Pong/pong/motion/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.732    





