
Teste PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c14  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00400c14  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20000434  00401048  00020434  2**2
                  ALLOC
  3 .stack        00003004  200004ec  00401100  00020434  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045e  2**0
                  CONTENTS, READONLY
  6 .debug_info   00009be4  00000000  00000000  000204b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001471  00000000  00000000  0002a09b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002129  00000000  00000000  0002b50c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004d8  00000000  00000000  0002d635  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000488  00000000  00000000  0002db0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00011a1d  00000000  00000000  0002df95  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000061dd  00000000  00000000  0003f9b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00051817  00000000  00000000  00045b8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000b74  00000000  00000000  000973a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 34 00 20 c9 07 40 00 c5 07 40 00 c5 07 40 00     .4. ..@...@...@.
  400010:	c5 07 40 00 c5 07 40 00 c5 07 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	c5 07 40 00 c5 07 40 00 00 00 00 00 c5 07 40 00     ..@...@.......@.
  40003c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40004c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40005c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 00 00 00 00     ..@...@...@.....
  40006c:	4d 06 40 00 61 06 40 00 75 06 40 00 c5 07 40 00     M.@.a.@.u.@...@.
  40007c:	c5 07 40 00 00 00 00 00 00 00 00 00 c5 07 40 00     ..@...........@.
  40008c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40009c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000ac:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000bc:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000434 	.word	0x20000434
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00400c14 	.word	0x00400c14

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00400c14 	.word	0x00400c14
  40012c:	20000438 	.word	0x20000438
  400130:	00400c14 	.word	0x00400c14
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	00400985 	.word	0x00400985
  40017c:	004006ed 	.word	0x004006ed
  400180:	00400741 	.word	0x00400741
  400184:	00400751 	.word	0x00400751
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	00400761 	.word	0x00400761
  400194:	00400689 	.word	0x00400689
  400198:	00400875 	.word	0x00400875

0040019c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40019c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40019e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001a2:	4b46      	ldr	r3, [pc, #280]	; (4002bc <board_init+0x120>)
  4001a4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001a6:	200b      	movs	r0, #11
  4001a8:	4c45      	ldr	r4, [pc, #276]	; (4002c0 <board_init+0x124>)
  4001aa:	47a0      	blx	r4
  4001ac:	200c      	movs	r0, #12
  4001ae:	47a0      	blx	r4
  4001b0:	200d      	movs	r0, #13
  4001b2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001b4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b8:	2013      	movs	r0, #19
  4001ba:	4c42      	ldr	r4, [pc, #264]	; (4002c4 <board_init+0x128>)
  4001bc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001be:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001c2:	2014      	movs	r0, #20
  4001c4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001c6:	4940      	ldr	r1, [pc, #256]	; (4002c8 <board_init+0x12c>)
  4001c8:	2023      	movs	r0, #35	; 0x23
  4001ca:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001cc:	493f      	ldr	r1, [pc, #252]	; (4002cc <board_init+0x130>)
  4001ce:	204c      	movs	r0, #76	; 0x4c
  4001d0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001da:	483d      	ldr	r0, [pc, #244]	; (4002d0 <board_init+0x134>)
  4001dc:	4b3d      	ldr	r3, [pc, #244]	; (4002d4 <board_init+0x138>)
  4001de:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4001e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001e4:	2000      	movs	r0, #0
  4001e6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4001e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001ec:	2008      	movs	r0, #8
  4001ee:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4001f0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001f4:	2052      	movs	r0, #82	; 0x52
  4001f6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4001f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4001fc:	200c      	movs	r0, #12
  4001fe:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400200:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400204:	200d      	movs	r0, #13
  400206:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400208:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40020c:	200e      	movs	r0, #14
  40020e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400210:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400214:	200b      	movs	r0, #11
  400216:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400218:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40021c:	2015      	movs	r0, #21
  40021e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400220:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400224:	2016      	movs	r0, #22
  400226:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400228:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40022c:	2017      	movs	r0, #23
  40022e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400230:	2017      	movs	r0, #23
  400232:	4b29      	ldr	r3, [pc, #164]	; (4002d8 <board_init+0x13c>)
  400234:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400236:	4d29      	ldr	r5, [pc, #164]	; (4002dc <board_init+0x140>)
  400238:	4629      	mov	r1, r5
  40023a:	2040      	movs	r0, #64	; 0x40
  40023c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40023e:	4629      	mov	r1, r5
  400240:	2041      	movs	r0, #65	; 0x41
  400242:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400244:	4629      	mov	r1, r5
  400246:	2042      	movs	r0, #66	; 0x42
  400248:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40024a:	4629      	mov	r1, r5
  40024c:	2043      	movs	r0, #67	; 0x43
  40024e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400250:	4629      	mov	r1, r5
  400252:	2044      	movs	r0, #68	; 0x44
  400254:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400256:	4629      	mov	r1, r5
  400258:	2045      	movs	r0, #69	; 0x45
  40025a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40025c:	4629      	mov	r1, r5
  40025e:	2046      	movs	r0, #70	; 0x46
  400260:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400262:	4629      	mov	r1, r5
  400264:	2047      	movs	r0, #71	; 0x47
  400266:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400268:	4629      	mov	r1, r5
  40026a:	204b      	movs	r0, #75	; 0x4b
  40026c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  40026e:	4629      	mov	r1, r5
  400270:	2048      	movs	r0, #72	; 0x48
  400272:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400274:	4629      	mov	r1, r5
  400276:	204f      	movs	r0, #79	; 0x4f
  400278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  40027a:	4629      	mov	r1, r5
  40027c:	2053      	movs	r0, #83	; 0x53
  40027e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400280:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400284:	204d      	movs	r0, #77	; 0x4d
  400286:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400288:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  40028c:	4629      	mov	r1, r5
  40028e:	2010      	movs	r0, #16
  400290:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400292:	4629      	mov	r1, r5
  400294:	2011      	movs	r0, #17
  400296:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400298:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40029c:	200c      	movs	r0, #12
  40029e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002a4:	200d      	movs	r0, #13
  4002a6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002ac:	200e      	movs	r0, #14
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002b4:	200b      	movs	r0, #11
  4002b6:	47a0      	blx	r4
  4002b8:	bd38      	pop	{r3, r4, r5, pc}
  4002ba:	bf00      	nop
  4002bc:	400e1450 	.word	0x400e1450
  4002c0:	00400771 	.word	0x00400771
  4002c4:	004003ed 	.word	0x004003ed
  4002c8:	28000079 	.word	0x28000079
  4002cc:	28000059 	.word	0x28000059
  4002d0:	400e0e00 	.word	0x400e0e00
  4002d4:	0040050d 	.word	0x0040050d
  4002d8:	004003d1 	.word	0x004003d1
  4002dc:	08000001 	.word	0x08000001

004002e0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4002e0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002e2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4002e6:	d039      	beq.n	40035c <pio_set_peripheral+0x7c>
  4002e8:	d813      	bhi.n	400312 <pio_set_peripheral+0x32>
  4002ea:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4002ee:	d025      	beq.n	40033c <pio_set_peripheral+0x5c>
  4002f0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4002f4:	d10a      	bne.n	40030c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002f8:	4313      	orrs	r3, r2
  4002fa:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002fc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002fe:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400300:	400b      	ands	r3, r1
  400302:	ea23 0302 	bic.w	r3, r3, r2
  400306:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400308:	6042      	str	r2, [r0, #4]
  40030a:	4770      	bx	lr
	switch (ul_type) {
  40030c:	2900      	cmp	r1, #0
  40030e:	d1fb      	bne.n	400308 <pio_set_peripheral+0x28>
  400310:	4770      	bx	lr
  400312:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400316:	d020      	beq.n	40035a <pio_set_peripheral+0x7a>
  400318:	d809      	bhi.n	40032e <pio_set_peripheral+0x4e>
  40031a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40031e:	d1f3      	bne.n	400308 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400320:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400322:	4313      	orrs	r3, r2
  400324:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400326:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400328:	4313      	orrs	r3, r2
  40032a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40032c:	e7ec      	b.n	400308 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40032e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400332:	d012      	beq.n	40035a <pio_set_peripheral+0x7a>
  400334:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400338:	d00f      	beq.n	40035a <pio_set_peripheral+0x7a>
  40033a:	e7e5      	b.n	400308 <pio_set_peripheral+0x28>
{
  40033c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40033e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400340:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400342:	43d3      	mvns	r3, r2
  400344:	4021      	ands	r1, r4
  400346:	461c      	mov	r4, r3
  400348:	4019      	ands	r1, r3
  40034a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40034c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40034e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400350:	400b      	ands	r3, r1
  400352:	4023      	ands	r3, r4
  400354:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400356:	6042      	str	r2, [r0, #4]
}
  400358:	bc10      	pop	{r4}
  40035a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40035c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40035e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400360:	400b      	ands	r3, r1
  400362:	ea23 0302 	bic.w	r3, r3, r2
  400366:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400368:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40036a:	4313      	orrs	r3, r2
  40036c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40036e:	e7cb      	b.n	400308 <pio_set_peripheral+0x28>

00400370 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400370:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400372:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400376:	bf14      	ite	ne
  400378:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40037a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40037c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400380:	bf14      	ite	ne
  400382:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400384:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400386:	f012 0f02 	tst.w	r2, #2
  40038a:	d107      	bne.n	40039c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40038c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400390:	bf18      	it	ne
  400392:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400396:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400398:	6001      	str	r1, [r0, #0]
  40039a:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  40039c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003a0:	e7f9      	b.n	400396 <pio_set_input+0x26>

004003a2 <pio_set_output>:
{
  4003a2:	b410      	push	{r4}
  4003a4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4003a6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003a8:	b944      	cbnz	r4, 4003bc <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4003aa:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003ac:	b143      	cbz	r3, 4003c0 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4003ae:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003b0:	b942      	cbnz	r2, 4003c4 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4003b2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003b4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003b6:	6001      	str	r1, [r0, #0]
}
  4003b8:	bc10      	pop	{r4}
  4003ba:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003bc:	6641      	str	r1, [r0, #100]	; 0x64
  4003be:	e7f5      	b.n	4003ac <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003c0:	6541      	str	r1, [r0, #84]	; 0x54
  4003c2:	e7f5      	b.n	4003b0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4003c4:	6301      	str	r1, [r0, #48]	; 0x30
  4003c6:	e7f5      	b.n	4003b4 <pio_set_output+0x12>

004003c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4003c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4003ca:	4770      	bx	lr

004003cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4003cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4003ce:	4770      	bx	lr

004003d0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4003d0:	0943      	lsrs	r3, r0, #5
  4003d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4003d6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4003da:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4003dc:	f000 001f 	and.w	r0, r0, #31
  4003e0:	2201      	movs	r2, #1
  4003e2:	fa02 f000 	lsl.w	r0, r2, r0
  4003e6:	6358      	str	r0, [r3, #52]	; 0x34
  4003e8:	4770      	bx	lr
	...

004003ec <pio_configure_pin>:
{
  4003ec:	b570      	push	{r4, r5, r6, lr}
  4003ee:	b082      	sub	sp, #8
  4003f0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4003f2:	0943      	lsrs	r3, r0, #5
  4003f4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4003f8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4003fc:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4003fe:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400402:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400406:	d053      	beq.n	4004b0 <pio_configure_pin+0xc4>
  400408:	d80a      	bhi.n	400420 <pio_configure_pin+0x34>
  40040a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40040e:	d02d      	beq.n	40046c <pio_configure_pin+0x80>
  400410:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400414:	d03b      	beq.n	40048e <pio_configure_pin+0xa2>
  400416:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40041a:	d015      	beq.n	400448 <pio_configure_pin+0x5c>
		return 0;
  40041c:	2000      	movs	r0, #0
  40041e:	e023      	b.n	400468 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400420:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400424:	d055      	beq.n	4004d2 <pio_configure_pin+0xe6>
  400426:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40042a:	d052      	beq.n	4004d2 <pio_configure_pin+0xe6>
  40042c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400430:	d1f4      	bne.n	40041c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400432:	f000 011f 	and.w	r1, r0, #31
  400436:	2601      	movs	r6, #1
  400438:	462a      	mov	r2, r5
  40043a:	fa06 f101 	lsl.w	r1, r6, r1
  40043e:	4620      	mov	r0, r4
  400440:	4b2f      	ldr	r3, [pc, #188]	; (400500 <pio_configure_pin+0x114>)
  400442:	4798      	blx	r3
	return 1;
  400444:	4630      	mov	r0, r6
		break;
  400446:	e00f      	b.n	400468 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400448:	f000 001f 	and.w	r0, r0, #31
  40044c:	2601      	movs	r6, #1
  40044e:	4086      	lsls	r6, r0
  400450:	4632      	mov	r2, r6
  400452:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400456:	4620      	mov	r0, r4
  400458:	4b2a      	ldr	r3, [pc, #168]	; (400504 <pio_configure_pin+0x118>)
  40045a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40045c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400460:	bf14      	ite	ne
  400462:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400464:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400466:	2001      	movs	r0, #1
}
  400468:	b002      	add	sp, #8
  40046a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40046c:	f000 001f 	and.w	r0, r0, #31
  400470:	2601      	movs	r6, #1
  400472:	4086      	lsls	r6, r0
  400474:	4632      	mov	r2, r6
  400476:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40047a:	4620      	mov	r0, r4
  40047c:	4b21      	ldr	r3, [pc, #132]	; (400504 <pio_configure_pin+0x118>)
  40047e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400480:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400484:	bf14      	ite	ne
  400486:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400488:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40048a:	2001      	movs	r0, #1
  40048c:	e7ec      	b.n	400468 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40048e:	f000 001f 	and.w	r0, r0, #31
  400492:	2601      	movs	r6, #1
  400494:	4086      	lsls	r6, r0
  400496:	4632      	mov	r2, r6
  400498:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40049c:	4620      	mov	r0, r4
  40049e:	4b19      	ldr	r3, [pc, #100]	; (400504 <pio_configure_pin+0x118>)
  4004a0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004a2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004a6:	bf14      	ite	ne
  4004a8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004aa:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004ac:	2001      	movs	r0, #1
  4004ae:	e7db      	b.n	400468 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4004b0:	f000 001f 	and.w	r0, r0, #31
  4004b4:	2601      	movs	r6, #1
  4004b6:	4086      	lsls	r6, r0
  4004b8:	4632      	mov	r2, r6
  4004ba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4004be:	4620      	mov	r0, r4
  4004c0:	4b10      	ldr	r3, [pc, #64]	; (400504 <pio_configure_pin+0x118>)
  4004c2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004c4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004c8:	bf14      	ite	ne
  4004ca:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004cc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004ce:	2001      	movs	r0, #1
  4004d0:	e7ca      	b.n	400468 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4004d2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4004d6:	f000 011f 	and.w	r1, r0, #31
  4004da:	2601      	movs	r6, #1
  4004dc:	ea05 0306 	and.w	r3, r5, r6
  4004e0:	9300      	str	r3, [sp, #0]
  4004e2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4004e6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4004ea:	bf14      	ite	ne
  4004ec:	2200      	movne	r2, #0
  4004ee:	2201      	moveq	r2, #1
  4004f0:	fa06 f101 	lsl.w	r1, r6, r1
  4004f4:	4620      	mov	r0, r4
  4004f6:	4c04      	ldr	r4, [pc, #16]	; (400508 <pio_configure_pin+0x11c>)
  4004f8:	47a0      	blx	r4
	return 1;
  4004fa:	4630      	mov	r0, r6
		break;
  4004fc:	e7b4      	b.n	400468 <pio_configure_pin+0x7c>
  4004fe:	bf00      	nop
  400500:	00400371 	.word	0x00400371
  400504:	004002e1 	.word	0x004002e1
  400508:	004003a3 	.word	0x004003a3

0040050c <pio_configure_pin_group>:
{
  40050c:	b570      	push	{r4, r5, r6, lr}
  40050e:	b082      	sub	sp, #8
  400510:	4605      	mov	r5, r0
  400512:	460e      	mov	r6, r1
  400514:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400516:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40051a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40051e:	d03d      	beq.n	40059c <pio_configure_pin_group+0x90>
  400520:	d80a      	bhi.n	400538 <pio_configure_pin_group+0x2c>
  400522:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400526:	d021      	beq.n	40056c <pio_configure_pin_group+0x60>
  400528:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40052c:	d02a      	beq.n	400584 <pio_configure_pin_group+0x78>
  40052e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400532:	d00e      	beq.n	400552 <pio_configure_pin_group+0x46>
		return 0;
  400534:	2000      	movs	r0, #0
  400536:	e017      	b.n	400568 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400538:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40053c:	d03a      	beq.n	4005b4 <pio_configure_pin_group+0xa8>
  40053e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400542:	d037      	beq.n	4005b4 <pio_configure_pin_group+0xa8>
  400544:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400548:	d1f4      	bne.n	400534 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40054a:	4b23      	ldr	r3, [pc, #140]	; (4005d8 <pio_configure_pin_group+0xcc>)
  40054c:	4798      	blx	r3
	return 1;
  40054e:	2001      	movs	r0, #1
		break;
  400550:	e00a      	b.n	400568 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400552:	460a      	mov	r2, r1
  400554:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400558:	4b20      	ldr	r3, [pc, #128]	; (4005dc <pio_configure_pin_group+0xd0>)
  40055a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40055c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400560:	bf14      	ite	ne
  400562:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400564:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400566:	2001      	movs	r0, #1
}
  400568:	b002      	add	sp, #8
  40056a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40056c:	460a      	mov	r2, r1
  40056e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400572:	4b1a      	ldr	r3, [pc, #104]	; (4005dc <pio_configure_pin_group+0xd0>)
  400574:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400576:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40057a:	bf14      	ite	ne
  40057c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40057e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400580:	2001      	movs	r0, #1
  400582:	e7f1      	b.n	400568 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400584:	460a      	mov	r2, r1
  400586:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40058a:	4b14      	ldr	r3, [pc, #80]	; (4005dc <pio_configure_pin_group+0xd0>)
  40058c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40058e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400592:	bf14      	ite	ne
  400594:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400596:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400598:	2001      	movs	r0, #1
  40059a:	e7e5      	b.n	400568 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40059c:	460a      	mov	r2, r1
  40059e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4005a2:	4b0e      	ldr	r3, [pc, #56]	; (4005dc <pio_configure_pin_group+0xd0>)
  4005a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005a6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005aa:	bf14      	ite	ne
  4005ac:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005ae:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005b0:	2001      	movs	r0, #1
  4005b2:	e7d9      	b.n	400568 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4005b4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4005b8:	f004 0301 	and.w	r3, r4, #1
  4005bc:	9300      	str	r3, [sp, #0]
  4005be:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4005c2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4005c6:	bf14      	ite	ne
  4005c8:	2200      	movne	r2, #0
  4005ca:	2201      	moveq	r2, #1
  4005cc:	4631      	mov	r1, r6
  4005ce:	4628      	mov	r0, r5
  4005d0:	4c03      	ldr	r4, [pc, #12]	; (4005e0 <pio_configure_pin_group+0xd4>)
  4005d2:	47a0      	blx	r4
	return 1;
  4005d4:	2001      	movs	r0, #1
		break;
  4005d6:	e7c7      	b.n	400568 <pio_configure_pin_group+0x5c>
  4005d8:	00400371 	.word	0x00400371
  4005dc:	004002e1 	.word	0x004002e1
  4005e0:	004003a3 	.word	0x004003a3

004005e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4005e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005e8:	4681      	mov	r9, r0
  4005ea:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4005ec:	4b12      	ldr	r3, [pc, #72]	; (400638 <pio_handler_process+0x54>)
  4005ee:	4798      	blx	r3
  4005f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4005f2:	4648      	mov	r0, r9
  4005f4:	4b11      	ldr	r3, [pc, #68]	; (40063c <pio_handler_process+0x58>)
  4005f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4005f8:	4005      	ands	r5, r0
  4005fa:	d013      	beq.n	400624 <pio_handler_process+0x40>
  4005fc:	4c10      	ldr	r4, [pc, #64]	; (400640 <pio_handler_process+0x5c>)
  4005fe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400602:	e003      	b.n	40060c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400604:	42b4      	cmp	r4, r6
  400606:	d00d      	beq.n	400624 <pio_handler_process+0x40>
  400608:	3410      	adds	r4, #16
		while (status != 0) {
  40060a:	b15d      	cbz	r5, 400624 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40060c:	6820      	ldr	r0, [r4, #0]
  40060e:	42b8      	cmp	r0, r7
  400610:	d1f8      	bne.n	400604 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400612:	6861      	ldr	r1, [r4, #4]
  400614:	4229      	tst	r1, r5
  400616:	d0f5      	beq.n	400604 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400618:	68e3      	ldr	r3, [r4, #12]
  40061a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40061c:	6863      	ldr	r3, [r4, #4]
  40061e:	ea25 0503 	bic.w	r5, r5, r3
  400622:	e7ef      	b.n	400604 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400624:	4b07      	ldr	r3, [pc, #28]	; (400644 <pio_handler_process+0x60>)
  400626:	681b      	ldr	r3, [r3, #0]
  400628:	b123      	cbz	r3, 400634 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40062a:	4b07      	ldr	r3, [pc, #28]	; (400648 <pio_handler_process+0x64>)
  40062c:	681b      	ldr	r3, [r3, #0]
  40062e:	b10b      	cbz	r3, 400634 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400630:	4648      	mov	r0, r9
  400632:	4798      	blx	r3
  400634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400638:	004003c9 	.word	0x004003c9
  40063c:	004003cd 	.word	0x004003cd
  400640:	20000450 	.word	0x20000450
  400644:	200004c4 	.word	0x200004c4
  400648:	200004c0 	.word	0x200004c0

0040064c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40064c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40064e:	210b      	movs	r1, #11
  400650:	4801      	ldr	r0, [pc, #4]	; (400658 <PIOA_Handler+0xc>)
  400652:	4b02      	ldr	r3, [pc, #8]	; (40065c <PIOA_Handler+0x10>)
  400654:	4798      	blx	r3
  400656:	bd08      	pop	{r3, pc}
  400658:	400e0e00 	.word	0x400e0e00
  40065c:	004005e5 	.word	0x004005e5

00400660 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400660:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400662:	210c      	movs	r1, #12
  400664:	4801      	ldr	r0, [pc, #4]	; (40066c <PIOB_Handler+0xc>)
  400666:	4b02      	ldr	r3, [pc, #8]	; (400670 <PIOB_Handler+0x10>)
  400668:	4798      	blx	r3
  40066a:	bd08      	pop	{r3, pc}
  40066c:	400e1000 	.word	0x400e1000
  400670:	004005e5 	.word	0x004005e5

00400674 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400674:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400676:	210d      	movs	r1, #13
  400678:	4801      	ldr	r0, [pc, #4]	; (400680 <PIOC_Handler+0xc>)
  40067a:	4b02      	ldr	r3, [pc, #8]	; (400684 <PIOC_Handler+0x10>)
  40067c:	4798      	blx	r3
  40067e:	bd08      	pop	{r3, pc}
  400680:	400e1200 	.word	0x400e1200
  400684:	004005e5 	.word	0x004005e5

00400688 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400688:	4a17      	ldr	r2, [pc, #92]	; (4006e8 <pmc_switch_mck_to_pllack+0x60>)
  40068a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40068c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400690:	4318      	orrs	r0, r3
  400692:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400694:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400696:	f013 0f08 	tst.w	r3, #8
  40069a:	d10a      	bne.n	4006b2 <pmc_switch_mck_to_pllack+0x2a>
  40069c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4006a0:	4911      	ldr	r1, [pc, #68]	; (4006e8 <pmc_switch_mck_to_pllack+0x60>)
  4006a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006a4:	f012 0f08 	tst.w	r2, #8
  4006a8:	d103      	bne.n	4006b2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006aa:	3b01      	subs	r3, #1
  4006ac:	d1f9      	bne.n	4006a2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4006ae:	2001      	movs	r0, #1
  4006b0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4006b2:	4a0d      	ldr	r2, [pc, #52]	; (4006e8 <pmc_switch_mck_to_pllack+0x60>)
  4006b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006b6:	f023 0303 	bic.w	r3, r3, #3
  4006ba:	f043 0302 	orr.w	r3, r3, #2
  4006be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006c2:	f013 0f08 	tst.w	r3, #8
  4006c6:	d10a      	bne.n	4006de <pmc_switch_mck_to_pllack+0x56>
  4006c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4006cc:	4906      	ldr	r1, [pc, #24]	; (4006e8 <pmc_switch_mck_to_pllack+0x60>)
  4006ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006d0:	f012 0f08 	tst.w	r2, #8
  4006d4:	d105      	bne.n	4006e2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006d6:	3b01      	subs	r3, #1
  4006d8:	d1f9      	bne.n	4006ce <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4006da:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4006dc:	4770      	bx	lr
	return 0;
  4006de:	2000      	movs	r0, #0
  4006e0:	4770      	bx	lr
  4006e2:	2000      	movs	r0, #0
  4006e4:	4770      	bx	lr
  4006e6:	bf00      	nop
  4006e8:	400e0400 	.word	0x400e0400

004006ec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4006ec:	b9c8      	cbnz	r0, 400722 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006ee:	4a11      	ldr	r2, [pc, #68]	; (400734 <pmc_switch_mainck_to_xtal+0x48>)
  4006f0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006f2:	0209      	lsls	r1, r1, #8
  4006f4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006f6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006fa:	f023 0303 	bic.w	r3, r3, #3
  4006fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400702:	f043 0301 	orr.w	r3, r3, #1
  400706:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400708:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40070a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40070c:	f013 0f01 	tst.w	r3, #1
  400710:	d0fb      	beq.n	40070a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400712:	4a08      	ldr	r2, [pc, #32]	; (400734 <pmc_switch_mainck_to_xtal+0x48>)
  400714:	6a13      	ldr	r3, [r2, #32]
  400716:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40071a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40071e:	6213      	str	r3, [r2, #32]
  400720:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400722:	4904      	ldr	r1, [pc, #16]	; (400734 <pmc_switch_mainck_to_xtal+0x48>)
  400724:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400726:	4a04      	ldr	r2, [pc, #16]	; (400738 <pmc_switch_mainck_to_xtal+0x4c>)
  400728:	401a      	ands	r2, r3
  40072a:	4b04      	ldr	r3, [pc, #16]	; (40073c <pmc_switch_mainck_to_xtal+0x50>)
  40072c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40072e:	620b      	str	r3, [r1, #32]
  400730:	4770      	bx	lr
  400732:	bf00      	nop
  400734:	400e0400 	.word	0x400e0400
  400738:	fec8fffc 	.word	0xfec8fffc
  40073c:	01370002 	.word	0x01370002

00400740 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400740:	4b02      	ldr	r3, [pc, #8]	; (40074c <pmc_osc_is_ready_mainck+0xc>)
  400742:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400744:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400748:	4770      	bx	lr
  40074a:	bf00      	nop
  40074c:	400e0400 	.word	0x400e0400

00400750 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400750:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400754:	4b01      	ldr	r3, [pc, #4]	; (40075c <pmc_disable_pllack+0xc>)
  400756:	629a      	str	r2, [r3, #40]	; 0x28
  400758:	4770      	bx	lr
  40075a:	bf00      	nop
  40075c:	400e0400 	.word	0x400e0400

00400760 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400760:	4b02      	ldr	r3, [pc, #8]	; (40076c <pmc_is_locked_pllack+0xc>)
  400762:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400764:	f000 0002 	and.w	r0, r0, #2
  400768:	4770      	bx	lr
  40076a:	bf00      	nop
  40076c:	400e0400 	.word	0x400e0400

00400770 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400770:	2822      	cmp	r0, #34	; 0x22
  400772:	d81e      	bhi.n	4007b2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400774:	281f      	cmp	r0, #31
  400776:	d80c      	bhi.n	400792 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400778:	4b11      	ldr	r3, [pc, #68]	; (4007c0 <pmc_enable_periph_clk+0x50>)
  40077a:	699a      	ldr	r2, [r3, #24]
  40077c:	2301      	movs	r3, #1
  40077e:	4083      	lsls	r3, r0
  400780:	4393      	bics	r3, r2
  400782:	d018      	beq.n	4007b6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400784:	2301      	movs	r3, #1
  400786:	fa03 f000 	lsl.w	r0, r3, r0
  40078a:	4b0d      	ldr	r3, [pc, #52]	; (4007c0 <pmc_enable_periph_clk+0x50>)
  40078c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40078e:	2000      	movs	r0, #0
  400790:	4770      	bx	lr
		ul_id -= 32;
  400792:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400794:	4b0a      	ldr	r3, [pc, #40]	; (4007c0 <pmc_enable_periph_clk+0x50>)
  400796:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40079a:	2301      	movs	r3, #1
  40079c:	4083      	lsls	r3, r0
  40079e:	4393      	bics	r3, r2
  4007a0:	d00b      	beq.n	4007ba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4007a2:	2301      	movs	r3, #1
  4007a4:	fa03 f000 	lsl.w	r0, r3, r0
  4007a8:	4b05      	ldr	r3, [pc, #20]	; (4007c0 <pmc_enable_periph_clk+0x50>)
  4007aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4007ae:	2000      	movs	r0, #0
  4007b0:	4770      	bx	lr
		return 1;
  4007b2:	2001      	movs	r0, #1
  4007b4:	4770      	bx	lr
	return 0;
  4007b6:	2000      	movs	r0, #0
  4007b8:	4770      	bx	lr
  4007ba:	2000      	movs	r0, #0
}
  4007bc:	4770      	bx	lr
  4007be:	bf00      	nop
  4007c0:	400e0400 	.word	0x400e0400

004007c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4007c4:	e7fe      	b.n	4007c4 <Dummy_Handler>
	...

004007c8 <Reset_Handler>:
{
  4007c8:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4007ca:	4b21      	ldr	r3, [pc, #132]	; (400850 <Reset_Handler+0x88>)
  4007cc:	4a21      	ldr	r2, [pc, #132]	; (400854 <Reset_Handler+0x8c>)
  4007ce:	429a      	cmp	r2, r3
  4007d0:	d928      	bls.n	400824 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4007d2:	4b21      	ldr	r3, [pc, #132]	; (400858 <Reset_Handler+0x90>)
  4007d4:	4a1e      	ldr	r2, [pc, #120]	; (400850 <Reset_Handler+0x88>)
  4007d6:	429a      	cmp	r2, r3
  4007d8:	d20c      	bcs.n	4007f4 <Reset_Handler+0x2c>
  4007da:	3b01      	subs	r3, #1
  4007dc:	1a9b      	subs	r3, r3, r2
  4007de:	f023 0303 	bic.w	r3, r3, #3
  4007e2:	3304      	adds	r3, #4
  4007e4:	4413      	add	r3, r2
  4007e6:	491b      	ldr	r1, [pc, #108]	; (400854 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4007e8:	f851 0b04 	ldr.w	r0, [r1], #4
  4007ec:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4007f0:	429a      	cmp	r2, r3
  4007f2:	d1f9      	bne.n	4007e8 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4007f4:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4007f6:	4b19      	ldr	r3, [pc, #100]	; (40085c <Reset_Handler+0x94>)
  4007f8:	4a19      	ldr	r2, [pc, #100]	; (400860 <Reset_Handler+0x98>)
  4007fa:	429a      	cmp	r2, r3
  4007fc:	d20a      	bcs.n	400814 <Reset_Handler+0x4c>
  4007fe:	3b01      	subs	r3, #1
  400800:	1a9b      	subs	r3, r3, r2
  400802:	f023 0303 	bic.w	r3, r3, #3
  400806:	3304      	adds	r3, #4
  400808:	4413      	add	r3, r2
		*pDest++ = 0;
  40080a:	2100      	movs	r1, #0
  40080c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400810:	429a      	cmp	r2, r3
  400812:	d1fb      	bne.n	40080c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400814:	4b13      	ldr	r3, [pc, #76]	; (400864 <Reset_Handler+0x9c>)
  400816:	4a14      	ldr	r2, [pc, #80]	; (400868 <Reset_Handler+0xa0>)
  400818:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40081a:	4b14      	ldr	r3, [pc, #80]	; (40086c <Reset_Handler+0xa4>)
  40081c:	4798      	blx	r3
	main();
  40081e:	4b14      	ldr	r3, [pc, #80]	; (400870 <Reset_Handler+0xa8>)
  400820:	4798      	blx	r3
  400822:	e7fe      	b.n	400822 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400824:	4b0a      	ldr	r3, [pc, #40]	; (400850 <Reset_Handler+0x88>)
  400826:	4a0b      	ldr	r2, [pc, #44]	; (400854 <Reset_Handler+0x8c>)
  400828:	429a      	cmp	r2, r3
  40082a:	d2e3      	bcs.n	4007f4 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40082c:	4b0a      	ldr	r3, [pc, #40]	; (400858 <Reset_Handler+0x90>)
  40082e:	4808      	ldr	r0, [pc, #32]	; (400850 <Reset_Handler+0x88>)
  400830:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400832:	4611      	mov	r1, r2
  400834:	3a04      	subs	r2, #4
  400836:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400838:	2800      	cmp	r0, #0
  40083a:	d0db      	beq.n	4007f4 <Reset_Handler+0x2c>
  40083c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400840:	f852 0904 	ldr.w	r0, [r2], #-4
  400844:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400848:	42ca      	cmn	r2, r1
  40084a:	d1f9      	bne.n	400840 <Reset_Handler+0x78>
  40084c:	e7d2      	b.n	4007f4 <Reset_Handler+0x2c>
  40084e:	bf00      	nop
  400850:	20000000 	.word	0x20000000
  400854:	00400c14 	.word	0x00400c14
  400858:	20000434 	.word	0x20000434
  40085c:	200004ec 	.word	0x200004ec
  400860:	20000434 	.word	0x20000434
  400864:	e000ed00 	.word	0xe000ed00
  400868:	00400000 	.word	0x00400000
  40086c:	00400a7d 	.word	0x00400a7d
  400870:	00400a61 	.word	0x00400a61

00400874 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400874:	4b3c      	ldr	r3, [pc, #240]	; (400968 <SystemCoreClockUpdate+0xf4>)
  400876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400878:	f003 0303 	and.w	r3, r3, #3
  40087c:	2b03      	cmp	r3, #3
  40087e:	d80e      	bhi.n	40089e <SystemCoreClockUpdate+0x2a>
  400880:	e8df f003 	tbb	[pc, r3]
  400884:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400888:	4b38      	ldr	r3, [pc, #224]	; (40096c <SystemCoreClockUpdate+0xf8>)
  40088a:	695b      	ldr	r3, [r3, #20]
  40088c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400890:	bf14      	ite	ne
  400892:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400896:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40089a:	4b35      	ldr	r3, [pc, #212]	; (400970 <SystemCoreClockUpdate+0xfc>)
  40089c:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40089e:	4b32      	ldr	r3, [pc, #200]	; (400968 <SystemCoreClockUpdate+0xf4>)
  4008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008a6:	2b70      	cmp	r3, #112	; 0x70
  4008a8:	d055      	beq.n	400956 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4008aa:	4b2f      	ldr	r3, [pc, #188]	; (400968 <SystemCoreClockUpdate+0xf4>)
  4008ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4008ae:	4930      	ldr	r1, [pc, #192]	; (400970 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4008b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4008b4:	680b      	ldr	r3, [r1, #0]
  4008b6:	40d3      	lsrs	r3, r2
  4008b8:	600b      	str	r3, [r1, #0]
  4008ba:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4008bc:	4b2a      	ldr	r3, [pc, #168]	; (400968 <SystemCoreClockUpdate+0xf4>)
  4008be:	6a1b      	ldr	r3, [r3, #32]
  4008c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008c4:	d003      	beq.n	4008ce <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4008c6:	4a2b      	ldr	r2, [pc, #172]	; (400974 <SystemCoreClockUpdate+0x100>)
  4008c8:	4b29      	ldr	r3, [pc, #164]	; (400970 <SystemCoreClockUpdate+0xfc>)
  4008ca:	601a      	str	r2, [r3, #0]
  4008cc:	e7e7      	b.n	40089e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008ce:	4a2a      	ldr	r2, [pc, #168]	; (400978 <SystemCoreClockUpdate+0x104>)
  4008d0:	4b27      	ldr	r3, [pc, #156]	; (400970 <SystemCoreClockUpdate+0xfc>)
  4008d2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4008d4:	4b24      	ldr	r3, [pc, #144]	; (400968 <SystemCoreClockUpdate+0xf4>)
  4008d6:	6a1b      	ldr	r3, [r3, #32]
  4008d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008dc:	2b10      	cmp	r3, #16
  4008de:	d005      	beq.n	4008ec <SystemCoreClockUpdate+0x78>
  4008e0:	2b20      	cmp	r3, #32
  4008e2:	d1dc      	bne.n	40089e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4008e4:	4a23      	ldr	r2, [pc, #140]	; (400974 <SystemCoreClockUpdate+0x100>)
  4008e6:	4b22      	ldr	r3, [pc, #136]	; (400970 <SystemCoreClockUpdate+0xfc>)
  4008e8:	601a      	str	r2, [r3, #0]
			break;
  4008ea:	e7d8      	b.n	40089e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4008ec:	4a23      	ldr	r2, [pc, #140]	; (40097c <SystemCoreClockUpdate+0x108>)
  4008ee:	4b20      	ldr	r3, [pc, #128]	; (400970 <SystemCoreClockUpdate+0xfc>)
  4008f0:	601a      	str	r2, [r3, #0]
			break;
  4008f2:	e7d4      	b.n	40089e <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4008f4:	4b1c      	ldr	r3, [pc, #112]	; (400968 <SystemCoreClockUpdate+0xf4>)
  4008f6:	6a1b      	ldr	r3, [r3, #32]
  4008f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008fc:	d018      	beq.n	400930 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4008fe:	4a1d      	ldr	r2, [pc, #116]	; (400974 <SystemCoreClockUpdate+0x100>)
  400900:	4b1b      	ldr	r3, [pc, #108]	; (400970 <SystemCoreClockUpdate+0xfc>)
  400902:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400904:	4b18      	ldr	r3, [pc, #96]	; (400968 <SystemCoreClockUpdate+0xf4>)
  400906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400908:	f003 0303 	and.w	r3, r3, #3
  40090c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40090e:	4a16      	ldr	r2, [pc, #88]	; (400968 <SystemCoreClockUpdate+0xf4>)
  400910:	bf07      	ittee	eq
  400912:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400914:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400916:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400918:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40091a:	4815      	ldr	r0, [pc, #84]	; (400970 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40091c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400920:	6803      	ldr	r3, [r0, #0]
  400922:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400926:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400928:	fbb3 f3f2 	udiv	r3, r3, r2
  40092c:	6003      	str	r3, [r0, #0]
  40092e:	e7b6      	b.n	40089e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400930:	4a11      	ldr	r2, [pc, #68]	; (400978 <SystemCoreClockUpdate+0x104>)
  400932:	4b0f      	ldr	r3, [pc, #60]	; (400970 <SystemCoreClockUpdate+0xfc>)
  400934:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400936:	4b0c      	ldr	r3, [pc, #48]	; (400968 <SystemCoreClockUpdate+0xf4>)
  400938:	6a1b      	ldr	r3, [r3, #32]
  40093a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40093e:	2b10      	cmp	r3, #16
  400940:	d005      	beq.n	40094e <SystemCoreClockUpdate+0xda>
  400942:	2b20      	cmp	r3, #32
  400944:	d1de      	bne.n	400904 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400946:	4a0b      	ldr	r2, [pc, #44]	; (400974 <SystemCoreClockUpdate+0x100>)
  400948:	4b09      	ldr	r3, [pc, #36]	; (400970 <SystemCoreClockUpdate+0xfc>)
  40094a:	601a      	str	r2, [r3, #0]
					break;
  40094c:	e7da      	b.n	400904 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40094e:	4a0b      	ldr	r2, [pc, #44]	; (40097c <SystemCoreClockUpdate+0x108>)
  400950:	4b07      	ldr	r3, [pc, #28]	; (400970 <SystemCoreClockUpdate+0xfc>)
  400952:	601a      	str	r2, [r3, #0]
					break;
  400954:	e7d6      	b.n	400904 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400956:	4a06      	ldr	r2, [pc, #24]	; (400970 <SystemCoreClockUpdate+0xfc>)
  400958:	6813      	ldr	r3, [r2, #0]
  40095a:	4909      	ldr	r1, [pc, #36]	; (400980 <SystemCoreClockUpdate+0x10c>)
  40095c:	fba1 1303 	umull	r1, r3, r1, r3
  400960:	085b      	lsrs	r3, r3, #1
  400962:	6013      	str	r3, [r2, #0]
  400964:	4770      	bx	lr
  400966:	bf00      	nop
  400968:	400e0400 	.word	0x400e0400
  40096c:	400e1410 	.word	0x400e1410
  400970:	20000000 	.word	0x20000000
  400974:	00b71b00 	.word	0x00b71b00
  400978:	003d0900 	.word	0x003d0900
  40097c:	007a1200 	.word	0x007a1200
  400980:	aaaaaaab 	.word	0xaaaaaaab

00400984 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400984:	4b1a      	ldr	r3, [pc, #104]	; (4009f0 <system_init_flash+0x6c>)
  400986:	4298      	cmp	r0, r3
  400988:	d914      	bls.n	4009b4 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40098a:	4b1a      	ldr	r3, [pc, #104]	; (4009f4 <system_init_flash+0x70>)
  40098c:	4298      	cmp	r0, r3
  40098e:	d919      	bls.n	4009c4 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400990:	4b19      	ldr	r3, [pc, #100]	; (4009f8 <system_init_flash+0x74>)
  400992:	4298      	cmp	r0, r3
  400994:	d91d      	bls.n	4009d2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400996:	4b19      	ldr	r3, [pc, #100]	; (4009fc <system_init_flash+0x78>)
  400998:	4298      	cmp	r0, r3
  40099a:	d921      	bls.n	4009e0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40099c:	4b18      	ldr	r3, [pc, #96]	; (400a00 <system_init_flash+0x7c>)
  40099e:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4009a0:	bf94      	ite	ls
  4009a2:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4009a6:	4b17      	ldrhi	r3, [pc, #92]	; (400a04 <system_init_flash+0x80>)
  4009a8:	4a17      	ldr	r2, [pc, #92]	; (400a08 <system_init_flash+0x84>)
  4009aa:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4009ac:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009b0:	6013      	str	r3, [r2, #0]
  4009b2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4009b8:	4a13      	ldr	r2, [pc, #76]	; (400a08 <system_init_flash+0x84>)
  4009ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009c0:	6013      	str	r3, [r2, #0]
  4009c2:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009c4:	4b11      	ldr	r3, [pc, #68]	; (400a0c <system_init_flash+0x88>)
  4009c6:	4a10      	ldr	r2, [pc, #64]	; (400a08 <system_init_flash+0x84>)
  4009c8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009ca:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009ce:	6013      	str	r3, [r2, #0]
  4009d0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009d2:	4b0f      	ldr	r3, [pc, #60]	; (400a10 <system_init_flash+0x8c>)
  4009d4:	4a0c      	ldr	r2, [pc, #48]	; (400a08 <system_init_flash+0x84>)
  4009d6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009dc:	6013      	str	r3, [r2, #0]
  4009de:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009e0:	4b0c      	ldr	r3, [pc, #48]	; (400a14 <system_init_flash+0x90>)
  4009e2:	4a09      	ldr	r2, [pc, #36]	; (400a08 <system_init_flash+0x84>)
  4009e4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009e6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009ea:	6013      	str	r3, [r2, #0]
  4009ec:	4770      	bx	lr
  4009ee:	bf00      	nop
  4009f0:	01312cff 	.word	0x01312cff
  4009f4:	026259ff 	.word	0x026259ff
  4009f8:	039386ff 	.word	0x039386ff
  4009fc:	04c4b3ff 	.word	0x04c4b3ff
  400a00:	05f5e0ff 	.word	0x05f5e0ff
  400a04:	04000500 	.word	0x04000500
  400a08:	400e0a00 	.word	0x400e0a00
  400a0c:	04000100 	.word	0x04000100
  400a10:	04000200 	.word	0x04000200
  400a14:	04000300 	.word	0x04000300

00400a18 <PWM_init>:

/* Rotina de inicializao do PWM */
void PWM_init(void)
{
	// disable the PIO (peripheral controls the pin)
	PIOA->PIO_PDR = PIO_PDR_P20;
  400a18:	4b0f      	ldr	r3, [pc, #60]	; (400a58 <PWM_init+0x40>)
  400a1a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400a1e:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIOA->PIO_ABCDSR[0] |= PIO_ABCDSR_P20;
  400a20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a22:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400a26:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABCDSR[1] &= ~PIO_ABCDSR_P20;
  400a28:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a2a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  400a2e:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  400a30:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400a34:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  400a38:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[1].PWM_CMR = PWM_CMR_CPRE_MCK;
  400a3a:	4b08      	ldr	r3, [pc, #32]	; (400a5c <PWM_init+0x44>)
  400a3c:	2200      	movs	r2, #0
  400a3e:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	// select the period 10msec
	PWM->PWM_CH_NUM[1].PWM_CPRD = 4096;// freq em khz
  400a42:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400a46:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	// select the duty cycle
	PWM->PWM_CH_NUM[1].PWM_CDTY = 3500;
  400a4a:	f640 52ac 	movw	r2, #3500	; 0xdac
  400a4e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	// enable the channel
	PWM->PWM_ENA = PWM_ENA_CHID1;
  400a52:	2202      	movs	r2, #2
  400a54:	605a      	str	r2, [r3, #4]
  400a56:	4770      	bx	lr
  400a58:	400e0e00 	.word	0x400e0e00
  400a5c:	40020000 	.word	0x40020000

00400a60 <main>:
}

int main (void)
{
  400a60:	b508      	push	{r3, lr}
	sysclk_init();
  400a62:	4b03      	ldr	r3, [pc, #12]	; (400a70 <main+0x10>)
  400a64:	4798      	blx	r3
	board_init();
  400a66:	4b03      	ldr	r3, [pc, #12]	; (400a74 <main+0x14>)
  400a68:	4798      	blx	r3
	PWM_init();
  400a6a:	4b03      	ldr	r3, [pc, #12]	; (400a78 <main+0x18>)
  400a6c:	4798      	blx	r3
  400a6e:	e7fe      	b.n	400a6e <main+0xe>
  400a70:	00400139 	.word	0x00400139
  400a74:	0040019d 	.word	0x0040019d
  400a78:	00400a19 	.word	0x00400a19

00400a7c <__libc_init_array>:
  400a7c:	b570      	push	{r4, r5, r6, lr}
  400a7e:	4e0f      	ldr	r6, [pc, #60]	; (400abc <__libc_init_array+0x40>)
  400a80:	4d0f      	ldr	r5, [pc, #60]	; (400ac0 <__libc_init_array+0x44>)
  400a82:	1b76      	subs	r6, r6, r5
  400a84:	10b6      	asrs	r6, r6, #2
  400a86:	bf18      	it	ne
  400a88:	2400      	movne	r4, #0
  400a8a:	d005      	beq.n	400a98 <__libc_init_array+0x1c>
  400a8c:	3401      	adds	r4, #1
  400a8e:	f855 3b04 	ldr.w	r3, [r5], #4
  400a92:	4798      	blx	r3
  400a94:	42a6      	cmp	r6, r4
  400a96:	d1f9      	bne.n	400a8c <__libc_init_array+0x10>
  400a98:	4e0a      	ldr	r6, [pc, #40]	; (400ac4 <__libc_init_array+0x48>)
  400a9a:	4d0b      	ldr	r5, [pc, #44]	; (400ac8 <__libc_init_array+0x4c>)
  400a9c:	1b76      	subs	r6, r6, r5
  400a9e:	f000 f8a7 	bl	400bf0 <_init>
  400aa2:	10b6      	asrs	r6, r6, #2
  400aa4:	bf18      	it	ne
  400aa6:	2400      	movne	r4, #0
  400aa8:	d006      	beq.n	400ab8 <__libc_init_array+0x3c>
  400aaa:	3401      	adds	r4, #1
  400aac:	f855 3b04 	ldr.w	r3, [r5], #4
  400ab0:	4798      	blx	r3
  400ab2:	42a6      	cmp	r6, r4
  400ab4:	d1f9      	bne.n	400aaa <__libc_init_array+0x2e>
  400ab6:	bd70      	pop	{r4, r5, r6, pc}
  400ab8:	bd70      	pop	{r4, r5, r6, pc}
  400aba:	bf00      	nop
  400abc:	00400bfc 	.word	0x00400bfc
  400ac0:	00400bfc 	.word	0x00400bfc
  400ac4:	00400c04 	.word	0x00400c04
  400ac8:	00400bfc 	.word	0x00400bfc

00400acc <register_fini>:
  400acc:	4b02      	ldr	r3, [pc, #8]	; (400ad8 <register_fini+0xc>)
  400ace:	b113      	cbz	r3, 400ad6 <register_fini+0xa>
  400ad0:	4802      	ldr	r0, [pc, #8]	; (400adc <register_fini+0x10>)
  400ad2:	f000 b805 	b.w	400ae0 <atexit>
  400ad6:	4770      	bx	lr
  400ad8:	00000000 	.word	0x00000000
  400adc:	00400aed 	.word	0x00400aed

00400ae0 <atexit>:
  400ae0:	2300      	movs	r3, #0
  400ae2:	4601      	mov	r1, r0
  400ae4:	461a      	mov	r2, r3
  400ae6:	4618      	mov	r0, r3
  400ae8:	f000 b81e 	b.w	400b28 <__register_exitproc>

00400aec <__libc_fini_array>:
  400aec:	b538      	push	{r3, r4, r5, lr}
  400aee:	4c0a      	ldr	r4, [pc, #40]	; (400b18 <__libc_fini_array+0x2c>)
  400af0:	4d0a      	ldr	r5, [pc, #40]	; (400b1c <__libc_fini_array+0x30>)
  400af2:	1b64      	subs	r4, r4, r5
  400af4:	10a4      	asrs	r4, r4, #2
  400af6:	d00a      	beq.n	400b0e <__libc_fini_array+0x22>
  400af8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400afc:	3b01      	subs	r3, #1
  400afe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400b02:	3c01      	subs	r4, #1
  400b04:	f855 3904 	ldr.w	r3, [r5], #-4
  400b08:	4798      	blx	r3
  400b0a:	2c00      	cmp	r4, #0
  400b0c:	d1f9      	bne.n	400b02 <__libc_fini_array+0x16>
  400b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400b12:	f000 b877 	b.w	400c04 <_fini>
  400b16:	bf00      	nop
  400b18:	00400c14 	.word	0x00400c14
  400b1c:	00400c10 	.word	0x00400c10

00400b20 <__retarget_lock_acquire_recursive>:
  400b20:	4770      	bx	lr
  400b22:	bf00      	nop

00400b24 <__retarget_lock_release_recursive>:
  400b24:	4770      	bx	lr
  400b26:	bf00      	nop

00400b28 <__register_exitproc>:
  400b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400b2c:	4d2c      	ldr	r5, [pc, #176]	; (400be0 <__register_exitproc+0xb8>)
  400b2e:	4606      	mov	r6, r0
  400b30:	6828      	ldr	r0, [r5, #0]
  400b32:	4698      	mov	r8, r3
  400b34:	460f      	mov	r7, r1
  400b36:	4691      	mov	r9, r2
  400b38:	f7ff fff2 	bl	400b20 <__retarget_lock_acquire_recursive>
  400b3c:	4b29      	ldr	r3, [pc, #164]	; (400be4 <__register_exitproc+0xbc>)
  400b3e:	681c      	ldr	r4, [r3, #0]
  400b40:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400b44:	2b00      	cmp	r3, #0
  400b46:	d03e      	beq.n	400bc6 <__register_exitproc+0x9e>
  400b48:	685a      	ldr	r2, [r3, #4]
  400b4a:	2a1f      	cmp	r2, #31
  400b4c:	dc1c      	bgt.n	400b88 <__register_exitproc+0x60>
  400b4e:	f102 0e01 	add.w	lr, r2, #1
  400b52:	b176      	cbz	r6, 400b72 <__register_exitproc+0x4a>
  400b54:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400b58:	2401      	movs	r4, #1
  400b5a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  400b5e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  400b62:	4094      	lsls	r4, r2
  400b64:	4320      	orrs	r0, r4
  400b66:	2e02      	cmp	r6, #2
  400b68:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400b6c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  400b70:	d023      	beq.n	400bba <__register_exitproc+0x92>
  400b72:	3202      	adds	r2, #2
  400b74:	f8c3 e004 	str.w	lr, [r3, #4]
  400b78:	6828      	ldr	r0, [r5, #0]
  400b7a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  400b7e:	f7ff ffd1 	bl	400b24 <__retarget_lock_release_recursive>
  400b82:	2000      	movs	r0, #0
  400b84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b88:	4b17      	ldr	r3, [pc, #92]	; (400be8 <__register_exitproc+0xc0>)
  400b8a:	b30b      	cbz	r3, 400bd0 <__register_exitproc+0xa8>
  400b8c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400b90:	f3af 8000 	nop.w
  400b94:	4603      	mov	r3, r0
  400b96:	b1d8      	cbz	r0, 400bd0 <__register_exitproc+0xa8>
  400b98:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400b9c:	6002      	str	r2, [r0, #0]
  400b9e:	2100      	movs	r1, #0
  400ba0:	6041      	str	r1, [r0, #4]
  400ba2:	460a      	mov	r2, r1
  400ba4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  400ba8:	f04f 0e01 	mov.w	lr, #1
  400bac:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  400bb0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400bb4:	2e00      	cmp	r6, #0
  400bb6:	d0dc      	beq.n	400b72 <__register_exitproc+0x4a>
  400bb8:	e7cc      	b.n	400b54 <__register_exitproc+0x2c>
  400bba:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  400bbe:	430c      	orrs	r4, r1
  400bc0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400bc4:	e7d5      	b.n	400b72 <__register_exitproc+0x4a>
  400bc6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  400bca:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  400bce:	e7bb      	b.n	400b48 <__register_exitproc+0x20>
  400bd0:	6828      	ldr	r0, [r5, #0]
  400bd2:	f7ff ffa7 	bl	400b24 <__retarget_lock_release_recursive>
  400bd6:	f04f 30ff 	mov.w	r0, #4294967295
  400bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400bde:	bf00      	nop
  400be0:	20000430 	.word	0x20000430
  400be4:	00400bec 	.word	0x00400bec
  400be8:	00000000 	.word	0x00000000

00400bec <_global_impure_ptr>:
  400bec:	20000008                                ... 

00400bf0 <_init>:
  400bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bf2:	bf00      	nop
  400bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400bf6:	bc08      	pop	{r3}
  400bf8:	469e      	mov	lr, r3
  400bfa:	4770      	bx	lr

00400bfc <__init_array_start>:
  400bfc:	00400acd 	.word	0x00400acd

00400c00 <__frame_dummy_init_array_entry>:
  400c00:	004000f1                                ..@.

00400c04 <_fini>:
  400c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c06:	bf00      	nop
  400c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400c0a:	bc08      	pop	{r3}
  400c0c:	469e      	mov	lr, r3
  400c0e:	4770      	bx	lr

00400c10 <__fini_array_start>:
  400c10:	004000cd 	.word	0x004000cd
