
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2019_FPGA_Design/Lab02/Lab2-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.309 ; gain = 96.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_PWM_Decoder_0_0' [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/.Xil/Vivado-11792-MSI/realtime/design_1_PWM_Decoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PWM_Decoder_0_0' (1#1) [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/.Xil/Vivado-11792-MSI/realtime/design_1_PWM_Decoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RGB_LED_0_0' [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/.Xil/Vivado-11792-MSI/realtime/design_1_RGB_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RGB_LED_0_0' (2#1) [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/.Xil/Vivado-11792-MSI/realtime/design_1_RGB_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 447.602 ; gain = 151.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 447.602 ; gain = 151.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 447.602 ; gain = 151.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/ip/design_1_RGB_LED_0_0/design_1_RGB_LED_0_0/design_1_RGB_LED_0_1_in_context.xdc] for cell 'design_1_i/RGB_LED_0'
Finished Parsing XDC File [d:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/ip/design_1_RGB_LED_0_0/design_1_RGB_LED_0_0/design_1_RGB_LED_0_1_in_context.xdc] for cell 'design_1_i/RGB_LED_0'
Parsing XDC File [d:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/ip/design_1_PWM_Decoder_0_0/design_1_PWM_Decoder_0_0/design_1_PWM_Decoder_0_1_in_context.xdc] for cell 'design_1_i/PWM_Decoder_0'
Finished Parsing XDC File [d:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/sources_1/bd/design_1/ip/design_1_PWM_Decoder_0_0/design_1_PWM_Decoder_0_0/design_1_PWM_Decoder_0_1_in_context.xdc] for cell 'design_1_i/PWM_Decoder_0'
Parsing XDC File [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[4]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:196]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[0]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:197]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[3]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:198]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[7]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:199]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[7]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:200]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[0]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:201]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[2]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:202]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[3]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:203]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[4]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:204]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[7]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:205]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[1]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:206]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[5]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:207]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[1]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:208]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[2]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:209]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[4]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:210]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[0]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:211]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[1]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:212]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[2]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:213]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[3]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:214]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_time_in[6]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:215]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[5]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_time_in[6]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:217]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[5]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:218]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_time_in[6]'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:219]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/B_out'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:220]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/G_out'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:221]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RGB_LED_0/R_out'. [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:222]
Finished Parsing XDC File [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.879 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.879 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 729.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.879 ; gain = 434.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.879 ; gain = 434.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RGB_LED_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PWM_Decoder_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.879 ; gain = 434.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.879 ; gain = 434.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 729.879 ; gain = 434.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 794.301 ; gain = 498.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 794.375 ; gain = 498.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_PWM_Decoder_0_0 |         1|
|2     |design_1_RGB_LED_0_0     |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |design_1_PWM_Decoder_0_0 |     1|
|2     |design_1_RGB_LED_0_0     |     1|
|3     |IBUF                     |     4|
|4     |OBUF                     |     3|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    34|
|2     |  design_1_i |design_1 |    27|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 803.910 ; gain = 225.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 803.910 ; gain = 508.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 817.859 ; gain = 530.105
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/2019_FPGA_Design/Lab02/Lab2-2/Lab2-2_prj/Lab2-2_prj.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 11:46:14 2019...
