--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml DIGIF_DESERIAL_LOOPBACK.twx
DIGIF_DESERIAL_LOOPBACK.ncd -o DIGIF_DESERIAL_LOOPBACK.twr
DIGIF_DESERIAL_LOOPBACK.pcf -ucf constraints.ucf

Design file:              DIGIF_DESERIAL_LOOPBACK.ncd
Physical constraint file: DIGIF_DESERIAL_LOOPBACK.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCK_IN to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_PAR<0> |         7.697(R)|      SLOW  |         4.320(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<1> |         8.095(R)|      SLOW  |         4.646(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<2> |         7.856(R)|      SLOW  |         4.277(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<3> |         8.200(R)|      SLOW  |         4.652(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<4> |         8.013(R)|      SLOW  |         4.640(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<5> |         8.060(R)|      SLOW  |         4.511(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<6> |         8.082(R)|      SLOW  |         4.611(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<7> |         8.127(R)|      SLOW  |         4.554(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<8> |         8.321(R)|      SLOW  |         4.600(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<9> |         8.403(R)|      SLOW  |         4.670(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<10>|         8.380(R)|      SLOW  |         4.885(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR<11>|         8.327(R)|      SLOW  |         4.634(R)|      FAST  |CLOCK_90          |   0.000|
DATA_PAR_CLK|         8.814(R)|      SLOW  |         4.881(R)|      FAST  |CLOCK_90          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET to Pad
------------+-----------------+------------+-----------------+------------+-------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                     | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                    | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------------------+--------+
DATA_PAR_CLK|        16.046(F)|      SLOW  |         9.801(F)|      FAST  |DESERIAL_INST/RESET_PWR_30_o_AND_99_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------------------+--------+

Clock to Setup on destination clock CLOCK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_IN       |    5.676|    3.460|    2.274|    1.781|
RESET          |    9.643|   13.442|         |    9.975|
d_digif_rst_i  |    8.312|   13.066|         |    8.054|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_IN       |         |         |    3.680|         |
RESET          |         |         |         |    3.345|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d_digif_rst_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_IN       |         |         |    3.167|         |
d_digif_rst_i  |         |         |    2.584|    4.894|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RESET_DIGIF    |d_digif_rst_o  |    8.642|
---------------+---------------+---------+


Analysis completed Fri Sep 16 11:40:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 461 MB



