# system info FDAS_DDR_CONTROLLER_HPS on 2023.01.24.10:16:30
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for FDAS_DDR_CONTROLLER_HPS on 2023.01.24.10:16:30
files:
filepath,kind,attributes,module,is_top
sim/FDAS_DDR_CONTROLLER_HPS.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,FDAS_DDR_CONTROLLER_HPS,true
altera_emif_fm_261/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_fm_261_lhg4c6i.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,FDAS_DDR_CONTROLLER_HPS_altera_emif_fm_261_lhg4c6i,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq_top.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_bufs.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufis.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufi_wrapper.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_i.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_o.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_i.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_o.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_cp_i.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_df.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_se.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_unused.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_cal_counter.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_fast_sim.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_extra_clks.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_oct.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_core_clks_rsts.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hps_clks_rsts.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_local_reset.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles_wrap.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_lane_remap.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_avl_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_sideband_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_mmr_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_amm_data_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_phylite_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_ast_data_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_afi_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_seq_if.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_regs.sv,SYSTEM_VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq_seq_params_synth.hex,HEX,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq_seq_params_synth.txt,OTHER,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq_seq_params_sim.txt,OTHER,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq_readme.txt,OTHER,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq.vhd,VHDL,,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq,false
altera_emif_ecc_191/sim/FDAS_DDR_CONTROLLER_HPS_altera_emif_ecc_191_jvna2mi.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,FDAS_DDR_CONTROLLER_HPS_altera_emif_ecc_191_jvna2mi,false
altera_emif_ecc_fm_191/sim/altera_emif_ecc_core.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/altera_emif_preload_ecc_encoder.sv,SYSTEM_VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_amm2ast.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_cb.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_decoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_decoder_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_decoder_64.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_decoder_64_altecc_decoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_decoder_64_decode.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_encoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_encoder_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_encoder_64.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_encoder_64_altecc_encoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_interface_fifo.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_mmr.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_pcm_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_sv_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_ecc_wrapper.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_fm_191/sim/fmiohmc_fifo.v,VERILOG,,altera_emif_ecc_core,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
FDAS_DDR_CONTROLLER_HPS.emif_fm_0,FDAS_DDR_CONTROLLER_HPS_altera_emif_fm_261_lhg4c6i
FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch,FDAS_DDR_CONTROLLER_HPS_altera_emif_arch_fm_191_s7lu4sq
FDAS_DDR_CONTROLLER_HPS.emif_fm_0.ecc_core,FDAS_DDR_CONTROLLER_HPS_altera_emif_ecc_191_jvna2mi
FDAS_DDR_CONTROLLER_HPS.emif_fm_0.ecc_core.core,altera_emif_ecc_core
