# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: D:\github\qspi_trial\coral_hd_tst.csv
# Generated on: Tue Mar 29 11:57:23 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
ENC_CNTA,Input,PIN_M2,2,B2_N0,2.5 V,,,,,
ENC_CNTB,Input,PIN_K2,2,B2_N0,2.5 V,,,,,
ENC_MKR,Input,PIN_L2,2,B2_N0,2.5 V,,,,,
ENC_SEL2X,Output,PIN_T7,3,B3_N0,2.5 V,,,,,
ENC_SEL4X,Output,PIN_M8,3,B3_N0,2.5 V,,,,,
ENET_COL,Input,PIN_C10,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_CRS,Input,PIN_B9,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_MDC,Output,PIN_E10,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_MDIO,Bidir,PIN_C9,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RXD[3],Input,PIN_B12,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RXD[2],Input,PIN_A11,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RXD[1],Input,PIN_B11,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RXD[0],Input,PIN_A10,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RX_CLK,Input,PIN_B7,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RX_DV,Input,PIN_A8,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_RX_ER,Input,PIN_A9,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_TXD[3],Output,PIN_D12,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_TXD[2],Output,PIN_A14,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_TXD[1],Output,PIN_B13,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_TXD[0],Output,PIN_A13,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_TX_CLK,Input,PIN_A12,8,B8_N0,3.3-V LVCMOS,,,,,
ENET_TX_EN,Output,PIN_C13,7,B7_N0,3.3-V LVCMOS,,,,,
FRAME1_P1,Input,PIN_J2,1B,B1_N0,LVDS,,,,FRAME1_N1,
FRAME1_P2,Input,PIN_P1,2,B2_N0,LVDS,,,,FRAME1_N2,
FRAME2_P1,Input,PIN_G5,1A,B1_N0,LVDS,,,,FRAME2_N1,
FRAME2_P2,Input,PIN_R2,3,B3_N0,LVDS,,,,FRAME2_N2,
FRAME3_P1,Input,PIN_F4,1A,B1_N0,LVDS,,,,FRAME3_N1,
FRAME3_P2,Input,PIN_P5,3,B3_N0,LVDS,,,,FRAME3_N2,
FRAME4_P1,Input,PIN_D1,1A,B1_N0,LVDS,,,,FRAME4_N1,
FRAME4_P2,Input,PIN_P6,3,B3_N0,LVDS,,,,FRAME4_N2,
I2C_SCL,Bidir,PIN_A4,8,B8_N0,3.3-V LVTTL,,maximum current,,,
I2C_SDA,Bidir,PIN_B3,8,B8_N0,3.3-V LVTTL,,maximum current,,,
LASER_INTERLOCK,Input,PIN_C1,1A,B1_N0,2.5 V,,,,,
LASER_INTERLOCK_BYPASS,Input,PIN_E9,8,B8_N0,3.3-V LVCMOS,,,,,
LASER_TRIGGER,Output,PIN_A2,8,B8_N0,3.3-V LVCMOS,,,,,
LCLKIN_P,Output,PIN_P8,3,B3_N0,LVDS,,,,LCLKIN_N,
LCLKOUT_P1,Input,PIN_B2,1A,B1_N0,LVDS,,,,LCLKOUT_N1,
LCLKOUT_P2,Input,PIN_K6,2,B2_N0,LVDS,,,,LCLKOUT_N2,
MAX10_CLK_50MHZ,Input,PIN_J11,6,B6_N0,3.3-V LVCMOS,,,,,
NMEA,Input,PIN_A15,7,B7_N0,3.3-V LVCMOS,,,,,
PCB_VERSION0,Input,PIN_P4,3,B3_N0,3.3-V LVCMOS,,,,,
PCB_VERSION1,Input,PIN_M3,2,B2_N0,3.3-V LVCMOS,,,,,
PCB_VERSION2,Input,PIN_L3,2,B2_N0,3.3-V LVCMOS,,,,,
PCB_VERSION3,Input,PIN_N3,2,B2_N0,2.5 V,,,,,
PPS,Input,PIN_B15,6,B6_N0,3.3-V LVCMOS,,,,,
PUMP_CURRENT_PWM,Output,PIN_A3,8,B8_N0,3.3-V LVCMOS,,,,,
PUMP_TRIGGER,Output,PIN_B1,1A,B1_N0,2.5 V,,,,,
QSPI_CLK,Output,PIN_C15,6,B6_N0,3.3-V LVCMOS,,,,,
QSPI_CS_N,Output,PIN_D16,6,B6_N0,3.3-V LVCMOS,,,,,
QSPI_IO[3],Bidir,PIN_D14,6,B6_N0,3.3-V LVCMOS,,,,,
QSPI_IO[2],Bidir,PIN_D15,6,B6_N0,3.3-V LVCMOS,,,,,
QSPI_IO[1],Bidir,PIN_C16,6,B6_N0,3.3-V LVCMOS,,,,,
QSPI_IO[0],Bidir,PIN_C14,6,B6_N0,3.3-V LVCMOS,,,,,
RX_CONTROL_1,Output,PIN_N1,2,B2_N0,2.5 V,,,,,
RX_CONTROL_2,Output,PIN_B16,6,B6_N0,3.3-V LVCMOS,,,,,
SDO1_P1,Input,PIN_H6,1B,B1_N0,LVDS,,,,SDO1_N1,
SDO1_P2,Input,PIN_R1,3,B3_N0,LVDS,,,,SDO1_N2,
SDO2_P1,Input,PIN_F1,1A,B1_N0,LVDS,,,,SDO2_N1,
SDO2_P2,Input,PIN_T2,3,B3_N0,LVDS,,,,SDO2_N2,
SDO3_P1,Input,PIN_F2,1A,B1_N0,LVDS,,,,SDO3_N1,
SDO3_P2,Input,PIN_T4,3,B3_N0,LVDS,,,,SDO3_N2,
SDO4_P1,Input,PIN_C3,1A,B1_N0,LVDS,,,,SDO4_N1,
SDO4_P2,Input,PIN_R5,3,B3_N0,LVDS,,,,SDO4_N2,
SDRAM_ADDR[12],Output,PIN_E15,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[11],Output,PIN_K11,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[10],Output,PIN_K14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[9],Output,PIN_G15,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[8],Output,PIN_E14,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[7],Output,PIN_G16,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[6],Output,PIN_G14,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[5],Output,PIN_F16,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[4],Output,PIN_F14,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[3],Output,PIN_K15,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[2],Output,PIN_J14,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[1],Output,PIN_K12,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_ADDR[0],Output,PIN_J16,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_BS[1],Output,PIN_L15,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_BS[0],Output,PIN_J15,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_CAS_N,Output,PIN_H16,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_CKE,Output,PIN_L11,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_CLK,Output,PIN_L12,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_CS_N,Output,PIN_L16,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[15],Bidir,PIN_R12,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[14],Bidir,PIN_T12,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[13],Bidir,PIN_T13,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[12],Bidir,PIN_P13,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[11],Bidir,PIN_T14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[10],Bidir,PIN_R11,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[9],Bidir,PIN_R14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[8],Bidir,PIN_P10,4,B4_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[7],Bidir,PIN_M14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[6],Bidir,PIN_P16,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[5],Bidir,PIN_N14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[4],Bidir,PIN_P14,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[3],Bidir,PIN_P15,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[2],Bidir,PIN_R15,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[1],Bidir,PIN_R16,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQ[0],Bidir,PIN_T15,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_DQM[1],Output,PIN_E16,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_DQM[0],Output,PIN_N16,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_RAS_N,Output,PIN_M15,5,B5_N0,3.3-V LVCMOS,,,,,
SDRAM_WE_N,Output,PIN_M16,5,B5_N0,3.3-V LVCMOS,,,,,
SPI_CLK,Output,PIN_C6,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_MISO,Input,PIN_A7,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_MOSI,Output,PIN_B6,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_SSN1,Output,PIN_A6,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_SSN2,Output,PIN_B5,8,B8_N0,3.3-V LVCMOS,,,,,
TEST_POINT[5],Output,PIN_T11,3,B3_N0,2.5 V,,,,,
TEST_POINT[4],Output,PIN_T9,3,B3_N0,2.5 V,,,,,
TEST_POINT[3],Output,PIN_J1,1B,B1_N0,2.5 V,,,,,
TEST_POINT[2],Output,PIN_N4,2,B2_N0,2.5 V,,,,,
TEST_POINT[1],Output,PIN_L6,2,B2_N0,2.5 V,,,,,
TEST_POINT[0],Output,PIN_K5,2,B2_N0,2.5 V,,,,,
altera_reserved_tck,Input,,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,,
altera_reserved_tms,Input,,,,,,,,,
FLASH_DATA[0],Unknown,PIN_P12,4,B4_N0,3.3-V LVTTL,,,,,
FLASH_DATA[1],Unknown,PIN_V4,,,3.3-V LVTTL,,,,,
FLASH_DATA[2],Unknown,PIN_V5,,,3.3-V LVTTL,,,,,
FLASH_DATA[3],Unknown,PIN_P10,4,B4_N0,3.3-V LVTTL,,,,,
FLASH_DCLK,Unknown,PIN_R12,4,B4_N0,3.3-V LVTTL,,,,,
FLASH_NCSO,Unknown,PIN_R10,3,B3_N0,2.5 V,,,,,
FLASH_RESET_n,Unknown,PIN_W10,,,3.3-V LVTTL,,,,,
ADC_CLK_10,Unknown,PIN_M9,3,B3_N0,2.5 V,,,,,
MAX10_CLK2_50,Unknown,PIN_P11,4,B4_N0,3.3 V Schmitt Trigger,,,,,
SDO3_N2,Unknown,PIN_T5,3,B3_N0,LVDS,,,,SDO3_P2,
FPGA_JTAG_TCK,Unknown,PIN_H3,1B,B1_N0,2.5 V,,,,,
FPGA_JTAG_TDI,Unknown,PIN_G1,1B,B1_N0,2.5 V,,,,,
FPGA_JTAG_TDO,Unknown,PIN_H1,1B,B1_N0,2.5 V,,,,,
FPGA_JTAG_TMS,Unknown,PIN_H2,1B,B1_N0,2.5 V,,,,,
FRAME1_N1,Unknown,PIN_J3,1B,B1_N0,LVDS,,,,FRAME1_P1,
FRAME1_N2,Unknown,PIN_N2,2,B2_N0,LVDS,,,,FRAME1_P2,
FRAME2_N2,Unknown,PIN_R3,3,B3_N0,LVDS,,,,FRAME2_P2,
FRAME3_N1,Unknown,PIN_F5,1A,B1_N0,LVDS,,,,FRAME3_P1,
FRAME3_N2,Unknown,PIN_R4,3,B3_N0,LVDS,,,,FRAME3_P2,
FRAME4_N1,Unknown,PIN_E1,1A,B1_N0,LVDS,,,,FRAME4_P1,
FRAME4_N2,Unknown,PIN_R7,3,B3_N0,LVDS,,,,FRAME4_P2,
LASER_ENABLE,Unknown,PIN_C1,1A,B1_N0,2.5 V,,,,,
LCLKIN_N,Unknown,PIN_P9,3,B3_N0,LVDS,,,,LCLKIN_P,
LCLKOUT_N1,Unknown,PIN_C2,1A,B1_N0,LVDS,,,,LCLKOUT_P1,
LCLKOUT_N2,Unknown,PIN_J6,2,B2_N0,LVDS,,,,LCLKOUT_P2,
LED0,Unknown,PIN_L1,2,B2_N0,2.5 V,,,,,
SDO1_N1,Unknown,PIN_J5,1B,B1_N0,LVDS,,,,SDO1_P1,
SDO1_N2,Unknown,PIN_P2,3,B3_N0,LVDS,,,,SDO1_P2,
SDO2_N1,Unknown,PIN_G2,1A,B1_N0,LVDS,,,,SDO2_P1,
SDO2_N2,Unknown,PIN_T3,3,B3_N0,LVDS,,,,SDO2_P2,
SDO3_N1,Unknown,PIN_E3,1A,B1_N0,LVDS,,,,SDO3_P1,
SDO4_N2,Unknown,PIN_R6,3,B3_N0,LVDS,,,,SDO4_P2,
OSC_50MHZ,Unknown,PIN_J11,6,B6_N0,3.3 V Schmitt Trigger,,,,,
SDRAM_BA[0],Unknown,PIN_J15,6,B6_N0,3.3-V LVCMOS,,,,,
SDRAM_BA[1],Unknown,PIN_L15,5,B5_N0,3.3-V LVCMOS,,,,,
ENET_INT_N,Unknown,PIN_C12,7,B7_N0,3.3-V LVCMOS,,,,,
ENET_RST_N,Unknown,PIN_D9,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_CONF_DONE,Unknown,PIN_E7,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_CONFIG_SEL,Unknown,PIN_F8,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_DEV_CLR_N,Unknown,PIN_B10,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_DEV_OE,Unknown,PIN_B8,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_JTAG_EN,Unknown,PIN_G6,1B,B1_N0,2.5 V,,,,,
FPGA_NCONFIG,Unknown,PIN_E8,8,B8_N0,3.3-V LVCMOS,,,,,
FPGA_NSTATUS,Unknown,PIN_F7,8,B8_N0,3.3-V LVCMOS,,,,,
FRAME2_N1,Unknown,PIN_H5,1A,B1_N0,LVDS,,,,FRAME2_P1,
SDO4_N1,Unknown,PIN_C4,1A,B1_N0,LVDS,,,,SDO4_P1,
